
TCDFunctionTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fb8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  0800a158  0800a158  0000b158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2b4  0800a2b4  0000c17c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2b4  0800a2b4  0000b2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2bc  0800a2bc  0000c17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2bc  0800a2bc  0000b2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a2c0  0800a2c0  0000b2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  0800a2c4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000046e4  2000017c  0800a440  0000c17c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004860  0800a440  0000c860  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c17c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e28  00000000  00000000  0000c1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036fb  00000000  00000000  00020fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c0  00000000  00000000  000246d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e50  00000000  00000000  00025990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a35b  00000000  00000000  000267e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b65  00000000  00000000  00040b3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b1d9  00000000  00000000  000586a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f3879  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005370  00000000  00000000  000f38bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000f8c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000017c 	.word	0x2000017c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a140 	.word	0x0800a140

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000180 	.word	0x20000180
 80001dc:	0800a140 	.word	0x0800a140

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000574:	f000 fe54 	bl	8001220 <HAL_Init>

  /* USER CODE BEGIN Init */
  InitializeHeaderFooter();
 8000578:	f000 fba6 	bl	8000cc8 <InitializeHeaderFooter>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057c:	f000 f824 	bl	80005c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000580:	f000 faf0 	bl	8000b64 <MX_GPIO_Init>
  MX_DMA_Init();
 8000584:	f000 face 	bl	8000b24 <MX_DMA_Init>
  MX_TIM2_Init();
 8000588:	f000 f8dc 	bl	8000744 <MX_TIM2_Init>
  MX_TIM3_Init();
 800058c:	f000 f952 	bl	8000834 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000590:	f000 f9c6 	bl	8000920 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000594:	f000 fa36 	bl	8000a04 <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 8000598:	f008 fc06 	bl	8008da8 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 800059c:	f000 f880 	bl	80006a0 <MX_ADC1_Init>
//  __HAL_TIM_SET_COUNTER(&htim2, 66);// 600ns delay
////  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //fM
//  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //ADC
//  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3); //SH

  if (!start_command_received) {
 80005a0:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <main+0x50>)
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d108      	bne.n	80005bc <main+0x4c>
  CDC_Transmit_FS("Target Ready\r\n",14);
 80005aa:	210e      	movs	r1, #14
 80005ac:	4805      	ldr	r0, [pc, #20]	@ (80005c4 <main+0x54>)
 80005ae:	f008 fcbf 	bl	8008f30 <CDC_Transmit_FS>
  HAL_Delay(1000);}
 80005b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005b6:	f000 fea5 	bl	8001304 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ba:	bf00      	nop
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <main+0x4c>
 80005c0:	20003328 	.word	0x20003328
 80005c4:	0800a158 	.word	0x0800a158

080005c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b094      	sub	sp, #80	@ 0x50
 80005cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ce:	f107 0320 	add.w	r3, r7, #32
 80005d2:	2230      	movs	r2, #48	@ 0x30
 80005d4:	2100      	movs	r1, #0
 80005d6:	4618      	mov	r0, r3
 80005d8:	f009 f920 	bl	800981c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005dc:	f107 030c 	add.w	r3, r7, #12
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ec:	2300      	movs	r3, #0
 80005ee:	60bb      	str	r3, [r7, #8]
 80005f0:	4b29      	ldr	r3, [pc, #164]	@ (8000698 <SystemClock_Config+0xd0>)
 80005f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005f4:	4a28      	ldr	r2, [pc, #160]	@ (8000698 <SystemClock_Config+0xd0>)
 80005f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80005fc:	4b26      	ldr	r3, [pc, #152]	@ (8000698 <SystemClock_Config+0xd0>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000608:	2300      	movs	r3, #0
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	4b23      	ldr	r3, [pc, #140]	@ (800069c <SystemClock_Config+0xd4>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000614:	4a21      	ldr	r2, [pc, #132]	@ (800069c <SystemClock_Config+0xd4>)
 8000616:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800061a:	6013      	str	r3, [r2, #0]
 800061c:	4b1f      	ldr	r3, [pc, #124]	@ (800069c <SystemClock_Config+0xd4>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000628:	2301      	movs	r3, #1
 800062a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800062c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000630:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000632:	2302      	movs	r3, #2
 8000634:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000636:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800063a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800063c:	2319      	movs	r3, #25
 800063e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000640:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000644:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000646:	2304      	movs	r3, #4
 8000648:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800064a:	2307      	movs	r3, #7
 800064c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	4618      	mov	r0, r3
 8000654:	f003 fb82 	bl	8003d5c <HAL_RCC_OscConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800065e:	f000 fb8f 	bl	8000d80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000662:	230f      	movs	r3, #15
 8000664:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000666:	2302      	movs	r3, #2
 8000668:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800066e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000672:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000674:	2300      	movs	r3, #0
 8000676:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	2102      	movs	r1, #2
 800067e:	4618      	mov	r0, r3
 8000680:	f003 fde4 	bl	800424c <HAL_RCC_ClockConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800068a:	f000 fb79 	bl	8000d80 <Error_Handler>
  }
}
 800068e:	bf00      	nop
 8000690:	3750      	adds	r7, #80	@ 0x50
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800
 800069c:	40007000 	.word	0x40007000

080006a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006a6:	463b      	mov	r3, r7
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80006b2:	4b22      	ldr	r3, [pc, #136]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006b4:	4a22      	ldr	r2, [pc, #136]	@ (8000740 <MX_ADC1_Init+0xa0>)
 80006b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006b8:	4b20      	ldr	r3, [pc, #128]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80006be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006c0:	4b1e      	ldr	r3, [pc, #120]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80006c6:	4b1d      	ldr	r3, [pc, #116]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006cc:	4b1b      	ldr	r3, [pc, #108]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006d2:	4b1a      	ldr	r3, [pc, #104]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80006da:	4b18      	ldr	r3, [pc, #96]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80006e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 80006e2:	4b16      	ldr	r3, [pc, #88]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006e4:	f04f 6210 	mov.w	r2, #150994944	@ 0x9000000
 80006e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ea:	4b14      	ldr	r3, [pc, #80]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80006f0:	4b12      	ldr	r3, [pc, #72]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80006f6:	4b11      	ldr	r3, [pc, #68]	@ (800073c <MX_ADC1_Init+0x9c>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006fe:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <MX_ADC1_Init+0x9c>)
 8000700:	2201      	movs	r2, #1
 8000702:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000704:	480d      	ldr	r0, [pc, #52]	@ (800073c <MX_ADC1_Init+0x9c>)
 8000706:	f000 fe21 	bl	800134c <HAL_ADC_Init>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000710:	f000 fb36 	bl	8000d80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000714:	2303      	movs	r3, #3
 8000716:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000718:	2301      	movs	r3, #1
 800071a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000720:	463b      	mov	r3, r7
 8000722:	4619      	mov	r1, r3
 8000724:	4805      	ldr	r0, [pc, #20]	@ (800073c <MX_ADC1_Init+0x9c>)
 8000726:	f000 ffb3 	bl	8001690 <HAL_ADC_ConfigChannel>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000730:	f000 fb26 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000734:	bf00      	nop
 8000736:	3710      	adds	r7, #16
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000198 	.word	0x20000198
 8000740:	40012000 	.word	0x40012000

08000744 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b08e      	sub	sp, #56	@ 0x38
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800074a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000758:	f107 0320 	add.w	r3, r7, #32
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]
 8000770:	615a      	str	r2, [r3, #20]
 8000772:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000774:	4b2d      	ldr	r3, [pc, #180]	@ (800082c <MX_TIM2_Init+0xe8>)
 8000776:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800077a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800077c:	4b2b      	ldr	r3, [pc, #172]	@ (800082c <MX_TIM2_Init+0xe8>)
 800077e:	2200      	movs	r2, #0
 8000780:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000782:	4b2a      	ldr	r3, [pc, #168]	@ (800082c <MX_TIM2_Init+0xe8>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 525000-1;
 8000788:	4b28      	ldr	r3, [pc, #160]	@ (800082c <MX_TIM2_Init+0xe8>)
 800078a:	4a29      	ldr	r2, [pc, #164]	@ (8000830 <MX_TIM2_Init+0xec>)
 800078c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800078e:	4b27      	ldr	r3, [pc, #156]	@ (800082c <MX_TIM2_Init+0xe8>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000794:	4b25      	ldr	r3, [pc, #148]	@ (800082c <MX_TIM2_Init+0xe8>)
 8000796:	2200      	movs	r2, #0
 8000798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800079a:	4824      	ldr	r0, [pc, #144]	@ (800082c <MX_TIM2_Init+0xe8>)
 800079c:	f003 ff0e 	bl	80045bc <HAL_TIM_Base_Init>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80007a6:	f000 faeb 	bl	8000d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007b4:	4619      	mov	r1, r3
 80007b6:	481d      	ldr	r0, [pc, #116]	@ (800082c <MX_TIM2_Init+0xe8>)
 80007b8:	f004 fad2 	bl	8004d60 <HAL_TIM_ConfigClockSource>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80007c2:	f000 fadd 	bl	8000d80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80007c6:	4819      	ldr	r0, [pc, #100]	@ (800082c <MX_TIM2_Init+0xe8>)
 80007c8:	f003 ffaa 	bl	8004720 <HAL_TIM_PWM_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80007d2:	f000 fad5 	bl	8000d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80007d6:	2310      	movs	r3, #16
 80007d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80007da:	2380      	movs	r3, #128	@ 0x80
 80007dc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007de:	f107 0320 	add.w	r3, r7, #32
 80007e2:	4619      	mov	r1, r3
 80007e4:	4811      	ldr	r0, [pc, #68]	@ (800082c <MX_TIM2_Init+0xe8>)
 80007e6:	f004 ff55 	bl	8005694 <HAL_TIMEx_MasterConfigSynchronization>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80007f0:	f000 fac6 	bl	8000d80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007f4:	2360      	movs	r3, #96	@ 0x60
 80007f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 8820-1;
 80007f8:	f242 2373 	movw	r3, #8819	@ 0x2273
 80007fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2200      	movs	r2, #0
 800080a:	4619      	mov	r1, r3
 800080c:	4807      	ldr	r0, [pc, #28]	@ (800082c <MX_TIM2_Init+0xe8>)
 800080e:	f004 f9e5 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000818:	f000 fab2 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800081c:	4803      	ldr	r0, [pc, #12]	@ (800082c <MX_TIM2_Init+0xe8>)
 800081e:	f000 fbbb 	bl	8000f98 <HAL_TIM_MspPostInit>

}
 8000822:	bf00      	nop
 8000824:	3738      	adds	r7, #56	@ 0x38
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000240 	.word	0x20000240
 8000830:	000802c7 	.word	0x000802c7

08000834 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08e      	sub	sp, #56	@ 0x38
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800083a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000848:	f107 0320 	add.w	r3, r7, #32
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000852:	1d3b      	adds	r3, r7, #4
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]
 8000860:	615a      	str	r2, [r3, #20]
 8000862:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000864:	4b2c      	ldr	r3, [pc, #176]	@ (8000918 <MX_TIM3_Init+0xe4>)
 8000866:	4a2d      	ldr	r2, [pc, #180]	@ (800091c <MX_TIM3_Init+0xe8>)
 8000868:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800086a:	4b2b      	ldr	r3, [pc, #172]	@ (8000918 <MX_TIM3_Init+0xe4>)
 800086c:	2200      	movs	r2, #0
 800086e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000870:	4b29      	ldr	r3, [pc, #164]	@ (8000918 <MX_TIM3_Init+0xe4>)
 8000872:	2200      	movs	r2, #0
 8000874:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 168-1;
 8000876:	4b28      	ldr	r3, [pc, #160]	@ (8000918 <MX_TIM3_Init+0xe4>)
 8000878:	22a7      	movs	r2, #167	@ 0xa7
 800087a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800087c:	4b26      	ldr	r3, [pc, #152]	@ (8000918 <MX_TIM3_Init+0xe4>)
 800087e:	2200      	movs	r2, #0
 8000880:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000882:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <MX_TIM3_Init+0xe4>)
 8000884:	2200      	movs	r2, #0
 8000886:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000888:	4823      	ldr	r0, [pc, #140]	@ (8000918 <MX_TIM3_Init+0xe4>)
 800088a:	f003 fe97 	bl	80045bc <HAL_TIM_Base_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000894:	f000 fa74 	bl	8000d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000898:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800089e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008a2:	4619      	mov	r1, r3
 80008a4:	481c      	ldr	r0, [pc, #112]	@ (8000918 <MX_TIM3_Init+0xe4>)
 80008a6:	f004 fa5b 	bl	8004d60 <HAL_TIM_ConfigClockSource>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80008b0:	f000 fa66 	bl	8000d80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008b4:	4818      	ldr	r0, [pc, #96]	@ (8000918 <MX_TIM3_Init+0xe4>)
 80008b6:	f003 ff33 	bl	8004720 <HAL_TIM_PWM_Init>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80008c0:	f000 fa5e 	bl	8000d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008c4:	2300      	movs	r3, #0
 80008c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008cc:	f107 0320 	add.w	r3, r7, #32
 80008d0:	4619      	mov	r1, r3
 80008d2:	4811      	ldr	r0, [pc, #68]	@ (8000918 <MX_TIM3_Init+0xe4>)
 80008d4:	f004 fede 	bl	8005694 <HAL_TIMEx_MasterConfigSynchronization>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80008de:	f000 fa4f 	bl	8000d80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008e2:	2360      	movs	r3, #96	@ 0x60
 80008e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 84-1;
 80008e6:	2353      	movs	r3, #83	@ 0x53
 80008e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	2200      	movs	r2, #0
 80008f6:	4619      	mov	r1, r3
 80008f8:	4807      	ldr	r0, [pc, #28]	@ (8000918 <MX_TIM3_Init+0xe4>)
 80008fa:	f004 f96f 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000904:	f000 fa3c 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000908:	4803      	ldr	r0, [pc, #12]	@ (8000918 <MX_TIM3_Init+0xe4>)
 800090a:	f000 fb45 	bl	8000f98 <HAL_TIM_MspPostInit>

}
 800090e:	bf00      	nop
 8000910:	3738      	adds	r7, #56	@ 0x38
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000288 	.word	0x20000288
 800091c:	40000400 	.word	0x40000400

08000920 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08e      	sub	sp, #56	@ 0x38
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000926:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000934:	f107 0320 	add.w	r3, r7, #32
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]
 800094c:	615a      	str	r2, [r3, #20]
 800094e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000950:	4b2a      	ldr	r3, [pc, #168]	@ (80009fc <MX_TIM4_Init+0xdc>)
 8000952:	4a2b      	ldr	r2, [pc, #172]	@ (8000a00 <MX_TIM4_Init+0xe0>)
 8000954:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000956:	4b29      	ldr	r3, [pc, #164]	@ (80009fc <MX_TIM4_Init+0xdc>)
 8000958:	2200      	movs	r2, #0
 800095a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095c:	4b27      	ldr	r3, [pc, #156]	@ (80009fc <MX_TIM4_Init+0xdc>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 168-1;
 8000962:	4b26      	ldr	r3, [pc, #152]	@ (80009fc <MX_TIM4_Init+0xdc>)
 8000964:	22a7      	movs	r2, #167	@ 0xa7
 8000966:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000968:	4b24      	ldr	r3, [pc, #144]	@ (80009fc <MX_TIM4_Init+0xdc>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800096e:	4b23      	ldr	r3, [pc, #140]	@ (80009fc <MX_TIM4_Init+0xdc>)
 8000970:	2200      	movs	r2, #0
 8000972:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000974:	4821      	ldr	r0, [pc, #132]	@ (80009fc <MX_TIM4_Init+0xdc>)
 8000976:	f003 fe21 	bl	80045bc <HAL_TIM_Base_Init>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8000980:	f000 f9fe 	bl	8000d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000984:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800098a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800098e:	4619      	mov	r1, r3
 8000990:	481a      	ldr	r0, [pc, #104]	@ (80009fc <MX_TIM4_Init+0xdc>)
 8000992:	f004 f9e5 	bl	8004d60 <HAL_TIM_ConfigClockSource>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 800099c:	f000 f9f0 	bl	8000d80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80009a0:	4816      	ldr	r0, [pc, #88]	@ (80009fc <MX_TIM4_Init+0xdc>)
 80009a2:	f003 febd 	bl	8004720 <HAL_TIM_PWM_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 80009ac:	f000 f9e8 	bl	8000d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b0:	2300      	movs	r3, #0
 80009b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009b8:	f107 0320 	add.w	r3, r7, #32
 80009bc:	4619      	mov	r1, r3
 80009be:	480f      	ldr	r0, [pc, #60]	@ (80009fc <MX_TIM4_Init+0xdc>)
 80009c0:	f004 fe68 	bl	8005694 <HAL_TIMEx_MasterConfigSynchronization>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 80009ca:	f000 f9d9 	bl	8000d80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009ce:	2360      	movs	r3, #96	@ 0x60
 80009d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 42-1;
 80009d2:	2329      	movs	r3, #41	@ 0x29
 80009d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009d6:	2300      	movs	r3, #0
 80009d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009da:	2300      	movs	r3, #0
 80009dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	220c      	movs	r2, #12
 80009e2:	4619      	mov	r1, r3
 80009e4:	4805      	ldr	r0, [pc, #20]	@ (80009fc <MX_TIM4_Init+0xdc>)
 80009e6:	f004 f8f9 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 80009f0:	f000 f9c6 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80009f4:	bf00      	nop
 80009f6:	3738      	adds	r7, #56	@ 0x38
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	200002d0 	.word	0x200002d0
 8000a00:	40000800 	.word	0x40000800

08000a04 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b092      	sub	sp, #72	@ 0x48
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a0a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	609a      	str	r2, [r3, #8]
 8000a16:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000a18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a32:	463b      	mov	r3, r7
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
 8000a40:	615a      	str	r2, [r3, #20]
 8000a42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000a44:	4b34      	ldr	r3, [pc, #208]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a46:	4a35      	ldr	r2, [pc, #212]	@ (8000b1c <MX_TIM5_Init+0x118>)
 8000a48:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000a4a:	4b33      	ldr	r3, [pc, #204]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a50:	4b31      	ldr	r3, [pc, #196]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 525000-1;
 8000a56:	4b30      	ldr	r3, [pc, #192]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a58:	4a31      	ldr	r2, [pc, #196]	@ (8000b20 <MX_TIM5_Init+0x11c>)
 8000a5a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5c:	4b2e      	ldr	r3, [pc, #184]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a62:	4b2d      	ldr	r3, [pc, #180]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000a68:	482b      	ldr	r0, [pc, #172]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a6a:	f003 fda7 	bl	80045bc <HAL_TIM_Base_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8000a74:	f000 f984 	bl	8000d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000a7e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a82:	4619      	mov	r1, r3
 8000a84:	4824      	ldr	r0, [pc, #144]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a86:	f004 f96b 	bl	8004d60 <HAL_TIM_ConfigClockSource>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8000a90:	f000 f976 	bl	8000d80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8000a94:	4820      	ldr	r0, [pc, #128]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000a96:	f003 fe43 	bl	8004720 <HAL_TIM_PWM_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM5_Init+0xa0>
  {
    Error_Handler();
 8000aa0:	f000 f96e 	bl	8000d80 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8000aac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4819      	ldr	r0, [pc, #100]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000ab4:	f004 fa1b 	bl	8004eee <HAL_TIM_SlaveConfigSynchro>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM5_Init+0xbe>
  {
    Error_Handler();
 8000abe:	f000 f95f 	bl	8000d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000ac6:	2380      	movs	r3, #128	@ 0x80
 8000ac8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000aca:	f107 031c 	add.w	r3, r7, #28
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4811      	ldr	r0, [pc, #68]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000ad2:	f004 fddf 	bl	8005694 <HAL_TIMEx_MasterConfigSynchronization>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_TIM5_Init+0xdc>
  {
    Error_Handler();
 8000adc:	f000 f950 	bl	8000d80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ae0:	2360      	movs	r3, #96	@ 0x60
 8000ae2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 8347-1;
 8000ae4:	f242 039a 	movw	r3, #8346	@ 0x209a
 8000ae8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000aea:	2302      	movs	r3, #2
 8000aec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000af2:	463b      	mov	r3, r7
 8000af4:	2208      	movs	r2, #8
 8000af6:	4619      	mov	r1, r3
 8000af8:	4807      	ldr	r0, [pc, #28]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000afa:	f004 f86f 	bl	8004bdc <HAL_TIM_PWM_ConfigChannel>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_TIM5_Init+0x104>
  {
    Error_Handler();
 8000b04:	f000 f93c 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8000b08:	4803      	ldr	r0, [pc, #12]	@ (8000b18 <MX_TIM5_Init+0x114>)
 8000b0a:	f000 fa45 	bl	8000f98 <HAL_TIM_MspPostInit>

}
 8000b0e:	bf00      	nop
 8000b10:	3748      	adds	r7, #72	@ 0x48
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000318 	.word	0x20000318
 8000b1c:	40000c00 	.word	0x40000c00
 8000b20:	000802c7 	.word	0x000802c7

08000b24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <MX_DMA_Init+0x3c>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	4a0b      	ldr	r2, [pc, #44]	@ (8000b60 <MX_DMA_Init+0x3c>)
 8000b34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3a:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <MX_DMA_Init+0x3c>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2038      	movs	r0, #56	@ 0x38
 8000b4c:	f001 f91b 	bl	8001d86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b50:	2038      	movs	r0, #56	@ 0x38
 8000b52:	f001 f934 	bl	8001dbe <HAL_NVIC_EnableIRQ>

}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40023800 	.word	0x40023800

08000b64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b10      	ldr	r3, [pc, #64]	@ (8000bb0 <MX_GPIO_Init+0x4c>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	4a0f      	ldr	r2, [pc, #60]	@ (8000bb0 <MX_GPIO_Init+0x4c>)
 8000b74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb0 <MX_GPIO_Init+0x4c>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	603b      	str	r3, [r7, #0]
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <MX_GPIO_Init+0x4c>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8e:	4a08      	ldr	r2, [pc, #32]	@ (8000bb0 <MX_GPIO_Init+0x4c>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b96:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <MX_GPIO_Init+0x4c>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800

08000bb4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(&hadc1);
 8000bbc:	4805      	ldr	r0, [pc, #20]	@ (8000bd4 <HAL_ADC_ConvCpltCallback+0x20>)
 8000bbe:	f000 fcf9 	bl	80015b4 <HAL_ADC_Stop_DMA>
	CDC_Transmit_FS((uint8_t*) CCDPixelBuffer, CCD_PIXEL_BUFFER_SIZE);
 8000bc2:	f241 7170 	movw	r1, #6000	@ 0x1770
 8000bc6:	4804      	ldr	r0, [pc, #16]	@ (8000bd8 <HAL_ADC_ConvCpltCallback+0x24>)
 8000bc8:	f008 f9b2 	bl	8008f30 <CDC_Transmit_FS>
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000198 	.word	0x20000198
 8000bd8:	20000448 	.word	0x20000448

08000bdc <HAL_TIM_PeriodElapsedCallback>:

uint8_t signals = 50;
uint8_t count = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
//		if (htim->Instance == TIM2) {
			count++;
 8000be4:	4b11      	ldr	r3, [pc, #68]	@ (8000c2c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	3301      	adds	r3, #1
 8000bea:	b2da      	uxtb	r2, r3
 8000bec:	4b0f      	ldr	r3, [pc, #60]	@ (8000c2c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000bee:	701a      	strb	r2, [r3, #0]
			if(count >= signals){
 8000bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c2c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000bf2:	781a      	ldrb	r2, [r3, #0]
 8000bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d312      	bcc.n	8000c22 <HAL_TIM_PeriodElapsedCallback+0x46>
				  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); //ICG
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	480d      	ldr	r0, [pc, #52]	@ (8000c34 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000c00:	f003 fe98 	bl	8004934 <HAL_TIM_PWM_Stop>
				  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1); //fM
 8000c04:	2100      	movs	r1, #0
 8000c06:	480c      	ldr	r0, [pc, #48]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000c08:	f003 fe94 	bl	8004934 <HAL_TIM_PWM_Stop>
				  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4); //ADC
 8000c0c:	210c      	movs	r1, #12
 8000c0e:	480b      	ldr	r0, [pc, #44]	@ (8000c3c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000c10:	f003 fe90 	bl	8004934 <HAL_TIM_PWM_Stop>
				  HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_3); //SH
 8000c14:	2108      	movs	r1, #8
 8000c16:	480a      	ldr	r0, [pc, #40]	@ (8000c40 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000c18:	f003 fe8c 	bl	8004934 <HAL_TIM_PWM_Stop>
				  count = 0;
 8000c1c:	4b03      	ldr	r3, [pc, #12]	@ (8000c2c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	701a      	strb	r2, [r3, #0]
			}
		}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20003329 	.word	0x20003329
 8000c30:	2000002c 	.word	0x2000002c
 8000c34:	20000240 	.word	0x20000240
 8000c38:	20000288 	.word	0x20000288
 8000c3c:	200002d0 	.word	0x200002d0
 8000c40:	20000318 	.word	0x20000318

08000c44 <CDCReceiveCallback>:



//when the stm receives anything, it checks if it is the string start

void CDCReceiveCallback(uint8_t* Buf, uint32_t Len) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]
    // Ensure the buffer is null-terminated
    Buf[Len] = '\0';
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	4413      	add	r3, r2
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]

    // Check for the "start" command
    if (strncmp((char*)Buf, "start", 5) == 0) {
 8000c58:	2205      	movs	r2, #5
 8000c5a:	4914      	ldr	r1, [pc, #80]	@ (8000cac <CDCReceiveCallback+0x68>)
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f008 fde5 	bl	800982c <strncmp>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d11c      	bne.n	8000ca2 <CDCReceiveCallback+0x5e>
    	  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3); //SH
 8000c68:	2108      	movs	r1, #8
 8000c6a:	4811      	ldr	r0, [pc, #68]	@ (8000cb0 <CDCReceiveCallback+0x6c>)
 8000c6c:	f003 fdb2 	bl	80047d4 <HAL_TIM_PWM_Start>
    	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //fM
 8000c70:	2100      	movs	r1, #0
 8000c72:	4810      	ldr	r0, [pc, #64]	@ (8000cb4 <CDCReceiveCallback+0x70>)
 8000c74:	f003 fdae 	bl	80047d4 <HAL_TIM_PWM_Start>
    	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //ADC
 8000c78:	210c      	movs	r1, #12
 8000c7a:	480f      	ldr	r0, [pc, #60]	@ (8000cb8 <CDCReceiveCallback+0x74>)
 8000c7c:	f003 fdaa 	bl	80047d4 <HAL_TIM_PWM_Start>
    	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) CCDPixelBuffer, CCD_PIXEL_BUFFER_SIZE);
 8000c80:	f241 7270 	movw	r2, #6000	@ 0x1770
 8000c84:	490d      	ldr	r1, [pc, #52]	@ (8000cbc <CDCReceiveCallback+0x78>)
 8000c86:	480e      	ldr	r0, [pc, #56]	@ (8000cc0 <CDCReceiveCallback+0x7c>)
 8000c88:	f000 fba4 	bl	80013d4 <HAL_ADC_Start_DMA>
    	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); //ICG
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	480d      	ldr	r0, [pc, #52]	@ (8000cc4 <CDCReceiveCallback+0x80>)
 8000c90:	f003 fda0 	bl	80047d4 <HAL_TIM_PWM_Start>
    	  __HAL_TIM_SET_COUNTER(&htim2, 66);// 600ns delay
 8000c94:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc4 <CDCReceiveCallback+0x80>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2242      	movs	r2, #66	@ 0x42
 8000c9a:	625a      	str	r2, [r3, #36]	@ 0x24
    	  HAL_TIM_Base_Start_IT(&htim2);
 8000c9c:	4809      	ldr	r0, [pc, #36]	@ (8000cc4 <CDCReceiveCallback+0x80>)
 8000c9e:	f003 fcdd 	bl	800465c <HAL_TIM_Base_Start_IT>
//            else if (strcmp(command, "IT") == 0) {
//                CalculateAndSetIntegrationTime(param);
//            }
//        }
    }
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	0800a168 	.word	0x0800a168
 8000cb0:	20000318 	.word	0x20000318
 8000cb4:	20000288 	.word	0x20000288
 8000cb8:	200002d0 	.word	0x200002d0
 8000cbc:	20000448 	.word	0x20000448
 8000cc0:	20000198 	.word	0x20000198
 8000cc4:	20000240 	.word	0x20000240

08000cc8 <InitializeHeaderFooter>:
    // Configure the SH signal with the calculated period and pulse width
    Configure_SH_Signal(T_SH_ticks, SH_pulse_ticks);
}


void InitializeHeaderFooter(void) {
 8000cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cca:	b093      	sub	sp, #76	@ 0x4c
 8000ccc:	af0c      	add	r7, sp, #48	@ 0x30
    // Construct the header
    snprintf(header, HEADER_SIZE,
 8000cce:	4b1e      	ldr	r3, [pc, #120]	@ (8000d48 <InitializeHeaderFooter+0x80>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	617b      	str	r3, [r7, #20]
 8000cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d4c <InitializeHeaderFooter+0x84>)
 8000cd6:	6812      	ldr	r2, [r2, #0]
 8000cd8:	491d      	ldr	r1, [pc, #116]	@ (8000d50 <InitializeHeaderFooter+0x88>)
 8000cda:	6809      	ldr	r1, [r1, #0]
 8000cdc:	481d      	ldr	r0, [pc, #116]	@ (8000d54 <InitializeHeaderFooter+0x8c>)
 8000cde:	6800      	ldr	r0, [r0, #0]
 8000ce0:	4c1d      	ldr	r4, [pc, #116]	@ (8000d58 <InitializeHeaderFooter+0x90>)
 8000ce2:	6824      	ldr	r4, [r4, #0]
 8000ce4:	4d1c      	ldr	r5, [pc, #112]	@ (8000d58 <InitializeHeaderFooter+0x90>)
 8000ce6:	686d      	ldr	r5, [r5, #4]
 8000ce8:	4e1b      	ldr	r6, [pc, #108]	@ (8000d58 <InitializeHeaderFooter+0x90>)
 8000cea:	68b6      	ldr	r6, [r6, #8]
 8000cec:	4b1a      	ldr	r3, [pc, #104]	@ (8000d58 <InitializeHeaderFooter+0x90>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	613b      	str	r3, [r7, #16]
 8000cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <InitializeHeaderFooter+0x94>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	4b19      	ldr	r3, [pc, #100]	@ (8000d60 <InitializeHeaderFooter+0x98>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	60bb      	str	r3, [r7, #8]
 8000cfe:	4b19      	ldr	r3, [pc, #100]	@ (8000d64 <InitializeHeaderFooter+0x9c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <InitializeHeaderFooter+0xa0>)
 8000d06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	9308      	str	r3, [sp, #32]
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	9307      	str	r3, [sp, #28]
 8000d18:	9606      	str	r6, [sp, #24]
 8000d1a:	9505      	str	r5, [sp, #20]
 8000d1c:	9404      	str	r4, [sp, #16]
 8000d1e:	9003      	str	r0, [sp, #12]
 8000d20:	9102      	str	r1, [sp, #8]
 8000d22:	9201      	str	r2, [sp, #4]
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	9300      	str	r3, [sp, #0]
 8000d28:	4b10      	ldr	r3, [pc, #64]	@ (8000d6c <InitializeHeaderFooter+0xa4>)
 8000d2a:	4a11      	ldr	r2, [pc, #68]	@ (8000d70 <InitializeHeaderFooter+0xa8>)
 8000d2c:	21c8      	movs	r1, #200	@ 0xc8
 8000d2e:	4811      	ldr	r0, [pc, #68]	@ (8000d74 <InitializeHeaderFooter+0xac>)
 8000d30:	f008 fd40 	bl	80097b4 <sniprintf>
        VersionNo, MajorVersion, FileFormatNo, CustomizationNo, CameraType,
        DataInfo[0], DataInfo[1], DataInfo[2], DataInfo[3],
        MeasureMode, SheetData, Profile, ScaleUnitChars);

    // Construct the footer (this example just uses a simple footer, customize as needed)
    snprintf(footer, FOOTER_SIZE, "\n");
 8000d34:	4a10      	ldr	r2, [pc, #64]	@ (8000d78 <InitializeHeaderFooter+0xb0>)
 8000d36:	2102      	movs	r1, #2
 8000d38:	4810      	ldr	r0, [pc, #64]	@ (8000d7c <InitializeHeaderFooter+0xb4>)
 8000d3a:	f008 fd3b 	bl	80097b4 <sniprintf>
}
 8000d3e:	bf00      	nop
 8000d40:	371c      	adds	r7, #28
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000004 	.word	0x20000004
 8000d4c:	20000360 	.word	0x20000360
 8000d50:	20000008 	.word	0x20000008
 8000d54:	2000000c 	.word	0x2000000c
 8000d58:	20000364 	.word	0x20000364
 8000d5c:	20000010 	.word	0x20000010
 8000d60:	20000378 	.word	0x20000378
 8000d64:	20000014 	.word	0x20000014
 8000d68:	20000018 	.word	0x20000018
 8000d6c:	20000000 	.word	0x20000000
 8000d70:	0800a170 	.word	0x0800a170
 8000d74:	2000037c 	.word	0x2000037c
 8000d78:	0800a21c 	.word	0x0800a21c
 8000d7c:	20000444 	.word	0x20000444

08000d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d84:	b672      	cpsid	i
}
 8000d86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <Error_Handler+0x8>

08000d8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	607b      	str	r3, [r7, #4]
 8000d96:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000da2:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	603b      	str	r3, [r7, #0]
 8000db2:	4b09      	ldr	r3, [pc, #36]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db6:	4a08      	ldr	r2, [pc, #32]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dbe:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	40023800 	.word	0x40023800

08000ddc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	@ 0x28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a2e      	ldr	r2, [pc, #184]	@ (8000eb4 <HAL_ADC_MspInit+0xd8>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d156      	bne.n	8000eac <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb8 <HAL_ADC_MspInit+0xdc>)
 8000e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e06:	4a2c      	ldr	r2, [pc, #176]	@ (8000eb8 <HAL_ADC_MspInit+0xdc>)
 8000e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb8 <HAL_ADC_MspInit+0xdc>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <HAL_ADC_MspInit+0xdc>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	4a25      	ldr	r2, [pc, #148]	@ (8000eb8 <HAL_ADC_MspInit+0xdc>)
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2a:	4b23      	ldr	r3, [pc, #140]	@ (8000eb8 <HAL_ADC_MspInit+0xdc>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e36:	2308      	movs	r3, #8
 8000e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4619      	mov	r1, r3
 8000e48:	481c      	ldr	r0, [pc, #112]	@ (8000ebc <HAL_ADC_MspInit+0xe0>)
 8000e4a:	f001 fbb3 	bl	80025b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e50:	4a1c      	ldr	r2, [pc, #112]	@ (8000ec4 <HAL_ADC_MspInit+0xe8>)
 8000e52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000e54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e5a:	4b19      	ldr	r3, [pc, #100]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e60:	4b17      	ldr	r3, [pc, #92]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e66:	4b16      	ldr	r3, [pc, #88]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e68:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e6c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e6e:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e74:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e76:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e7c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000e7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e84:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e90:	480b      	ldr	r0, [pc, #44]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000e92:	f000 ffaf 	bl	8001df4 <HAL_DMA_Init>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8000e9c:	f7ff ff70 	bl	8000d80 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a07      	ldr	r2, [pc, #28]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000ea4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ea6:	4a06      	ldr	r2, [pc, #24]	@ (8000ec0 <HAL_ADC_MspInit+0xe4>)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000eac:	bf00      	nop
 8000eae:	3728      	adds	r7, #40	@ 0x28
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40012000 	.word	0x40012000
 8000eb8:	40023800 	.word	0x40023800
 8000ebc:	40020000 	.word	0x40020000
 8000ec0:	200001e0 	.word	0x200001e0
 8000ec4:	40026410 	.word	0x40026410

08000ec8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ed8:	d116      	bne.n	8000f08 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
 8000ede:	4b2a      	ldr	r3, [pc, #168]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee2:	4a29      	ldr	r2, [pc, #164]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eea:	4b27      	ldr	r3, [pc, #156]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	201c      	movs	r0, #28
 8000efc:	f000 ff43 	bl	8001d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f00:	201c      	movs	r0, #28
 8000f02:	f000 ff5c 	bl	8001dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8000f06:	e03a      	b.n	8000f7e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8000f8c <HAL_TIM_Base_MspInit+0xc4>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d10e      	bne.n	8000f30 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	4b1c      	ldr	r3, [pc, #112]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f1c:	f043 0302 	orr.w	r3, r3, #2
 8000f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f22:	4b19      	ldr	r3, [pc, #100]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]
}
 8000f2e:	e026      	b.n	8000f7e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a16      	ldr	r2, [pc, #88]	@ (8000f90 <HAL_TIM_Base_MspInit+0xc8>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d10e      	bne.n	8000f58 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
 8000f3e:	4b12      	ldr	r3, [pc, #72]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	4a11      	ldr	r2, [pc, #68]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f44:	f043 0304 	orr.w	r3, r3, #4
 8000f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4e:	f003 0304 	and.w	r3, r3, #4
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
}
 8000f56:	e012      	b.n	8000f7e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f94 <HAL_TIM_Base_MspInit+0xcc>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d10d      	bne.n	8000f7e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6a:	4a07      	ldr	r2, [pc, #28]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f6c:	f043 0308 	orr.w	r3, r3, #8
 8000f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f72:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <HAL_TIM_Base_MspInit+0xc0>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f76:	f003 0308 	and.w	r3, r3, #8
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
}
 8000f7e:	bf00      	nop
 8000f80:	3718      	adds	r7, #24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40000400 	.word	0x40000400
 8000f90:	40000800 	.word	0x40000800
 8000f94:	40000c00 	.word	0x40000c00

08000f98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	@ 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fb8:	d11e      	bne.n	8000ff8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	4b34      	ldr	r3, [pc, #208]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	4a33      	ldr	r2, [pc, #204]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fca:	4b31      	ldr	r3, [pc, #196]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4828      	ldr	r0, [pc, #160]	@ (8001094 <HAL_TIM_MspPostInit+0xfc>)
 8000ff2:	f001 fadf 	bl	80025b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8000ff6:	e046      	b.n	8001086 <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM3)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a26      	ldr	r2, [pc, #152]	@ (8001098 <HAL_TIM_MspPostInit+0x100>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d11e      	bne.n	8001040 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	4b22      	ldr	r3, [pc, #136]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	4a21      	ldr	r2, [pc, #132]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	6313      	str	r3, [r2, #48]	@ 0x30
 8001012:	4b1f      	ldr	r3, [pc, #124]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800101e:	2340      	movs	r3, #64	@ 0x40
 8001020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2300      	movs	r3, #0
 800102c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800102e:	2302      	movs	r3, #2
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	4816      	ldr	r0, [pc, #88]	@ (8001094 <HAL_TIM_MspPostInit+0xfc>)
 800103a:	f001 fabb 	bl	80025b4 <HAL_GPIO_Init>
}
 800103e:	e022      	b.n	8001086 <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM5)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a15      	ldr	r2, [pc, #84]	@ (800109c <HAL_TIM_MspPostInit+0x104>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d11d      	bne.n	8001086 <HAL_TIM_MspPostInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	4a0f      	ldr	r2, [pc, #60]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 8001054:	f043 0301 	orr.w	r3, r3, #1
 8001058:	6313      	str	r3, [r2, #48]	@ 0x30
 800105a:	4b0d      	ldr	r3, [pc, #52]	@ (8001090 <HAL_TIM_MspPostInit+0xf8>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	60bb      	str	r3, [r7, #8]
 8001064:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001066:	2304      	movs	r3, #4
 8001068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	2302      	movs	r3, #2
 800106c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001076:	2302      	movs	r3, #2
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4619      	mov	r1, r3
 8001080:	4804      	ldr	r0, [pc, #16]	@ (8001094 <HAL_TIM_MspPostInit+0xfc>)
 8001082:	f001 fa97 	bl	80025b4 <HAL_GPIO_Init>
}
 8001086:	bf00      	nop
 8001088:	3728      	adds	r7, #40	@ 0x28
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40023800 	.word	0x40023800
 8001094:	40020000 	.word	0x40020000
 8001098:	40000400 	.word	0x40000400
 800109c:	40000c00 	.word	0x40000c00

080010a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <NMI_Handler+0x4>

080010a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <HardFault_Handler+0x4>

080010b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <MemManage_Handler+0x4>

080010b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <BusFault_Handler+0x4>

080010c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <UsageFault_Handler+0x4>

080010c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f6:	f000 f8e5 	bl	80012c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001104:	4802      	ldr	r0, [pc, #8]	@ (8001110 <TIM2_IRQHandler+0x10>)
 8001106:	f003 fc79 	bl	80049fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000240 	.word	0x20000240

08001114 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <DMA2_Stream0_IRQHandler+0x10>)
 800111a:	f000 ffe1 	bl	80020e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200001e0 	.word	0x200001e0

08001128 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800112c:	4802      	ldr	r0, [pc, #8]	@ (8001138 <OTG_FS_IRQHandler+0x10>)
 800112e:	f001 fd09 	bl	8002b44 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20004014 	.word	0x20004014

0800113c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001144:	4a14      	ldr	r2, [pc, #80]	@ (8001198 <_sbrk+0x5c>)
 8001146:	4b15      	ldr	r3, [pc, #84]	@ (800119c <_sbrk+0x60>)
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001150:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <_sbrk+0x64>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d102      	bne.n	800115e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001158:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <_sbrk+0x64>)
 800115a:	4a12      	ldr	r2, [pc, #72]	@ (80011a4 <_sbrk+0x68>)
 800115c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800115e:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <_sbrk+0x64>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4413      	add	r3, r2
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	429a      	cmp	r2, r3
 800116a:	d207      	bcs.n	800117c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800116c:	f008 fb70 	bl	8009850 <__errno>
 8001170:	4603      	mov	r3, r0
 8001172:	220c      	movs	r2, #12
 8001174:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
 800117a:	e009      	b.n	8001190 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800117c:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <_sbrk+0x64>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001182:	4b07      	ldr	r3, [pc, #28]	@ (80011a0 <_sbrk+0x64>)
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	4a05      	ldr	r2, [pc, #20]	@ (80011a0 <_sbrk+0x64>)
 800118c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800118e:	68fb      	ldr	r3, [r7, #12]
}
 8001190:	4618      	mov	r0, r3
 8001192:	3718      	adds	r7, #24
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20010000 	.word	0x20010000
 800119c:	00000400 	.word	0x00000400
 80011a0:	2000332c 	.word	0x2000332c
 80011a4:	20004860 	.word	0x20004860

080011a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011ac:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <SystemInit+0x20>)
 80011ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011b2:	4a05      	ldr	r2, [pc, #20]	@ (80011c8 <SystemInit+0x20>)
 80011b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001204 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011d0:	f7ff ffea 	bl	80011a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011d4:	480c      	ldr	r0, [pc, #48]	@ (8001208 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011d6:	490d      	ldr	r1, [pc, #52]	@ (800120c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001210 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011dc:	e002      	b.n	80011e4 <LoopCopyDataInit>

080011de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011e2:	3304      	adds	r3, #4

080011e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e8:	d3f9      	bcc.n	80011de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001218 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f0:	e001      	b.n	80011f6 <LoopFillZerobss>

080011f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f4:	3204      	adds	r2, #4

080011f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f8:	d3fb      	bcc.n	80011f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011fa:	f008 fb2f 	bl	800985c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fe:	f7ff f9b7 	bl	8000570 <main>
  bx  lr    
 8001202:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001204:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001208:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800120c:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8001210:	0800a2c4 	.word	0x0800a2c4
  ldr r2, =_sbss
 8001214:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8001218:	20004860 	.word	0x20004860

0800121c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800121c:	e7fe      	b.n	800121c <ADC_IRQHandler>
	...

08001220 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001224:	4b0e      	ldr	r3, [pc, #56]	@ (8001260 <HAL_Init+0x40>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a0d      	ldr	r2, [pc, #52]	@ (8001260 <HAL_Init+0x40>)
 800122a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800122e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001230:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <HAL_Init+0x40>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a0a      	ldr	r2, [pc, #40]	@ (8001260 <HAL_Init+0x40>)
 8001236:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800123a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800123c:	4b08      	ldr	r3, [pc, #32]	@ (8001260 <HAL_Init+0x40>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a07      	ldr	r2, [pc, #28]	@ (8001260 <HAL_Init+0x40>)
 8001242:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001246:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001248:	2003      	movs	r0, #3
 800124a:	f000 fd91 	bl	8001d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800124e:	200f      	movs	r0, #15
 8001250:	f000 f808 	bl	8001264 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001254:	f7ff fd9a 	bl	8000d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40023c00 	.word	0x40023c00

08001264 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <HAL_InitTick+0x54>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <HAL_InitTick+0x58>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	4619      	mov	r1, r3
 8001276:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800127a:	fbb3 f3f1 	udiv	r3, r3, r1
 800127e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001282:	4618      	mov	r0, r3
 8001284:	f000 fda9 	bl	8001dda <HAL_SYSTICK_Config>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e00e      	b.n	80012b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b0f      	cmp	r3, #15
 8001296:	d80a      	bhi.n	80012ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001298:	2200      	movs	r2, #0
 800129a:	6879      	ldr	r1, [r7, #4]
 800129c:	f04f 30ff 	mov.w	r0, #4294967295
 80012a0:	f000 fd71 	bl	8001d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a4:	4a06      	ldr	r2, [pc, #24]	@ (80012c0 <HAL_InitTick+0x5c>)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012aa:	2300      	movs	r3, #0
 80012ac:	e000      	b.n	80012b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000030 	.word	0x20000030
 80012bc:	20000038 	.word	0x20000038
 80012c0:	20000034 	.word	0x20000034

080012c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <HAL_IncTick+0x20>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <HAL_IncTick+0x24>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4413      	add	r3, r2
 80012d4:	4a04      	ldr	r2, [pc, #16]	@ (80012e8 <HAL_IncTick+0x24>)
 80012d6:	6013      	str	r3, [r2, #0]
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20000038 	.word	0x20000038
 80012e8:	20003330 	.word	0x20003330

080012ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  return uwTick;
 80012f0:	4b03      	ldr	r3, [pc, #12]	@ (8001300 <HAL_GetTick+0x14>)
 80012f2:	681b      	ldr	r3, [r3, #0]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	20003330 	.word	0x20003330

08001304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800130c:	f7ff ffee 	bl	80012ec <HAL_GetTick>
 8001310:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800131c:	d005      	beq.n	800132a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800131e:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <HAL_Delay+0x44>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	461a      	mov	r2, r3
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	4413      	add	r3, r2
 8001328:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800132a:	bf00      	nop
 800132c:	f7ff ffde 	bl	80012ec <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	68fa      	ldr	r2, [r7, #12]
 8001338:	429a      	cmp	r2, r3
 800133a:	d8f7      	bhi.n	800132c <HAL_Delay+0x28>
  {
  }
}
 800133c:	bf00      	nop
 800133e:	bf00      	nop
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000038 	.word	0x20000038

0800134c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001354:	2300      	movs	r3, #0
 8001356:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d101      	bne.n	8001362 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e033      	b.n	80013ca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001366:	2b00      	cmp	r3, #0
 8001368:	d109      	bne.n	800137e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7ff fd36 	bl	8000ddc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001382:	f003 0310 	and.w	r3, r3, #16
 8001386:	2b00      	cmp	r3, #0
 8001388:	d118      	bne.n	80013bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001392:	f023 0302 	bic.w	r3, r3, #2
 8001396:	f043 0202 	orr.w	r2, r3, #2
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f000 fa98 	bl	80018d4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2200      	movs	r2, #0
 80013a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ae:	f023 0303 	bic.w	r3, r3, #3
 80013b2:	f043 0201 	orr.w	r2, r3, #1
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80013ba:	e001      	b.n	80013c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
	...

080013d4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80013e0:	2300      	movs	r3, #0
 80013e2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d101      	bne.n	80013f2 <HAL_ADC_Start_DMA+0x1e>
 80013ee:	2302      	movs	r3, #2
 80013f0:	e0ce      	b.n	8001590 <HAL_ADC_Start_DMA+0x1bc>
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2201      	movs	r2, #1
 80013f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	2b01      	cmp	r3, #1
 8001406:	d018      	beq.n	800143a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	689a      	ldr	r2, [r3, #8]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f042 0201 	orr.w	r2, r2, #1
 8001416:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001418:	4b5f      	ldr	r3, [pc, #380]	@ (8001598 <HAL_ADC_Start_DMA+0x1c4>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a5f      	ldr	r2, [pc, #380]	@ (800159c <HAL_ADC_Start_DMA+0x1c8>)
 800141e:	fba2 2303 	umull	r2, r3, r2, r3
 8001422:	0c9a      	lsrs	r2, r3, #18
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800142c:	e002      	b.n	8001434 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	3b01      	subs	r3, #1
 8001432:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f9      	bne.n	800142e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001444:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001448:	d107      	bne.n	800145a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001458:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 0301 	and.w	r3, r3, #1
 8001464:	2b01      	cmp	r3, #1
 8001466:	f040 8086 	bne.w	8001576 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001472:	f023 0301 	bic.w	r3, r3, #1
 8001476:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001488:	2b00      	cmp	r3, #0
 800148a:	d007      	beq.n	800149c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001494:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014a8:	d106      	bne.n	80014b8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ae:	f023 0206 	bic.w	r2, r3, #6
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	645a      	str	r2, [r3, #68]	@ 0x44
 80014b6:	e002      	b.n	80014be <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2200      	movs	r2, #0
 80014bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014c6:	4b36      	ldr	r3, [pc, #216]	@ (80015a0 <HAL_ADC_Start_DMA+0x1cc>)
 80014c8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ce:	4a35      	ldr	r2, [pc, #212]	@ (80015a4 <HAL_ADC_Start_DMA+0x1d0>)
 80014d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014d6:	4a34      	ldr	r2, [pc, #208]	@ (80015a8 <HAL_ADC_Start_DMA+0x1d4>)
 80014d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014de:	4a33      	ldr	r2, [pc, #204]	@ (80015ac <HAL_ADC_Start_DMA+0x1d8>)
 80014e0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80014ea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80014fa:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800150a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	334c      	adds	r3, #76	@ 0x4c
 8001516:	4619      	mov	r1, r3
 8001518:	68ba      	ldr	r2, [r7, #8]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f000 fd18 	bl	8001f50 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 031f 	and.w	r3, r3, #31
 8001528:	2b00      	cmp	r3, #0
 800152a:	d10f      	bne.n	800154c <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d129      	bne.n	800158e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	689a      	ldr	r2, [r3, #8]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	e020      	b.n	800158e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a17      	ldr	r2, [pc, #92]	@ (80015b0 <HAL_ADC_Start_DMA+0x1dc>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d11b      	bne.n	800158e <HAL_ADC_Start_DMA+0x1ba>
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001560:	2b00      	cmp	r3, #0
 8001562:	d114      	bne.n	800158e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	689a      	ldr	r2, [r3, #8]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	e00b      	b.n	800158e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157a:	f043 0210 	orr.w	r2, r3, #16
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001586:	f043 0201 	orr.w	r2, r3, #1
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800158e:	2300      	movs	r3, #0
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000030 	.word	0x20000030
 800159c:	431bde83 	.word	0x431bde83
 80015a0:	40012300 	.word	0x40012300
 80015a4:	08001acd 	.word	0x08001acd
 80015a8:	08001b87 	.word	0x08001b87
 80015ac:	08001ba3 	.word	0x08001ba3
 80015b0:	40012000 	.word	0x40012000

080015b4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015bc:	2300      	movs	r3, #0
 80015be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d101      	bne.n	80015ce <HAL_ADC_Stop_DMA+0x1a>
 80015ca:	2302      	movs	r3, #2
 80015cc:	e048      	b.n	8001660 <HAL_ADC_Stop_DMA+0xac>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 0201 	bic.w	r2, r2, #1
 80015e4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d130      	bne.n	8001656 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	689a      	ldr	r2, [r3, #8]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001602:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001608:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d10f      	bne.n	8001632 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001616:	4618      	mov	r0, r3
 8001618:	f000 fcf2 	bl	8002000 <HAL_DMA_Abort>
 800161c:	4603      	mov	r3, r0
 800161e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d005      	beq.n	8001632 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8001640:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001646:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800164a:	f023 0301 	bic.w	r3, r3, #1
 800164e:	f043 0201 	orr.w	r2, r3, #1
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800165e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800169a:	2300      	movs	r3, #0
 800169c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d101      	bne.n	80016ac <HAL_ADC_ConfigChannel+0x1c>
 80016a8:	2302      	movs	r3, #2
 80016aa:	e105      	b.n	80018b8 <HAL_ADC_ConfigChannel+0x228>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2201      	movs	r2, #1
 80016b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b09      	cmp	r3, #9
 80016ba:	d925      	bls.n	8001708 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	68d9      	ldr	r1, [r3, #12]
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	461a      	mov	r2, r3
 80016ca:	4613      	mov	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	4413      	add	r3, r2
 80016d0:	3b1e      	subs	r3, #30
 80016d2:	2207      	movs	r2, #7
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	43da      	mvns	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	400a      	ands	r2, r1
 80016e0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	68d9      	ldr	r1, [r3, #12]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	4603      	mov	r3, r0
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	4403      	add	r3, r0
 80016fa:	3b1e      	subs	r3, #30
 80016fc:	409a      	lsls	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	e022      	b.n	800174e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6919      	ldr	r1, [r3, #16]
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	461a      	mov	r2, r3
 8001716:	4613      	mov	r3, r2
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	4413      	add	r3, r2
 800171c:	2207      	movs	r2, #7
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43da      	mvns	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	400a      	ands	r2, r1
 800172a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	6919      	ldr	r1, [r3, #16]
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	689a      	ldr	r2, [r3, #8]
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	b29b      	uxth	r3, r3
 800173c:	4618      	mov	r0, r3
 800173e:	4603      	mov	r3, r0
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	4403      	add	r3, r0
 8001744:	409a      	lsls	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	430a      	orrs	r2, r1
 800174c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	2b06      	cmp	r3, #6
 8001754:	d824      	bhi.n	80017a0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685a      	ldr	r2, [r3, #4]
 8001760:	4613      	mov	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	4413      	add	r3, r2
 8001766:	3b05      	subs	r3, #5
 8001768:	221f      	movs	r2, #31
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	43da      	mvns	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	400a      	ands	r2, r1
 8001776:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	b29b      	uxth	r3, r3
 8001784:	4618      	mov	r0, r3
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685a      	ldr	r2, [r3, #4]
 800178a:	4613      	mov	r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	4413      	add	r3, r2
 8001790:	3b05      	subs	r3, #5
 8001792:	fa00 f203 	lsl.w	r2, r0, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	430a      	orrs	r2, r1
 800179c:	635a      	str	r2, [r3, #52]	@ 0x34
 800179e:	e04c      	b.n	800183a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	2b0c      	cmp	r3, #12
 80017a6:	d824      	bhi.n	80017f2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	4613      	mov	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	3b23      	subs	r3, #35	@ 0x23
 80017ba:	221f      	movs	r2, #31
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	43da      	mvns	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	400a      	ands	r2, r1
 80017c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	4618      	mov	r0, r3
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	4613      	mov	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	3b23      	subs	r3, #35	@ 0x23
 80017e4:	fa00 f203 	lsl.w	r2, r0, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	430a      	orrs	r2, r1
 80017ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80017f0:	e023      	b.n	800183a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685a      	ldr	r2, [r3, #4]
 80017fc:	4613      	mov	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	3b41      	subs	r3, #65	@ 0x41
 8001804:	221f      	movs	r2, #31
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43da      	mvns	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	400a      	ands	r2, r1
 8001812:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	b29b      	uxth	r3, r3
 8001820:	4618      	mov	r0, r3
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685a      	ldr	r2, [r3, #4]
 8001826:	4613      	mov	r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	3b41      	subs	r3, #65	@ 0x41
 800182e:	fa00 f203 	lsl.w	r2, r0, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	430a      	orrs	r2, r1
 8001838:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800183a:	4b22      	ldr	r3, [pc, #136]	@ (80018c4 <HAL_ADC_ConfigChannel+0x234>)
 800183c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a21      	ldr	r2, [pc, #132]	@ (80018c8 <HAL_ADC_ConfigChannel+0x238>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d109      	bne.n	800185c <HAL_ADC_ConfigChannel+0x1cc>
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b12      	cmp	r3, #18
 800184e:	d105      	bne.n	800185c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a19      	ldr	r2, [pc, #100]	@ (80018c8 <HAL_ADC_ConfigChannel+0x238>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d123      	bne.n	80018ae <HAL_ADC_ConfigChannel+0x21e>
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2b10      	cmp	r3, #16
 800186c:	d003      	beq.n	8001876 <HAL_ADC_ConfigChannel+0x1e6>
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2b11      	cmp	r3, #17
 8001874:	d11b      	bne.n	80018ae <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b10      	cmp	r3, #16
 8001888:	d111      	bne.n	80018ae <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800188a:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <HAL_ADC_ConfigChannel+0x23c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a10      	ldr	r2, [pc, #64]	@ (80018d0 <HAL_ADC_ConfigChannel+0x240>)
 8001890:	fba2 2303 	umull	r2, r3, r2, r3
 8001894:	0c9a      	lsrs	r2, r3, #18
 8001896:	4613      	mov	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4413      	add	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80018a0:	e002      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	3b01      	subs	r3, #1
 80018a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f9      	bne.n	80018a2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3714      	adds	r7, #20
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	40012300 	.word	0x40012300
 80018c8:	40012000 	.word	0x40012000
 80018cc:	20000030 	.word	0x20000030
 80018d0:	431bde83 	.word	0x431bde83

080018d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018dc:	4b79      	ldr	r3, [pc, #484]	@ (8001ac4 <ADC_Init+0x1f0>)
 80018de:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	431a      	orrs	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	685a      	ldr	r2, [r3, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001908:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6859      	ldr	r1, [r3, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	691b      	ldr	r3, [r3, #16]
 8001914:	021a      	lsls	r2, r3, #8
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	430a      	orrs	r2, r1
 800191c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800192c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	6859      	ldr	r1, [r3, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689a      	ldr	r2, [r3, #8]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	430a      	orrs	r2, r1
 800193e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689a      	ldr	r2, [r3, #8]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800194e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6899      	ldr	r1, [r3, #8]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	68da      	ldr	r2, [r3, #12]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	430a      	orrs	r2, r1
 8001960:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001966:	4a58      	ldr	r2, [pc, #352]	@ (8001ac8 <ADC_Init+0x1f4>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d022      	beq.n	80019b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	689a      	ldr	r2, [r3, #8]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800197a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6899      	ldr	r1, [r3, #8]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	430a      	orrs	r2, r1
 800198c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800199c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	6899      	ldr	r1, [r3, #8]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	430a      	orrs	r2, r1
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	e00f      	b.n	80019d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80019c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80019d0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f022 0202 	bic.w	r2, r2, #2
 80019e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	6899      	ldr	r1, [r3, #8]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	7e1b      	ldrb	r3, [r3, #24]
 80019ec:	005a      	lsls	r2, r3, #1
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	430a      	orrs	r2, r1
 80019f4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d01b      	beq.n	8001a38 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a0e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001a1e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6859      	ldr	r1, [r3, #4]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	035a      	lsls	r2, r3, #13
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	430a      	orrs	r2, r1
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	e007      	b.n	8001a48 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a46:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001a56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	051a      	lsls	r2, r3, #20
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001a7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6899      	ldr	r1, [r3, #8]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a8a:	025a      	lsls	r2, r3, #9
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	430a      	orrs	r2, r1
 8001a92:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689a      	ldr	r2, [r3, #8]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001aa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6899      	ldr	r1, [r3, #8]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	029a      	lsls	r2, r3, #10
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	609a      	str	r2, [r3, #8]
}
 8001ab8:	bf00      	nop
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	40012300 	.word	0x40012300
 8001ac8:	0f000001 	.word	0x0f000001

08001acc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ad8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d13c      	bne.n	8001b60 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d12b      	bne.n	8001b58 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d127      	bne.n	8001b58 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b0e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d006      	beq.n	8001b24 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d119      	bne.n	8001b58 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f022 0220 	bic.w	r2, r2, #32
 8001b32:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d105      	bne.n	8001b58 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	f043 0201 	orr.w	r2, r3, #1
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f7ff f82b 	bl	8000bb4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001b5e:	e00e      	b.n	8001b7e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b64:	f003 0310 	and.w	r3, r3, #16
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001b6c:	68f8      	ldr	r0, [r7, #12]
 8001b6e:	f7ff fd85 	bl	800167c <HAL_ADC_ErrorCallback>
}
 8001b72:	e004      	b.n	8001b7e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	4798      	blx	r3
}
 8001b7e:	bf00      	nop
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b084      	sub	sp, #16
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b92:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b94:	68f8      	ldr	r0, [r7, #12]
 8001b96:	f7ff fd67 	bl	8001668 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b9a:	bf00      	nop
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b084      	sub	sp, #16
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bae:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2240      	movs	r2, #64	@ 0x40
 8001bb4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bba:	f043 0204 	orr.w	r2, r3, #4
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001bc2:	68f8      	ldr	r0, [r7, #12]
 8001bc4:	f7ff fd5a 	bl	800167c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bc8:	bf00      	nop
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bec:	4013      	ands	r3, r2
 8001bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c02:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	60d3      	str	r3, [r2, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c1c:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <__NVIC_GetPriorityGrouping+0x18>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	0a1b      	lsrs	r3, r3, #8
 8001c22:	f003 0307 	and.w	r3, r3, #7
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	db0b      	blt.n	8001c5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	f003 021f 	and.w	r2, r3, #31
 8001c4c:	4907      	ldr	r1, [pc, #28]	@ (8001c6c <__NVIC_EnableIRQ+0x38>)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	095b      	lsrs	r3, r3, #5
 8001c54:	2001      	movs	r0, #1
 8001c56:	fa00 f202 	lsl.w	r2, r0, r2
 8001c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	e000e100 	.word	0xe000e100

08001c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	6039      	str	r1, [r7, #0]
 8001c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	db0a      	blt.n	8001c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	490c      	ldr	r1, [pc, #48]	@ (8001cbc <__NVIC_SetPriority+0x4c>)
 8001c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8e:	0112      	lsls	r2, r2, #4
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	440b      	add	r3, r1
 8001c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c98:	e00a      	b.n	8001cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4908      	ldr	r1, [pc, #32]	@ (8001cc0 <__NVIC_SetPriority+0x50>)
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	3b04      	subs	r3, #4
 8001ca8:	0112      	lsls	r2, r2, #4
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	440b      	add	r3, r1
 8001cae:	761a      	strb	r2, [r3, #24]
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000e100 	.word	0xe000e100
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b089      	sub	sp, #36	@ 0x24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f1c3 0307 	rsb	r3, r3, #7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	bf28      	it	cs
 8001ce2:	2304      	movcs	r3, #4
 8001ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	2b06      	cmp	r3, #6
 8001cec:	d902      	bls.n	8001cf4 <NVIC_EncodePriority+0x30>
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	3b03      	subs	r3, #3
 8001cf2:	e000      	b.n	8001cf6 <NVIC_EncodePriority+0x32>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	401a      	ands	r2, r3
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
 8001d16:	43d9      	mvns	r1, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	4313      	orrs	r3, r2
         );
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3724      	adds	r7, #36	@ 0x24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3b01      	subs	r3, #1
 8001d38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d3c:	d301      	bcc.n	8001d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e00f      	b.n	8001d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d42:	4a0a      	ldr	r2, [pc, #40]	@ (8001d6c <SysTick_Config+0x40>)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3b01      	subs	r3, #1
 8001d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d4a:	210f      	movs	r1, #15
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d50:	f7ff ff8e 	bl	8001c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d54:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <SysTick_Config+0x40>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d5a:	4b04      	ldr	r3, [pc, #16]	@ (8001d6c <SysTick_Config+0x40>)
 8001d5c:	2207      	movs	r2, #7
 8001d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	e000e010 	.word	0xe000e010

08001d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ff29 	bl	8001bd0 <__NVIC_SetPriorityGrouping>
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b086      	sub	sp, #24
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d98:	f7ff ff3e 	bl	8001c18 <__NVIC_GetPriorityGrouping>
 8001d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	68b9      	ldr	r1, [r7, #8]
 8001da2:	6978      	ldr	r0, [r7, #20]
 8001da4:	f7ff ff8e 	bl	8001cc4 <NVIC_EncodePriority>
 8001da8:	4602      	mov	r2, r0
 8001daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dae:	4611      	mov	r1, r2
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff ff5d 	bl	8001c70 <__NVIC_SetPriority>
}
 8001db6:	bf00      	nop
 8001db8:	3718      	adds	r7, #24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b082      	sub	sp, #8
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff31 	bl	8001c34 <__NVIC_EnableIRQ>
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f7ff ffa2 	bl	8001d2c <SysTick_Config>
 8001de8:	4603      	mov	r3, r0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e00:	f7ff fa74 	bl	80012ec <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e099      	b.n	8001f44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2202      	movs	r2, #2
 8001e14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 0201 	bic.w	r2, r2, #1
 8001e2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e30:	e00f      	b.n	8001e52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e32:	f7ff fa5b 	bl	80012ec <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	2b05      	cmp	r3, #5
 8001e3e:	d908      	bls.n	8001e52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2220      	movs	r2, #32
 8001e44:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2203      	movs	r2, #3
 8001e4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e078      	b.n	8001f44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1e8      	bne.n	8001e32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e68:	697a      	ldr	r2, [r7, #20]
 8001e6a:	4b38      	ldr	r3, [pc, #224]	@ (8001f4c <HAL_DMA_Init+0x158>)
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a1b      	ldr	r3, [r3, #32]
 8001e9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d107      	bne.n	8001ebc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f023 0307 	bic.w	r3, r3, #7
 8001ed2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	d117      	bne.n	8001f16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00e      	beq.n	8001f16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 fadf 	bl	80024bc <DMA_CheckFifoParam>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d008      	beq.n	8001f16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2240      	movs	r2, #64	@ 0x40
 8001f08:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001f12:	2301      	movs	r3, #1
 8001f14:	e016      	b.n	8001f44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 fa96 	bl	8002450 <DMA_CalcBaseAndBitshift>
 8001f24:	4603      	mov	r3, r0
 8001f26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2c:	223f      	movs	r2, #63	@ 0x3f
 8001f2e:	409a      	lsls	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	f010803f 	.word	0xf010803f

08001f50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
 8001f5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d101      	bne.n	8001f76 <HAL_DMA_Start_IT+0x26>
 8001f72:	2302      	movs	r3, #2
 8001f74:	e040      	b.n	8001ff8 <HAL_DMA_Start_IT+0xa8>
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d12f      	bne.n	8001fea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	68b9      	ldr	r1, [r7, #8]
 8001f9e:	68f8      	ldr	r0, [r7, #12]
 8001fa0:	f000 fa28 	bl	80023f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa8:	223f      	movs	r2, #63	@ 0x3f
 8001faa:	409a      	lsls	r2, r3
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f042 0216 	orr.w	r2, r2, #22
 8001fbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d007      	beq.n	8001fd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0208 	orr.w	r2, r2, #8
 8001fd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	e005      	b.n	8001ff6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800200e:	f7ff f96d 	bl	80012ec <HAL_GetTick>
 8002012:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d008      	beq.n	8002032 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2280      	movs	r2, #128	@ 0x80
 8002024:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e052      	b.n	80020d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f022 0216 	bic.w	r2, r2, #22
 8002040:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	695a      	ldr	r2, [r3, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002050:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	2b00      	cmp	r3, #0
 8002058:	d103      	bne.n	8002062 <HAL_DMA_Abort+0x62>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800205e:	2b00      	cmp	r3, #0
 8002060:	d007      	beq.n	8002072 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 0208 	bic.w	r2, r2, #8
 8002070:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f022 0201 	bic.w	r2, r2, #1
 8002080:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002082:	e013      	b.n	80020ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002084:	f7ff f932 	bl	80012ec <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b05      	cmp	r3, #5
 8002090:	d90c      	bls.n	80020ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2220      	movs	r2, #32
 8002096:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2203      	movs	r2, #3
 800209c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e015      	b.n	80020d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1e4      	bne.n	8002084 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020be:	223f      	movs	r2, #63	@ 0x3f
 80020c0:	409a      	lsls	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020ec:	4b8e      	ldr	r3, [pc, #568]	@ (8002328 <HAL_DMA_IRQHandler+0x248>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a8e      	ldr	r2, [pc, #568]	@ (800232c <HAL_DMA_IRQHandler+0x24c>)
 80020f2:	fba2 2303 	umull	r2, r3, r2, r3
 80020f6:	0a9b      	lsrs	r3, r3, #10
 80020f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800210a:	2208      	movs	r2, #8
 800210c:	409a      	lsls	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	4013      	ands	r3, r2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d01a      	beq.n	800214c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0304 	and.w	r3, r3, #4
 8002120:	2b00      	cmp	r3, #0
 8002122:	d013      	beq.n	800214c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 0204 	bic.w	r2, r2, #4
 8002132:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002138:	2208      	movs	r2, #8
 800213a:	409a      	lsls	r2, r3
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002144:	f043 0201 	orr.w	r2, r3, #1
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002150:	2201      	movs	r2, #1
 8002152:	409a      	lsls	r2, r3
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4013      	ands	r3, r2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d012      	beq.n	8002182 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00b      	beq.n	8002182 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800216e:	2201      	movs	r2, #1
 8002170:	409a      	lsls	r2, r3
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217a:	f043 0202 	orr.w	r2, r3, #2
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002186:	2204      	movs	r2, #4
 8002188:	409a      	lsls	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4013      	ands	r3, r2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d012      	beq.n	80021b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00b      	beq.n	80021b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021a4:	2204      	movs	r2, #4
 80021a6:	409a      	lsls	r2, r3
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021b0:	f043 0204 	orr.w	r2, r3, #4
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021bc:	2210      	movs	r2, #16
 80021be:	409a      	lsls	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	4013      	ands	r3, r2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d043      	beq.n	8002250 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0308 	and.w	r3, r3, #8
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d03c      	beq.n	8002250 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021da:	2210      	movs	r2, #16
 80021dc:	409a      	lsls	r2, r3
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d018      	beq.n	8002222 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d108      	bne.n	8002210 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002202:	2b00      	cmp	r3, #0
 8002204:	d024      	beq.n	8002250 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	4798      	blx	r3
 800220e:	e01f      	b.n	8002250 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002214:	2b00      	cmp	r3, #0
 8002216:	d01b      	beq.n	8002250 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	4798      	blx	r3
 8002220:	e016      	b.n	8002250 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800222c:	2b00      	cmp	r3, #0
 800222e:	d107      	bne.n	8002240 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f022 0208 	bic.w	r2, r2, #8
 800223e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002254:	2220      	movs	r2, #32
 8002256:	409a      	lsls	r2, r3
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	4013      	ands	r3, r2
 800225c:	2b00      	cmp	r3, #0
 800225e:	f000 808f 	beq.w	8002380 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0310 	and.w	r3, r3, #16
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 8087 	beq.w	8002380 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002276:	2220      	movs	r2, #32
 8002278:	409a      	lsls	r2, r3
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b05      	cmp	r3, #5
 8002288:	d136      	bne.n	80022f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 0216 	bic.w	r2, r2, #22
 8002298:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	695a      	ldr	r2, [r3, #20]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d103      	bne.n	80022ba <HAL_DMA_IRQHandler+0x1da>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d007      	beq.n	80022ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 0208 	bic.w	r2, r2, #8
 80022c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ce:	223f      	movs	r2, #63	@ 0x3f
 80022d0:	409a      	lsls	r2, r3
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d07e      	beq.n	80023ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	4798      	blx	r3
        }
        return;
 80022f6:	e079      	b.n	80023ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d01d      	beq.n	8002342 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d10d      	bne.n	8002330 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002318:	2b00      	cmp	r3, #0
 800231a:	d031      	beq.n	8002380 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	4798      	blx	r3
 8002324:	e02c      	b.n	8002380 <HAL_DMA_IRQHandler+0x2a0>
 8002326:	bf00      	nop
 8002328:	20000030 	.word	0x20000030
 800232c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002334:	2b00      	cmp	r3, #0
 8002336:	d023      	beq.n	8002380 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	4798      	blx	r3
 8002340:	e01e      	b.n	8002380 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800234c:	2b00      	cmp	r3, #0
 800234e:	d10f      	bne.n	8002370 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 0210 	bic.w	r2, r2, #16
 800235e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002374:	2b00      	cmp	r3, #0
 8002376:	d003      	beq.n	8002380 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002384:	2b00      	cmp	r3, #0
 8002386:	d032      	beq.n	80023ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	2b00      	cmp	r3, #0
 8002392:	d022      	beq.n	80023da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2205      	movs	r2, #5
 8002398:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f022 0201 	bic.w	r2, r2, #1
 80023aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	3301      	adds	r3, #1
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d307      	bcc.n	80023c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f2      	bne.n	80023ac <HAL_DMA_IRQHandler+0x2cc>
 80023c6:	e000      	b.n	80023ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80023c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d005      	beq.n	80023ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	4798      	blx	r3
 80023ea:	e000      	b.n	80023ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80023ec:	bf00      	nop
    }
  }
}
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
 8002400:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002410:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	683a      	ldr	r2, [r7, #0]
 8002418:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	2b40      	cmp	r3, #64	@ 0x40
 8002420:	d108      	bne.n	8002434 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002432:	e007      	b.n	8002444 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68ba      	ldr	r2, [r7, #8]
 800243a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	60da      	str	r2, [r3, #12]
}
 8002444:	bf00      	nop
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	b2db      	uxtb	r3, r3
 800245e:	3b10      	subs	r3, #16
 8002460:	4a14      	ldr	r2, [pc, #80]	@ (80024b4 <DMA_CalcBaseAndBitshift+0x64>)
 8002462:	fba2 2303 	umull	r2, r3, r2, r3
 8002466:	091b      	lsrs	r3, r3, #4
 8002468:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800246a:	4a13      	ldr	r2, [pc, #76]	@ (80024b8 <DMA_CalcBaseAndBitshift+0x68>)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	4413      	add	r3, r2
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	461a      	mov	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2b03      	cmp	r3, #3
 800247c:	d909      	bls.n	8002492 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002486:	f023 0303 	bic.w	r3, r3, #3
 800248a:	1d1a      	adds	r2, r3, #4
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002490:	e007      	b.n	80024a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800249a:	f023 0303 	bic.w	r3, r3, #3
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3714      	adds	r7, #20
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	aaaaaaab 	.word	0xaaaaaaab
 80024b8:	0800a278 	.word	0x0800a278

080024bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024c4:	2300      	movs	r3, #0
 80024c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d11f      	bne.n	8002516 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	2b03      	cmp	r3, #3
 80024da:	d856      	bhi.n	800258a <DMA_CheckFifoParam+0xce>
 80024dc:	a201      	add	r2, pc, #4	@ (adr r2, 80024e4 <DMA_CheckFifoParam+0x28>)
 80024de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e2:	bf00      	nop
 80024e4:	080024f5 	.word	0x080024f5
 80024e8:	08002507 	.word	0x08002507
 80024ec:	080024f5 	.word	0x080024f5
 80024f0:	0800258b 	.word	0x0800258b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d046      	beq.n	800258e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002504:	e043      	b.n	800258e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800250e:	d140      	bne.n	8002592 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002514:	e03d      	b.n	8002592 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800251e:	d121      	bne.n	8002564 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b03      	cmp	r3, #3
 8002524:	d837      	bhi.n	8002596 <DMA_CheckFifoParam+0xda>
 8002526:	a201      	add	r2, pc, #4	@ (adr r2, 800252c <DMA_CheckFifoParam+0x70>)
 8002528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800252c:	0800253d 	.word	0x0800253d
 8002530:	08002543 	.word	0x08002543
 8002534:	0800253d 	.word	0x0800253d
 8002538:	08002555 	.word	0x08002555
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
      break;
 8002540:	e030      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002546:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d025      	beq.n	800259a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002552:	e022      	b.n	800259a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002558:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800255c:	d11f      	bne.n	800259e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002562:	e01c      	b.n	800259e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2b02      	cmp	r3, #2
 8002568:	d903      	bls.n	8002572 <DMA_CheckFifoParam+0xb6>
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	2b03      	cmp	r3, #3
 800256e:	d003      	beq.n	8002578 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002570:	e018      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	73fb      	strb	r3, [r7, #15]
      break;
 8002576:	e015      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800257c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00e      	beq.n	80025a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	73fb      	strb	r3, [r7, #15]
      break;
 8002588:	e00b      	b.n	80025a2 <DMA_CheckFifoParam+0xe6>
      break;
 800258a:	bf00      	nop
 800258c:	e00a      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
      break;
 800258e:	bf00      	nop
 8002590:	e008      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
      break;
 8002592:	bf00      	nop
 8002594:	e006      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
      break;
 8002596:	bf00      	nop
 8002598:	e004      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
      break;
 800259a:	bf00      	nop
 800259c:	e002      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800259e:	bf00      	nop
 80025a0:	e000      	b.n	80025a4 <DMA_CheckFifoParam+0xe8>
      break;
 80025a2:	bf00      	nop
    }
  } 
  
  return status; 
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop

080025b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b089      	sub	sp, #36	@ 0x24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025ca:	2300      	movs	r3, #0
 80025cc:	61fb      	str	r3, [r7, #28]
 80025ce:	e159      	b.n	8002884 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025d0:	2201      	movs	r2, #1
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	f040 8148 	bne.w	800287e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d005      	beq.n	8002606 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002602:	2b02      	cmp	r3, #2
 8002604:	d130      	bne.n	8002668 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	2203      	movs	r2, #3
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43db      	mvns	r3, r3
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	4013      	ands	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	68da      	ldr	r2, [r3, #12]
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4313      	orrs	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800263c:	2201      	movs	r2, #1
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43db      	mvns	r3, r3
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	4013      	ands	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	091b      	lsrs	r3, r3, #4
 8002652:	f003 0201 	and.w	r2, r3, #1
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	4313      	orrs	r3, r2
 8002660:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	2b03      	cmp	r3, #3
 8002672:	d017      	beq.n	80026a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	2203      	movs	r2, #3
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	43db      	mvns	r3, r3
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	4013      	ands	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	4313      	orrs	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d123      	bne.n	80026f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	08da      	lsrs	r2, r3, #3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	3208      	adds	r2, #8
 80026b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	f003 0307 	and.w	r3, r3, #7
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	220f      	movs	r2, #15
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	43db      	mvns	r3, r3
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4013      	ands	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	691a      	ldr	r2, [r3, #16]
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	08da      	lsrs	r2, r3, #3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	3208      	adds	r2, #8
 80026f2:	69b9      	ldr	r1, [r7, #24]
 80026f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	2203      	movs	r2, #3
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4013      	ands	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 0203 	and.w	r2, r3, #3
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4313      	orrs	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 80a2 	beq.w	800287e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	4b57      	ldr	r3, [pc, #348]	@ (800289c <HAL_GPIO_Init+0x2e8>)
 8002740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002742:	4a56      	ldr	r2, [pc, #344]	@ (800289c <HAL_GPIO_Init+0x2e8>)
 8002744:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002748:	6453      	str	r3, [r2, #68]	@ 0x44
 800274a:	4b54      	ldr	r3, [pc, #336]	@ (800289c <HAL_GPIO_Init+0x2e8>)
 800274c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002756:	4a52      	ldr	r2, [pc, #328]	@ (80028a0 <HAL_GPIO_Init+0x2ec>)
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	089b      	lsrs	r3, r3, #2
 800275c:	3302      	adds	r3, #2
 800275e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002762:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	f003 0303 	and.w	r3, r3, #3
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	220f      	movs	r2, #15
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	43db      	mvns	r3, r3
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	4013      	ands	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a49      	ldr	r2, [pc, #292]	@ (80028a4 <HAL_GPIO_Init+0x2f0>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d019      	beq.n	80027b6 <HAL_GPIO_Init+0x202>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a48      	ldr	r2, [pc, #288]	@ (80028a8 <HAL_GPIO_Init+0x2f4>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d013      	beq.n	80027b2 <HAL_GPIO_Init+0x1fe>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a47      	ldr	r2, [pc, #284]	@ (80028ac <HAL_GPIO_Init+0x2f8>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d00d      	beq.n	80027ae <HAL_GPIO_Init+0x1fa>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a46      	ldr	r2, [pc, #280]	@ (80028b0 <HAL_GPIO_Init+0x2fc>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d007      	beq.n	80027aa <HAL_GPIO_Init+0x1f6>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a45      	ldr	r2, [pc, #276]	@ (80028b4 <HAL_GPIO_Init+0x300>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d101      	bne.n	80027a6 <HAL_GPIO_Init+0x1f2>
 80027a2:	2304      	movs	r3, #4
 80027a4:	e008      	b.n	80027b8 <HAL_GPIO_Init+0x204>
 80027a6:	2307      	movs	r3, #7
 80027a8:	e006      	b.n	80027b8 <HAL_GPIO_Init+0x204>
 80027aa:	2303      	movs	r3, #3
 80027ac:	e004      	b.n	80027b8 <HAL_GPIO_Init+0x204>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e002      	b.n	80027b8 <HAL_GPIO_Init+0x204>
 80027b2:	2301      	movs	r3, #1
 80027b4:	e000      	b.n	80027b8 <HAL_GPIO_Init+0x204>
 80027b6:	2300      	movs	r3, #0
 80027b8:	69fa      	ldr	r2, [r7, #28]
 80027ba:	f002 0203 	and.w	r2, r2, #3
 80027be:	0092      	lsls	r2, r2, #2
 80027c0:	4093      	lsls	r3, r2
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027c8:	4935      	ldr	r1, [pc, #212]	@ (80028a0 <HAL_GPIO_Init+0x2ec>)
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	089b      	lsrs	r3, r3, #2
 80027ce:	3302      	adds	r3, #2
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027d6:	4b38      	ldr	r3, [pc, #224]	@ (80028b8 <HAL_GPIO_Init+0x304>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	43db      	mvns	r3, r3
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	4013      	ands	r3, r2
 80027e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027fa:	4a2f      	ldr	r2, [pc, #188]	@ (80028b8 <HAL_GPIO_Init+0x304>)
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002800:	4b2d      	ldr	r3, [pc, #180]	@ (80028b8 <HAL_GPIO_Init+0x304>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	43db      	mvns	r3, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4013      	ands	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	4313      	orrs	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002824:	4a24      	ldr	r2, [pc, #144]	@ (80028b8 <HAL_GPIO_Init+0x304>)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800282a:	4b23      	ldr	r3, [pc, #140]	@ (80028b8 <HAL_GPIO_Init+0x304>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	43db      	mvns	r3, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4013      	ands	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800284e:	4a1a      	ldr	r2, [pc, #104]	@ (80028b8 <HAL_GPIO_Init+0x304>)
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002854:	4b18      	ldr	r3, [pc, #96]	@ (80028b8 <HAL_GPIO_Init+0x304>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002878:	4a0f      	ldr	r2, [pc, #60]	@ (80028b8 <HAL_GPIO_Init+0x304>)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	3301      	adds	r3, #1
 8002882:	61fb      	str	r3, [r7, #28]
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	2b0f      	cmp	r3, #15
 8002888:	f67f aea2 	bls.w	80025d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800288c:	bf00      	nop
 800288e:	bf00      	nop
 8002890:	3724      	adds	r7, #36	@ 0x24
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40023800 	.word	0x40023800
 80028a0:	40013800 	.word	0x40013800
 80028a4:	40020000 	.word	0x40020000
 80028a8:	40020400 	.word	0x40020400
 80028ac:	40020800 	.word	0x40020800
 80028b0:	40020c00 	.word	0x40020c00
 80028b4:	40021000 	.word	0x40021000
 80028b8:	40013c00 	.word	0x40013c00

080028bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e101      	b.n	8002ad2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d106      	bne.n	80028ee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f006 fc59 	bl	80091a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2203      	movs	r2, #3
 80028f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028fc:	d102      	bne.n	8002904 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4618      	mov	r0, r3
 800290a:	f003 f85c 	bl	80059c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6818      	ldr	r0, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	7c1a      	ldrb	r2, [r3, #16]
 8002916:	f88d 2000 	strb.w	r2, [sp]
 800291a:	3304      	adds	r3, #4
 800291c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800291e:	f002 ff3b 	bl	8005798 <USB_CoreInit>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d005      	beq.n	8002934 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2202      	movs	r2, #2
 800292c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e0ce      	b.n	8002ad2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2100      	movs	r1, #0
 800293a:	4618      	mov	r0, r3
 800293c:	f003 f854 	bl	80059e8 <USB_SetCurrentMode>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d005      	beq.n	8002952 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2202      	movs	r2, #2
 800294a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e0bf      	b.n	8002ad2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002952:	2300      	movs	r3, #0
 8002954:	73fb      	strb	r3, [r7, #15]
 8002956:	e04a      	b.n	80029ee <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002958:	7bfa      	ldrb	r2, [r7, #15]
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	4413      	add	r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	440b      	add	r3, r1
 8002966:	3315      	adds	r3, #21
 8002968:	2201      	movs	r2, #1
 800296a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800296c:	7bfa      	ldrb	r2, [r7, #15]
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	4613      	mov	r3, r2
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4413      	add	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	3314      	adds	r3, #20
 800297c:	7bfa      	ldrb	r2, [r7, #15]
 800297e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002980:	7bfa      	ldrb	r2, [r7, #15]
 8002982:	7bfb      	ldrb	r3, [r7, #15]
 8002984:	b298      	uxth	r0, r3
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	4613      	mov	r3, r2
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	4413      	add	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	440b      	add	r3, r1
 8002992:	332e      	adds	r3, #46	@ 0x2e
 8002994:	4602      	mov	r2, r0
 8002996:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002998:	7bfa      	ldrb	r2, [r7, #15]
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	4613      	mov	r3, r2
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	4413      	add	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	3318      	adds	r3, #24
 80029a8:	2200      	movs	r2, #0
 80029aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80029ac:	7bfa      	ldrb	r2, [r7, #15]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	4413      	add	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	331c      	adds	r3, #28
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80029c0:	7bfa      	ldrb	r2, [r7, #15]
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	4413      	add	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	3320      	adds	r3, #32
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80029d4:	7bfa      	ldrb	r2, [r7, #15]
 80029d6:	6879      	ldr	r1, [r7, #4]
 80029d8:	4613      	mov	r3, r2
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	4413      	add	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	3324      	adds	r3, #36	@ 0x24
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
 80029ea:	3301      	adds	r3, #1
 80029ec:	73fb      	strb	r3, [r7, #15]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	791b      	ldrb	r3, [r3, #4]
 80029f2:	7bfa      	ldrb	r2, [r7, #15]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d3af      	bcc.n	8002958 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029f8:	2300      	movs	r3, #0
 80029fa:	73fb      	strb	r3, [r7, #15]
 80029fc:	e044      	b.n	8002a88 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80029fe:	7bfa      	ldrb	r2, [r7, #15]
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	4413      	add	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002a10:	2200      	movs	r2, #0
 8002a12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002a14:	7bfa      	ldrb	r2, [r7, #15]
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002a26:	7bfa      	ldrb	r2, [r7, #15]
 8002a28:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002a2a:	7bfa      	ldrb	r2, [r7, #15]
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	4413      	add	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	440b      	add	r3, r1
 8002a38:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002a40:	7bfa      	ldrb	r2, [r7, #15]
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	4613      	mov	r3, r2
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002a56:	7bfa      	ldrb	r2, [r7, #15]
 8002a58:	6879      	ldr	r1, [r7, #4]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	4413      	add	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	440b      	add	r3, r1
 8002a64:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a6c:	7bfa      	ldrb	r2, [r7, #15]
 8002a6e:	6879      	ldr	r1, [r7, #4]
 8002a70:	4613      	mov	r3, r2
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	4413      	add	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	3301      	adds	r3, #1
 8002a86:	73fb      	strb	r3, [r7, #15]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	791b      	ldrb	r3, [r3, #4]
 8002a8c:	7bfa      	ldrb	r2, [r7, #15]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d3b5      	bcc.n	80029fe <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6818      	ldr	r0, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	7c1a      	ldrb	r2, [r3, #16]
 8002a9a:	f88d 2000 	strb.w	r2, [sp]
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002aa2:	f002 ffed 	bl	8005a80 <USB_DevInit>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d005      	beq.n	8002ab8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2202      	movs	r2, #2
 8002ab0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e00c      	b.n	8002ad2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f004 f831 	bl	8006b32 <USB_DevDisconnect>

  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b084      	sub	sp, #16
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d101      	bne.n	8002af6 <HAL_PCD_Start+0x1c>
 8002af2:	2302      	movs	r3, #2
 8002af4:	e022      	b.n	8002b3c <HAL_PCD_Start+0x62>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d009      	beq.n	8002b1e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d105      	bne.n	8002b1e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b16:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f002 ff3e 	bl	80059a4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f003 ffdf 	bl	8006af0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002b44:	b590      	push	{r4, r7, lr}
 8002b46:	b08d      	sub	sp, #52	@ 0x34
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f004 f89d 	bl	8006c9a <USB_GetMode>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f040 848c 	bne.w	8003480 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f004 f801 	bl	8006b74 <USB_ReadInterrupts>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	f000 8482 	beq.w	800347e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	0a1b      	lsrs	r3, r3, #8
 8002b84:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f003 ffee 	bl	8006b74 <USB_ReadInterrupts>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d107      	bne.n	8002bb2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	695a      	ldr	r2, [r3, #20]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f002 0202 	and.w	r2, r2, #2
 8002bb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f003 ffdc 	bl	8006b74 <USB_ReadInterrupts>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f003 0310 	and.w	r3, r3, #16
 8002bc2:	2b10      	cmp	r3, #16
 8002bc4:	d161      	bne.n	8002c8a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	699a      	ldr	r2, [r3, #24]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0210 	bic.w	r2, r2, #16
 8002bd4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	f003 020f 	and.w	r2, r3, #15
 8002be2:	4613      	mov	r3, r2
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	4413      	add	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	3304      	adds	r3, #4
 8002bf4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	0c5b      	lsrs	r3, r3, #17
 8002bfa:	f003 030f 	and.w	r3, r3, #15
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d124      	bne.n	8002c4c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002c08:	4013      	ands	r3, r2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d035      	beq.n	8002c7a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	091b      	lsrs	r3, r3, #4
 8002c16:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002c18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	461a      	mov	r2, r3
 8002c20:	6a38      	ldr	r0, [r7, #32]
 8002c22:	f003 fe13 	bl	800684c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	091b      	lsrs	r3, r3, #4
 8002c2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c32:	441a      	add	r2, r3
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	695a      	ldr	r2, [r3, #20]
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	091b      	lsrs	r3, r3, #4
 8002c40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c44:	441a      	add	r2, r3
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	615a      	str	r2, [r3, #20]
 8002c4a:	e016      	b.n	8002c7a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	0c5b      	lsrs	r3, r3, #17
 8002c50:	f003 030f 	and.w	r3, r3, #15
 8002c54:	2b06      	cmp	r3, #6
 8002c56:	d110      	bne.n	8002c7a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c5e:	2208      	movs	r2, #8
 8002c60:	4619      	mov	r1, r3
 8002c62:	6a38      	ldr	r0, [r7, #32]
 8002c64:	f003 fdf2 	bl	800684c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	695a      	ldr	r2, [r3, #20]
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	091b      	lsrs	r3, r3, #4
 8002c70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c74:	441a      	add	r2, r3
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699a      	ldr	r2, [r3, #24]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f042 0210 	orr.w	r2, r2, #16
 8002c88:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f003 ff70 	bl	8006b74 <USB_ReadInterrupts>
 8002c94:	4603      	mov	r3, r0
 8002c96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c9a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002c9e:	f040 80a7 	bne.w	8002df0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f003 ff75 	bl	8006b9a <USB_ReadDevAllOutEpInterrupt>
 8002cb0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002cb2:	e099      	b.n	8002de8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f000 808e 	beq.w	8002ddc <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cc6:	b2d2      	uxtb	r2, r2
 8002cc8:	4611      	mov	r1, r2
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f003 ff99 	bl	8006c02 <USB_ReadDevOutEPInterrupt>
 8002cd0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d00c      	beq.n	8002cf6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	015a      	lsls	r2, r3, #5
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ce8:	461a      	mov	r2, r3
 8002cea:	2301      	movs	r3, #1
 8002cec:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002cee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 fea1 	bl	8003a38 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	f003 0308 	and.w	r3, r3, #8
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00c      	beq.n	8002d1a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	015a      	lsls	r2, r3, #5
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	4413      	add	r3, r2
 8002d08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	2308      	movs	r3, #8
 8002d10:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002d12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 ff77 	bl	8003c08 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	f003 0310 	and.w	r3, r3, #16
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d008      	beq.n	8002d36 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d26:	015a      	lsls	r2, r3, #5
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d30:	461a      	mov	r2, r3
 8002d32:	2310      	movs	r3, #16
 8002d34:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d030      	beq.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d48:	2b80      	cmp	r3, #128	@ 0x80
 8002d4a:	d109      	bne.n	8002d60 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	69fa      	ldr	r2, [r7, #28]
 8002d56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d5e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d62:	4613      	mov	r3, r2
 8002d64:	00db      	lsls	r3, r3, #3
 8002d66:	4413      	add	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	4413      	add	r3, r2
 8002d72:	3304      	adds	r3, #4
 8002d74:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	78db      	ldrb	r3, [r3, #3]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d108      	bne.n	8002d90 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	2200      	movs	r2, #0
 8002d82:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	4619      	mov	r1, r3
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f006 fb04 	bl	8009398 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	015a      	lsls	r2, r3, #5
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	4413      	add	r3, r2
 8002d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	2302      	movs	r3, #2
 8002da0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	f003 0320 	and.w	r3, r3, #32
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d008      	beq.n	8002dbe <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dae:	015a      	lsls	r2, r3, #5
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	4413      	add	r3, r2
 8002db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002db8:	461a      	mov	r2, r3
 8002dba:	2320      	movs	r3, #32
 8002dbc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d009      	beq.n	8002ddc <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dca:	015a      	lsls	r2, r3, #5
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	4413      	add	r3, r2
 8002dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dda:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dde:	3301      	adds	r3, #1
 8002de0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de4:	085b      	lsrs	r3, r3, #1
 8002de6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f47f af62 	bne.w	8002cb4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f003 febd 	bl	8006b74 <USB_ReadInterrupts>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002e04:	f040 80db 	bne.w	8002fbe <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f003 fede 	bl	8006bce <USB_ReadDevAllInEpInterrupt>
 8002e12:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002e18:	e0cd      	b.n	8002fb6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f000 80c2 	beq.w	8002faa <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e2c:	b2d2      	uxtb	r2, r2
 8002e2e:	4611      	mov	r1, r2
 8002e30:	4618      	mov	r0, r3
 8002e32:	f003 ff04 	bl	8006c3e <USB_ReadDevInEPInterrupt>
 8002e36:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d057      	beq.n	8002ef2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e44:	f003 030f 	and.w	r3, r3, #15
 8002e48:	2201      	movs	r2, #1
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	69f9      	ldr	r1, [r7, #28]
 8002e5e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002e62:	4013      	ands	r3, r2
 8002e64:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	015a      	lsls	r2, r3, #5
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e72:	461a      	mov	r2, r3
 8002e74:	2301      	movs	r3, #1
 8002e76:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	799b      	ldrb	r3, [r3, #6]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d132      	bne.n	8002ee6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002e80:	6879      	ldr	r1, [r7, #4]
 8002e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e84:	4613      	mov	r3, r2
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	4413      	add	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	440b      	add	r3, r1
 8002e8e:	3320      	adds	r3, #32
 8002e90:	6819      	ldr	r1, [r3, #0]
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e96:	4613      	mov	r3, r2
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4403      	add	r3, r0
 8002ea0:	331c      	adds	r3, #28
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4419      	add	r1, r3
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eaa:	4613      	mov	r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	4413      	add	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4403      	add	r3, r0
 8002eb4:	3320      	adds	r3, #32
 8002eb6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d113      	bne.n	8002ee6 <HAL_PCD_IRQHandler+0x3a2>
 8002ebe:	6879      	ldr	r1, [r7, #4]
 8002ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	4413      	add	r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	440b      	add	r3, r1
 8002ecc:	3324      	adds	r3, #36	@ 0x24
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d108      	bne.n	8002ee6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6818      	ldr	r0, [r3, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ede:	461a      	mov	r2, r3
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	f003 ff0b 	bl	8006cfc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	4619      	mov	r1, r3
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f006 f9d8 	bl	80092a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	f003 0308 	and.w	r3, r3, #8
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d008      	beq.n	8002f0e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efe:	015a      	lsls	r2, r3, #5
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	4413      	add	r3, r2
 8002f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f08:	461a      	mov	r2, r3
 8002f0a:	2308      	movs	r3, #8
 8002f0c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f003 0310 	and.w	r3, r3, #16
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d008      	beq.n	8002f2a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1a:	015a      	lsls	r2, r3, #5
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	4413      	add	r3, r2
 8002f20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f24:	461a      	mov	r2, r3
 8002f26:	2310      	movs	r3, #16
 8002f28:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d008      	beq.n	8002f46 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f36:	015a      	lsls	r2, r3, #5
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f40:	461a      	mov	r2, r3
 8002f42:	2340      	movs	r3, #64	@ 0x40
 8002f44:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d023      	beq.n	8002f98 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002f50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002f52:	6a38      	ldr	r0, [r7, #32]
 8002f54:	f002 fef8 	bl	8005d48 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002f58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	4413      	add	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	3310      	adds	r3, #16
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	4413      	add	r3, r2
 8002f68:	3304      	adds	r3, #4
 8002f6a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	78db      	ldrb	r3, [r3, #3]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d108      	bne.n	8002f86 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	2200      	movs	r2, #0
 8002f78:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	4619      	mov	r1, r3
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f006 fa1b 	bl	80093bc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f88:	015a      	lsls	r2, r3, #5
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f92:	461a      	mov	r2, r3
 8002f94:	2302      	movs	r3, #2
 8002f96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002fa2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 fcbb 	bl	8003920 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	3301      	adds	r3, #1
 8002fae:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb2:	085b      	lsrs	r3, r3, #1
 8002fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f47f af2e 	bne.w	8002e1a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f003 fdd6 	bl	8006b74 <USB_ReadInterrupts>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002fce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002fd2:	d122      	bne.n	800301a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	69fa      	ldr	r2, [r7, #28]
 8002fde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fe2:	f023 0301 	bic.w	r3, r3, #1
 8002fe6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d108      	bne.n	8003004 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 fea1 	bl	8003d44 <HAL_PCDEx_LPM_Callback>
 8003002:	e002      	b.n	800300a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f006 f9b9 	bl	800937c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	695a      	ldr	r2, [r3, #20]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003018:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f003 fda8 	bl	8006b74 <USB_ReadInterrupts>
 8003024:	4603      	mov	r3, r0
 8003026:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800302a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800302e:	d112      	bne.n	8003056 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b01      	cmp	r3, #1
 800303e:	d102      	bne.n	8003046 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f006 f975 	bl	8009330 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	695a      	ldr	r2, [r3, #20]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003054:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4618      	mov	r0, r3
 800305c:	f003 fd8a 	bl	8006b74 <USB_ReadInterrupts>
 8003060:	4603      	mov	r3, r0
 8003062:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800306a:	f040 80b7 	bne.w	80031dc <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	69fa      	ldr	r2, [r7, #28]
 8003078:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800307c:	f023 0301 	bic.w	r3, r3, #1
 8003080:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2110      	movs	r1, #16
 8003088:	4618      	mov	r0, r3
 800308a:	f002 fe5d 	bl	8005d48 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800308e:	2300      	movs	r3, #0
 8003090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003092:	e046      	b.n	8003122 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003096:	015a      	lsls	r2, r3, #5
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	4413      	add	r3, r2
 800309c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80030a0:	461a      	mov	r2, r3
 80030a2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80030a6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80030a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030aa:	015a      	lsls	r2, r3, #5
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	4413      	add	r3, r2
 80030b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030b8:	0151      	lsls	r1, r2, #5
 80030ba:	69fa      	ldr	r2, [r7, #28]
 80030bc:	440a      	add	r2, r1
 80030be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80030c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80030c6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80030c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ca:	015a      	lsls	r2, r3, #5
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	4413      	add	r3, r2
 80030d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030d4:	461a      	mov	r2, r3
 80030d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80030da:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80030dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030de:	015a      	lsls	r2, r3, #5
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	4413      	add	r3, r2
 80030e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030ec:	0151      	lsls	r1, r2, #5
 80030ee:	69fa      	ldr	r2, [r7, #28]
 80030f0:	440a      	add	r2, r1
 80030f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80030f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80030fa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80030fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030fe:	015a      	lsls	r2, r3, #5
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	4413      	add	r3, r2
 8003104:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800310c:	0151      	lsls	r1, r2, #5
 800310e:	69fa      	ldr	r2, [r7, #28]
 8003110:	440a      	add	r2, r1
 8003112:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003116:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800311a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800311c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311e:	3301      	adds	r3, #1
 8003120:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	791b      	ldrb	r3, [r3, #4]
 8003126:	461a      	mov	r2, r3
 8003128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800312a:	4293      	cmp	r3, r2
 800312c:	d3b2      	bcc.n	8003094 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003134:	69db      	ldr	r3, [r3, #28]
 8003136:	69fa      	ldr	r2, [r7, #28]
 8003138:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800313c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003140:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	7bdb      	ldrb	r3, [r3, #15]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d016      	beq.n	8003178 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003150:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003154:	69fa      	ldr	r2, [r7, #28]
 8003156:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800315a:	f043 030b 	orr.w	r3, r3, #11
 800315e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316a:	69fa      	ldr	r2, [r7, #28]
 800316c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003170:	f043 030b 	orr.w	r3, r3, #11
 8003174:	6453      	str	r3, [r2, #68]	@ 0x44
 8003176:	e015      	b.n	80031a4 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	69fa      	ldr	r2, [r7, #28]
 8003182:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003186:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800318a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800318e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	69fa      	ldr	r2, [r7, #28]
 800319a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800319e:	f043 030b 	orr.w	r3, r3, #11
 80031a2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	69fa      	ldr	r2, [r7, #28]
 80031ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80031b2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80031b6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6818      	ldr	r0, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80031c6:	461a      	mov	r2, r3
 80031c8:	f003 fd98 	bl	8006cfc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	695a      	ldr	r2, [r3, #20]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80031da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f003 fcc7 	bl	8006b74 <USB_ReadInterrupts>
 80031e6:	4603      	mov	r3, r0
 80031e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031f0:	d123      	bne.n	800323a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f003 fd5d 	bl	8006cb6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	f002 fe1a 	bl	8005e3a <USB_GetDevSpeed>
 8003206:	4603      	mov	r3, r0
 8003208:	461a      	mov	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681c      	ldr	r4, [r3, #0]
 8003212:	f001 f9c7 	bl	80045a4 <HAL_RCC_GetHCLKFreq>
 8003216:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800321c:	461a      	mov	r2, r3
 800321e:	4620      	mov	r0, r4
 8003220:	f002 fb1e 	bl	8005860 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f006 f864 	bl	80092f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695a      	ldr	r2, [r3, #20]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003238:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f003 fc98 	bl	8006b74 <USB_ReadInterrupts>
 8003244:	4603      	mov	r3, r0
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b08      	cmp	r3, #8
 800324c:	d10a      	bne.n	8003264 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f006 f841 	bl	80092d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	695a      	ldr	r2, [r3, #20]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f002 0208 	and.w	r2, r2, #8
 8003262:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4618      	mov	r0, r3
 800326a:	f003 fc83 	bl	8006b74 <USB_ReadInterrupts>
 800326e:	4603      	mov	r3, r0
 8003270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003274:	2b80      	cmp	r3, #128	@ 0x80
 8003276:	d123      	bne.n	80032c0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003278:	6a3b      	ldr	r3, [r7, #32]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003280:	6a3b      	ldr	r3, [r7, #32]
 8003282:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003284:	2301      	movs	r3, #1
 8003286:	627b      	str	r3, [r7, #36]	@ 0x24
 8003288:	e014      	b.n	80032b4 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800328e:	4613      	mov	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	4413      	add	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d105      	bne.n	80032ae <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80032a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	4619      	mov	r1, r3
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fb08 	bl	80038be <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80032ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b0:	3301      	adds	r3, #1
 80032b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	791b      	ldrb	r3, [r3, #4]
 80032b8:	461a      	mov	r2, r3
 80032ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032bc:	4293      	cmp	r3, r2
 80032be:	d3e4      	bcc.n	800328a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f003 fc55 	bl	8006b74 <USB_ReadInterrupts>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032d4:	d13c      	bne.n	8003350 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80032d6:	2301      	movs	r3, #1
 80032d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80032da:	e02b      	b.n	8003334 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80032dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032de:	015a      	lsls	r2, r3, #5
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	4413      	add	r3, r2
 80032e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032f0:	4613      	mov	r3, r2
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	4413      	add	r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	3318      	adds	r3, #24
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d115      	bne.n	800332e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003302:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003304:	2b00      	cmp	r3, #0
 8003306:	da12      	bge.n	800332e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800330c:	4613      	mov	r3, r2
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	4413      	add	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	3317      	adds	r3, #23
 8003318:	2201      	movs	r2, #1
 800331a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800331c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800331e:	b2db      	uxtb	r3, r3
 8003320:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003324:	b2db      	uxtb	r3, r3
 8003326:	4619      	mov	r1, r3
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 fac8 	bl	80038be <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800332e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003330:	3301      	adds	r3, #1
 8003332:	627b      	str	r3, [r7, #36]	@ 0x24
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	791b      	ldrb	r3, [r3, #4]
 8003338:	461a      	mov	r2, r3
 800333a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333c:	4293      	cmp	r3, r2
 800333e:	d3cd      	bcc.n	80032dc <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695a      	ldr	r2, [r3, #20]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800334e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4618      	mov	r0, r3
 8003356:	f003 fc0d 	bl	8006b74 <USB_ReadInterrupts>
 800335a:	4603      	mov	r3, r0
 800335c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003360:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003364:	d156      	bne.n	8003414 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003366:	2301      	movs	r3, #1
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24
 800336a:	e045      	b.n	80033f8 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800336c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336e:	015a      	lsls	r2, r3, #5
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	4413      	add	r3, r2
 8003374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003380:	4613      	mov	r3, r2
 8003382:	00db      	lsls	r3, r3, #3
 8003384:	4413      	add	r3, r2
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	440b      	add	r3, r1
 800338a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d12e      	bne.n	80033f2 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003394:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003396:	2b00      	cmp	r3, #0
 8003398:	da2b      	bge.n	80033f2 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80033a6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d121      	bne.n	80033f2 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b2:	4613      	mov	r3, r2
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	4413      	add	r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	440b      	add	r3, r1
 80033bc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80033c0:	2201      	movs	r2, #1
 80033c2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80033c4:	6a3b      	ldr	r3, [r7, #32]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80033cc:	6a3b      	ldr	r3, [r7, #32]
 80033ce:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80033d0:	6a3b      	ldr	r3, [r7, #32]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10a      	bne.n	80033f2 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	69fa      	ldr	r2, [r7, #28]
 80033e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80033ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033ee:	6053      	str	r3, [r2, #4]
            break;
 80033f0:	e008      	b.n	8003404 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	3301      	adds	r3, #1
 80033f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	791b      	ldrb	r3, [r3, #4]
 80033fc:	461a      	mov	r2, r3
 80033fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003400:	4293      	cmp	r3, r2
 8003402:	d3b3      	bcc.n	800336c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	695a      	ldr	r2, [r3, #20]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003412:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4618      	mov	r0, r3
 800341a:	f003 fbab 	bl	8006b74 <USB_ReadInterrupts>
 800341e:	4603      	mov	r3, r0
 8003420:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003428:	d10a      	bne.n	8003440 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f005 ffd8 	bl	80093e0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	695a      	ldr	r2, [r3, #20]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800343e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4618      	mov	r0, r3
 8003446:	f003 fb95 	bl	8006b74 <USB_ReadInterrupts>
 800344a:	4603      	mov	r3, r0
 800344c:	f003 0304 	and.w	r3, r3, #4
 8003450:	2b04      	cmp	r3, #4
 8003452:	d115      	bne.n	8003480 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	f003 0304 	and.w	r3, r3, #4
 8003462:	2b00      	cmp	r3, #0
 8003464:	d002      	beq.n	800346c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f005 ffc8 	bl	80093fc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6859      	ldr	r1, [r3, #4]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	430a      	orrs	r2, r1
 800347a:	605a      	str	r2, [r3, #4]
 800347c:	e000      	b.n	8003480 <HAL_PCD_IRQHandler+0x93c>
      return;
 800347e:	bf00      	nop
    }
  }
}
 8003480:	3734      	adds	r7, #52	@ 0x34
 8003482:	46bd      	mov	sp, r7
 8003484:	bd90      	pop	{r4, r7, pc}

08003486 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003486:	b580      	push	{r7, lr}
 8003488:	b082      	sub	sp, #8
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
 800348e:	460b      	mov	r3, r1
 8003490:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_PCD_SetAddress+0x1a>
 800349c:	2302      	movs	r3, #2
 800349e:	e012      	b.n	80034c6 <HAL_PCD_SetAddress+0x40>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	78fa      	ldrb	r2, [r7, #3]
 80034ac:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	78fa      	ldrb	r2, [r7, #3]
 80034b4:	4611      	mov	r1, r2
 80034b6:	4618      	mov	r0, r3
 80034b8:	f003 faf4 	bl	8006aa4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b084      	sub	sp, #16
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
 80034d6:	4608      	mov	r0, r1
 80034d8:	4611      	mov	r1, r2
 80034da:	461a      	mov	r2, r3
 80034dc:	4603      	mov	r3, r0
 80034de:	70fb      	strb	r3, [r7, #3]
 80034e0:	460b      	mov	r3, r1
 80034e2:	803b      	strh	r3, [r7, #0]
 80034e4:	4613      	mov	r3, r2
 80034e6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80034e8:	2300      	movs	r3, #0
 80034ea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80034ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	da0f      	bge.n	8003514 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034f4:	78fb      	ldrb	r3, [r7, #3]
 80034f6:	f003 020f 	and.w	r2, r3, #15
 80034fa:	4613      	mov	r3, r2
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	4413      	add	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	3310      	adds	r3, #16
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	4413      	add	r3, r2
 8003508:	3304      	adds	r3, #4
 800350a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2201      	movs	r2, #1
 8003510:	705a      	strb	r2, [r3, #1]
 8003512:	e00f      	b.n	8003534 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003514:	78fb      	ldrb	r3, [r7, #3]
 8003516:	f003 020f 	and.w	r2, r3, #15
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	4413      	add	r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	4413      	add	r3, r2
 800352a:	3304      	adds	r3, #4
 800352c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003534:	78fb      	ldrb	r3, [r7, #3]
 8003536:	f003 030f 	and.w	r3, r3, #15
 800353a:	b2da      	uxtb	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003540:	883a      	ldrh	r2, [r7, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	78ba      	ldrb	r2, [r7, #2]
 800354a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	785b      	ldrb	r3, [r3, #1]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d004      	beq.n	800355e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	461a      	mov	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800355e:	78bb      	ldrb	r3, [r7, #2]
 8003560:	2b02      	cmp	r3, #2
 8003562:	d102      	bne.n	800356a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003570:	2b01      	cmp	r3, #1
 8003572:	d101      	bne.n	8003578 <HAL_PCD_EP_Open+0xaa>
 8003574:	2302      	movs	r3, #2
 8003576:	e00e      	b.n	8003596 <HAL_PCD_EP_Open+0xc8>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68f9      	ldr	r1, [r7, #12]
 8003586:	4618      	mov	r0, r3
 8003588:	f002 fc7c 	bl	8005e84 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003594:	7afb      	ldrb	r3, [r7, #11]
}
 8003596:	4618      	mov	r0, r3
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b084      	sub	sp, #16
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	460b      	mov	r3, r1
 80035a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80035aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	da0f      	bge.n	80035d2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035b2:	78fb      	ldrb	r3, [r7, #3]
 80035b4:	f003 020f 	and.w	r2, r3, #15
 80035b8:	4613      	mov	r3, r2
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	4413      	add	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	3310      	adds	r3, #16
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	4413      	add	r3, r2
 80035c6:	3304      	adds	r3, #4
 80035c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2201      	movs	r2, #1
 80035ce:	705a      	strb	r2, [r3, #1]
 80035d0:	e00f      	b.n	80035f2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035d2:	78fb      	ldrb	r3, [r7, #3]
 80035d4:	f003 020f 	and.w	r2, r3, #15
 80035d8:	4613      	mov	r3, r2
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	4413      	add	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	4413      	add	r3, r2
 80035e8:	3304      	adds	r3, #4
 80035ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80035f2:	78fb      	ldrb	r3, [r7, #3]
 80035f4:	f003 030f 	and.w	r3, r3, #15
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003604:	2b01      	cmp	r3, #1
 8003606:	d101      	bne.n	800360c <HAL_PCD_EP_Close+0x6e>
 8003608:	2302      	movs	r3, #2
 800360a:	e00e      	b.n	800362a <HAL_PCD_EP_Close+0x8c>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68f9      	ldr	r1, [r7, #12]
 800361a:	4618      	mov	r0, r3
 800361c:	f002 fcba 	bl	8005f94 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b086      	sub	sp, #24
 8003636:	af00      	add	r7, sp, #0
 8003638:	60f8      	str	r0, [r7, #12]
 800363a:	607a      	str	r2, [r7, #4]
 800363c:	603b      	str	r3, [r7, #0]
 800363e:	460b      	mov	r3, r1
 8003640:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003642:	7afb      	ldrb	r3, [r7, #11]
 8003644:	f003 020f 	and.w	r2, r3, #15
 8003648:	4613      	mov	r3, r2
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	4413      	add	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	4413      	add	r3, r2
 8003658:	3304      	adds	r3, #4
 800365a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	683a      	ldr	r2, [r7, #0]
 8003666:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	2200      	movs	r2, #0
 800366c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	2200      	movs	r2, #0
 8003672:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003674:	7afb      	ldrb	r3, [r7, #11]
 8003676:	f003 030f 	and.w	r3, r3, #15
 800367a:	b2da      	uxtb	r2, r3
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	799b      	ldrb	r3, [r3, #6]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d102      	bne.n	800368e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6818      	ldr	r0, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	799b      	ldrb	r3, [r3, #6]
 8003696:	461a      	mov	r2, r3
 8003698:	6979      	ldr	r1, [r7, #20]
 800369a:	f002 fd57 	bl	800614c <USB_EPStartXfer>

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3718      	adds	r7, #24
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80036b4:	78fb      	ldrb	r3, [r7, #3]
 80036b6:	f003 020f 	and.w	r2, r3, #15
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	4613      	mov	r3, r2
 80036be:	00db      	lsls	r3, r3, #3
 80036c0:	4413      	add	r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80036ca:	681b      	ldr	r3, [r3, #0]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	607a      	str	r2, [r7, #4]
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	460b      	mov	r3, r1
 80036e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036e8:	7afb      	ldrb	r3, [r7, #11]
 80036ea:	f003 020f 	and.w	r2, r3, #15
 80036ee:	4613      	mov	r3, r2
 80036f0:	00db      	lsls	r3, r3, #3
 80036f2:	4413      	add	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	3310      	adds	r3, #16
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	4413      	add	r3, r2
 80036fc:	3304      	adds	r3, #4
 80036fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	683a      	ldr	r2, [r7, #0]
 800370a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	2200      	movs	r2, #0
 8003710:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	2201      	movs	r2, #1
 8003716:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003718:	7afb      	ldrb	r3, [r7, #11]
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	b2da      	uxtb	r2, r3
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	799b      	ldrb	r3, [r3, #6]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d102      	bne.n	8003732 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	799b      	ldrb	r3, [r3, #6]
 800373a:	461a      	mov	r2, r3
 800373c:	6979      	ldr	r1, [r7, #20]
 800373e:	f002 fd05 	bl	800614c <USB_EPStartXfer>

  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	460b      	mov	r3, r1
 8003756:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003758:	78fb      	ldrb	r3, [r7, #3]
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	7912      	ldrb	r2, [r2, #4]
 8003762:	4293      	cmp	r3, r2
 8003764:	d901      	bls.n	800376a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e04f      	b.n	800380a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800376a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800376e:	2b00      	cmp	r3, #0
 8003770:	da0f      	bge.n	8003792 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003772:	78fb      	ldrb	r3, [r7, #3]
 8003774:	f003 020f 	and.w	r2, r3, #15
 8003778:	4613      	mov	r3, r2
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	4413      	add	r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	3310      	adds	r3, #16
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	4413      	add	r3, r2
 8003786:	3304      	adds	r3, #4
 8003788:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2201      	movs	r2, #1
 800378e:	705a      	strb	r2, [r3, #1]
 8003790:	e00d      	b.n	80037ae <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003792:	78fa      	ldrb	r2, [r7, #3]
 8003794:	4613      	mov	r3, r2
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	4413      	add	r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	4413      	add	r3, r2
 80037a4:	3304      	adds	r3, #4
 80037a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2201      	movs	r2, #1
 80037b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037b4:	78fb      	ldrb	r3, [r7, #3]
 80037b6:	f003 030f 	and.w	r3, r3, #15
 80037ba:	b2da      	uxtb	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d101      	bne.n	80037ce <HAL_PCD_EP_SetStall+0x82>
 80037ca:	2302      	movs	r3, #2
 80037cc:	e01d      	b.n	800380a <HAL_PCD_EP_SetStall+0xbe>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68f9      	ldr	r1, [r7, #12]
 80037dc:	4618      	mov	r0, r3
 80037de:	f003 f88d 	bl	80068fc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80037e2:	78fb      	ldrb	r3, [r7, #3]
 80037e4:	f003 030f 	and.w	r3, r3, #15
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d109      	bne.n	8003800 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6818      	ldr	r0, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	7999      	ldrb	r1, [r3, #6]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80037fa:	461a      	mov	r2, r3
 80037fc:	f003 fa7e 	bl	8006cfc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b084      	sub	sp, #16
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	460b      	mov	r3, r1
 800381c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800381e:	78fb      	ldrb	r3, [r7, #3]
 8003820:	f003 030f 	and.w	r3, r3, #15
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	7912      	ldrb	r2, [r2, #4]
 8003828:	4293      	cmp	r3, r2
 800382a:	d901      	bls.n	8003830 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e042      	b.n	80038b6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003830:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003834:	2b00      	cmp	r3, #0
 8003836:	da0f      	bge.n	8003858 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003838:	78fb      	ldrb	r3, [r7, #3]
 800383a:	f003 020f 	and.w	r2, r3, #15
 800383e:	4613      	mov	r3, r2
 8003840:	00db      	lsls	r3, r3, #3
 8003842:	4413      	add	r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	3310      	adds	r3, #16
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	4413      	add	r3, r2
 800384c:	3304      	adds	r3, #4
 800384e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2201      	movs	r2, #1
 8003854:	705a      	strb	r2, [r3, #1]
 8003856:	e00f      	b.n	8003878 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003858:	78fb      	ldrb	r3, [r7, #3]
 800385a:	f003 020f 	and.w	r2, r3, #15
 800385e:	4613      	mov	r3, r2
 8003860:	00db      	lsls	r3, r3, #3
 8003862:	4413      	add	r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	4413      	add	r3, r2
 800386e:	3304      	adds	r3, #4
 8003870:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800387e:	78fb      	ldrb	r3, [r7, #3]
 8003880:	f003 030f 	and.w	r3, r3, #15
 8003884:	b2da      	uxtb	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003890:	2b01      	cmp	r3, #1
 8003892:	d101      	bne.n	8003898 <HAL_PCD_EP_ClrStall+0x86>
 8003894:	2302      	movs	r3, #2
 8003896:	e00e      	b.n	80038b6 <HAL_PCD_EP_ClrStall+0xa4>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68f9      	ldr	r1, [r7, #12]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f003 f896 	bl	80069d8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b084      	sub	sp, #16
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
 80038c6:	460b      	mov	r3, r1
 80038c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80038ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	da0c      	bge.n	80038ec <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038d2:	78fb      	ldrb	r3, [r7, #3]
 80038d4:	f003 020f 	and.w	r2, r3, #15
 80038d8:	4613      	mov	r3, r2
 80038da:	00db      	lsls	r3, r3, #3
 80038dc:	4413      	add	r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	3310      	adds	r3, #16
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	4413      	add	r3, r2
 80038e6:	3304      	adds	r3, #4
 80038e8:	60fb      	str	r3, [r7, #12]
 80038ea:	e00c      	b.n	8003906 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038ec:	78fb      	ldrb	r3, [r7, #3]
 80038ee:	f003 020f 	and.w	r2, r3, #15
 80038f2:	4613      	mov	r3, r2
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	4413      	add	r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	4413      	add	r3, r2
 8003902:	3304      	adds	r3, #4
 8003904:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68f9      	ldr	r1, [r7, #12]
 800390c:	4618      	mov	r0, r3
 800390e:	f002 feb5 	bl	800667c <USB_EPStopXfer>
 8003912:	4603      	mov	r3, r0
 8003914:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003916:	7afb      	ldrb	r3, [r7, #11]
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b08a      	sub	sp, #40	@ 0x28
 8003924:	af02      	add	r7, sp, #8
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	4613      	mov	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	4413      	add	r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	3310      	adds	r3, #16
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	4413      	add	r3, r2
 8003944:	3304      	adds	r3, #4
 8003946:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	695a      	ldr	r2, [r3, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	429a      	cmp	r2, r3
 8003952:	d901      	bls.n	8003958 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e06b      	b.n	8003a30 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	691a      	ldr	r2, [r3, #16]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	69fa      	ldr	r2, [r7, #28]
 800396a:	429a      	cmp	r2, r3
 800396c:	d902      	bls.n	8003974 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	3303      	adds	r3, #3
 8003978:	089b      	lsrs	r3, r3, #2
 800397a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800397c:	e02a      	b.n	80039d4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	69fa      	ldr	r2, [r7, #28]
 8003990:	429a      	cmp	r2, r3
 8003992:	d902      	bls.n	800399a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	3303      	adds	r3, #3
 800399e:	089b      	lsrs	r3, r3, #2
 80039a0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	68d9      	ldr	r1, [r3, #12]
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80039b2:	9300      	str	r3, [sp, #0]
 80039b4:	4603      	mov	r3, r0
 80039b6:	6978      	ldr	r0, [r7, #20]
 80039b8:	f002 ff0a 	bl	80067d0 <USB_WritePacket>

    ep->xfer_buff  += len;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	68da      	ldr	r2, [r3, #12]
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	441a      	add	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	695a      	ldr	r2, [r3, #20]
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	441a      	add	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	015a      	lsls	r2, r3, #5
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	4413      	add	r3, r2
 80039dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d809      	bhi.n	80039fe <PCD_WriteEmptyTxFifo+0xde>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	695a      	ldr	r2, [r3, #20]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d203      	bcs.n	80039fe <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1bf      	bne.n	800397e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	691a      	ldr	r2, [r3, #16]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d811      	bhi.n	8003a2e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	2201      	movs	r2, #1
 8003a12:	fa02 f303 	lsl.w	r3, r2, r3
 8003a16:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	43db      	mvns	r3, r3
 8003a24:	6939      	ldr	r1, [r7, #16]
 8003a26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3720      	adds	r7, #32
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	333c      	adds	r3, #60	@ 0x3c
 8003a50:	3304      	adds	r3, #4
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	015a      	lsls	r2, r3, #5
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	799b      	ldrb	r3, [r3, #6]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d17b      	bne.n	8003b66 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	f003 0308 	and.w	r3, r3, #8
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d015      	beq.n	8003aa4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	4a61      	ldr	r2, [pc, #388]	@ (8003c00 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	f240 80b9 	bls.w	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 80b3 	beq.w	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	015a      	lsls	r2, r3, #5
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	4413      	add	r3, r2
 8003a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003aa0:	6093      	str	r3, [r2, #8]
 8003aa2:	e0a7      	b.n	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	f003 0320 	and.w	r3, r3, #32
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	015a      	lsls	r2, r3, #5
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003aba:	461a      	mov	r2, r3
 8003abc:	2320      	movs	r3, #32
 8003abe:	6093      	str	r3, [r2, #8]
 8003ac0:	e098      	b.n	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f040 8093 	bne.w	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	4a4b      	ldr	r2, [pc, #300]	@ (8003c00 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d90f      	bls.n	8003af6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00a      	beq.n	8003af6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	015a      	lsls	r2, r3, #5
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003aec:	461a      	mov	r2, r3
 8003aee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003af2:	6093      	str	r3, [r2, #8]
 8003af4:	e07e      	b.n	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	4613      	mov	r3, r2
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	4413      	add	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	4413      	add	r3, r2
 8003b08:	3304      	adds	r3, #4
 8003b0a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a1a      	ldr	r2, [r3, #32]
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	0159      	lsls	r1, r3, #5
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	440b      	add	r3, r1
 8003b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b22:	1ad2      	subs	r2, r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d114      	bne.n	8003b58 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d109      	bne.n	8003b4a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6818      	ldr	r0, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b40:	461a      	mov	r2, r3
 8003b42:	2101      	movs	r1, #1
 8003b44:	f003 f8da 	bl	8006cfc <USB_EP0_OutStart>
 8003b48:	e006      	b.n	8003b58 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	441a      	add	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f005 fb84 	bl	800926c <HAL_PCD_DataOutStageCallback>
 8003b64:	e046      	b.n	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	4a26      	ldr	r2, [pc, #152]	@ (8003c04 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d124      	bne.n	8003bb8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00a      	beq.n	8003b8e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	015a      	lsls	r2, r3, #5
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	4413      	add	r3, r2
 8003b80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b84:	461a      	mov	r2, r3
 8003b86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b8a:	6093      	str	r3, [r2, #8]
 8003b8c:	e032      	b.n	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	f003 0320 	and.w	r3, r3, #32
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d008      	beq.n	8003baa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	015a      	lsls	r2, r3, #5
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	2320      	movs	r3, #32
 8003ba8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	4619      	mov	r1, r3
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f005 fb5b 	bl	800926c <HAL_PCD_DataOutStageCallback>
 8003bb6:	e01d      	b.n	8003bf4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d114      	bne.n	8003be8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d108      	bne.n	8003be8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003be0:	461a      	mov	r2, r3
 8003be2:	2100      	movs	r1, #0
 8003be4:	f003 f88a 	bl	8006cfc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	4619      	mov	r1, r3
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f005 fb3c 	bl	800926c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3720      	adds	r7, #32
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	4f54300a 	.word	0x4f54300a
 8003c04:	4f54310a 	.word	0x4f54310a

08003c08 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	333c      	adds	r3, #60	@ 0x3c
 8003c20:	3304      	adds	r3, #4
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	015a      	lsls	r2, r3, #5
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	4a15      	ldr	r2, [pc, #84]	@ (8003c90 <PCD_EP_OutSetupPacket_int+0x88>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d90e      	bls.n	8003c5c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d009      	beq.n	8003c5c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	015a      	lsls	r2, r3, #5
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	4413      	add	r3, r2
 8003c50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c54:	461a      	mov	r2, r3
 8003c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c5a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f005 faf3 	bl	8009248 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	4a0a      	ldr	r2, [pc, #40]	@ (8003c90 <PCD_EP_OutSetupPacket_int+0x88>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d90c      	bls.n	8003c84 <PCD_EP_OutSetupPacket_int+0x7c>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	799b      	ldrb	r3, [r3, #6]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d108      	bne.n	8003c84 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6818      	ldr	r0, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	2101      	movs	r1, #1
 8003c80:	f003 f83c 	bl	8006cfc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3718      	adds	r7, #24
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	4f54300a 	.word	0x4f54300a

08003c94 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	70fb      	strb	r3, [r7, #3]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003caa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003cac:	78fb      	ldrb	r3, [r7, #3]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d107      	bne.n	8003cc2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003cb2:	883b      	ldrh	r3, [r7, #0]
 8003cb4:	0419      	lsls	r1, r3, #16
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cc0:	e028      	b.n	8003d14 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc8:	0c1b      	lsrs	r3, r3, #16
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	4413      	add	r3, r2
 8003cce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	73fb      	strb	r3, [r7, #15]
 8003cd4:	e00d      	b.n	8003cf2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	3340      	adds	r3, #64	@ 0x40
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	4413      	add	r3, r2
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	0c1b      	lsrs	r3, r3, #16
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	4413      	add	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	73fb      	strb	r3, [r7, #15]
 8003cf2:	7bfa      	ldrb	r2, [r7, #15]
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d3ec      	bcc.n	8003cd6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003cfc:	883b      	ldrh	r3, [r7, #0]
 8003cfe:	0418      	lsls	r0, r3, #16
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6819      	ldr	r1, [r3, #0]
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	3b01      	subs	r3, #1
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	4302      	orrs	r2, r0
 8003d0c:	3340      	adds	r3, #64	@ 0x40
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	440b      	add	r3, r1
 8003d12:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3714      	adds	r7, #20
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr

08003d22 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b083      	sub	sp, #12
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	887a      	ldrh	r2, [r7, #2]
 8003d34:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e267      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d075      	beq.n	8003e66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d7a:	4b88      	ldr	r3, [pc, #544]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f003 030c 	and.w	r3, r3, #12
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d00c      	beq.n	8003da0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d86:	4b85      	ldr	r3, [pc, #532]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d8e:	2b08      	cmp	r3, #8
 8003d90:	d112      	bne.n	8003db8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d92:	4b82      	ldr	r3, [pc, #520]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d9e:	d10b      	bne.n	8003db8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da0:	4b7e      	ldr	r3, [pc, #504]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d05b      	beq.n	8003e64 <HAL_RCC_OscConfig+0x108>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d157      	bne.n	8003e64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e242      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dc0:	d106      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x74>
 8003dc2:	4b76      	ldr	r3, [pc, #472]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a75      	ldr	r2, [pc, #468]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dcc:	6013      	str	r3, [r2, #0]
 8003dce:	e01d      	b.n	8003e0c <HAL_RCC_OscConfig+0xb0>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dd8:	d10c      	bne.n	8003df4 <HAL_RCC_OscConfig+0x98>
 8003dda:	4b70      	ldr	r3, [pc, #448]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a6f      	ldr	r2, [pc, #444]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003de0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	4b6d      	ldr	r3, [pc, #436]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a6c      	ldr	r2, [pc, #432]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	e00b      	b.n	8003e0c <HAL_RCC_OscConfig+0xb0>
 8003df4:	4b69      	ldr	r3, [pc, #420]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a68      	ldr	r2, [pc, #416]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003dfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dfe:	6013      	str	r3, [r2, #0]
 8003e00:	4b66      	ldr	r3, [pc, #408]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a65      	ldr	r2, [pc, #404]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003e06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d013      	beq.n	8003e3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e14:	f7fd fa6a 	bl	80012ec <HAL_GetTick>
 8003e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e1a:	e008      	b.n	8003e2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e1c:	f7fd fa66 	bl	80012ec <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	2b64      	cmp	r3, #100	@ 0x64
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e207      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2e:	4b5b      	ldr	r3, [pc, #364]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d0f0      	beq.n	8003e1c <HAL_RCC_OscConfig+0xc0>
 8003e3a:	e014      	b.n	8003e66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e3c:	f7fd fa56 	bl	80012ec <HAL_GetTick>
 8003e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e44:	f7fd fa52 	bl	80012ec <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b64      	cmp	r3, #100	@ 0x64
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e1f3      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e56:	4b51      	ldr	r3, [pc, #324]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1f0      	bne.n	8003e44 <HAL_RCC_OscConfig+0xe8>
 8003e62:	e000      	b.n	8003e66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d063      	beq.n	8003f3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e72:	4b4a      	ldr	r3, [pc, #296]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 030c 	and.w	r3, r3, #12
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00b      	beq.n	8003e96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e7e:	4b47      	ldr	r3, [pc, #284]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	d11c      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e8a:	4b44      	ldr	r3, [pc, #272]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d116      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e96:	4b41      	ldr	r3, [pc, #260]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_RCC_OscConfig+0x152>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d001      	beq.n	8003eae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e1c7      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eae:	4b3b      	ldr	r3, [pc, #236]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	00db      	lsls	r3, r3, #3
 8003ebc:	4937      	ldr	r1, [pc, #220]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ec2:	e03a      	b.n	8003f3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d020      	beq.n	8003f0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ecc:	4b34      	ldr	r3, [pc, #208]	@ (8003fa0 <HAL_RCC_OscConfig+0x244>)
 8003ece:	2201      	movs	r2, #1
 8003ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed2:	f7fd fa0b 	bl	80012ec <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eda:	f7fd fa07 	bl	80012ec <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e1a8      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eec:	4b2b      	ldr	r3, [pc, #172]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d0f0      	beq.n	8003eda <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef8:	4b28      	ldr	r3, [pc, #160]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	00db      	lsls	r3, r3, #3
 8003f06:	4925      	ldr	r1, [pc, #148]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	600b      	str	r3, [r1, #0]
 8003f0c:	e015      	b.n	8003f3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f0e:	4b24      	ldr	r3, [pc, #144]	@ (8003fa0 <HAL_RCC_OscConfig+0x244>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f14:	f7fd f9ea 	bl	80012ec <HAL_GetTick>
 8003f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f1a:	e008      	b.n	8003f2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f1c:	f7fd f9e6 	bl	80012ec <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d901      	bls.n	8003f2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e187      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1f0      	bne.n	8003f1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0308 	and.w	r3, r3, #8
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d036      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d016      	beq.n	8003f7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f4e:	4b15      	ldr	r3, [pc, #84]	@ (8003fa4 <HAL_RCC_OscConfig+0x248>)
 8003f50:	2201      	movs	r2, #1
 8003f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f54:	f7fd f9ca 	bl	80012ec <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f5a:	e008      	b.n	8003f6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f5c:	f7fd f9c6 	bl	80012ec <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e167      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f9c <HAL_RCC_OscConfig+0x240>)
 8003f70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d0f0      	beq.n	8003f5c <HAL_RCC_OscConfig+0x200>
 8003f7a:	e01b      	b.n	8003fb4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f7c:	4b09      	ldr	r3, [pc, #36]	@ (8003fa4 <HAL_RCC_OscConfig+0x248>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f82:	f7fd f9b3 	bl	80012ec <HAL_GetTick>
 8003f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f88:	e00e      	b.n	8003fa8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f8a:	f7fd f9af 	bl	80012ec <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d907      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e150      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
 8003f9c:	40023800 	.word	0x40023800
 8003fa0:	42470000 	.word	0x42470000
 8003fa4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa8:	4b88      	ldr	r3, [pc, #544]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8003faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1ea      	bne.n	8003f8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0304 	and.w	r3, r3, #4
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 8097 	beq.w	80040f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fc6:	4b81      	ldr	r3, [pc, #516]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10f      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60bb      	str	r3, [r7, #8]
 8003fd6:	4b7d      	ldr	r3, [pc, #500]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fda:	4a7c      	ldr	r2, [pc, #496]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8003fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fe2:	4b7a      	ldr	r3, [pc, #488]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fea:	60bb      	str	r3, [r7, #8]
 8003fec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff2:	4b77      	ldr	r3, [pc, #476]	@ (80041d0 <HAL_RCC_OscConfig+0x474>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d118      	bne.n	8004030 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ffe:	4b74      	ldr	r3, [pc, #464]	@ (80041d0 <HAL_RCC_OscConfig+0x474>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a73      	ldr	r2, [pc, #460]	@ (80041d0 <HAL_RCC_OscConfig+0x474>)
 8004004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004008:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800400a:	f7fd f96f 	bl	80012ec <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004010:	e008      	b.n	8004024 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004012:	f7fd f96b 	bl	80012ec <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e10c      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004024:	4b6a      	ldr	r3, [pc, #424]	@ (80041d0 <HAL_RCC_OscConfig+0x474>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402c:	2b00      	cmp	r3, #0
 800402e:	d0f0      	beq.n	8004012 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d106      	bne.n	8004046 <HAL_RCC_OscConfig+0x2ea>
 8004038:	4b64      	ldr	r3, [pc, #400]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 800403a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800403c:	4a63      	ldr	r2, [pc, #396]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 800403e:	f043 0301 	orr.w	r3, r3, #1
 8004042:	6713      	str	r3, [r2, #112]	@ 0x70
 8004044:	e01c      	b.n	8004080 <HAL_RCC_OscConfig+0x324>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	2b05      	cmp	r3, #5
 800404c:	d10c      	bne.n	8004068 <HAL_RCC_OscConfig+0x30c>
 800404e:	4b5f      	ldr	r3, [pc, #380]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8004050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004052:	4a5e      	ldr	r2, [pc, #376]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8004054:	f043 0304 	orr.w	r3, r3, #4
 8004058:	6713      	str	r3, [r2, #112]	@ 0x70
 800405a:	4b5c      	ldr	r3, [pc, #368]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 800405c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405e:	4a5b      	ldr	r2, [pc, #364]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8004060:	f043 0301 	orr.w	r3, r3, #1
 8004064:	6713      	str	r3, [r2, #112]	@ 0x70
 8004066:	e00b      	b.n	8004080 <HAL_RCC_OscConfig+0x324>
 8004068:	4b58      	ldr	r3, [pc, #352]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 800406a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406c:	4a57      	ldr	r2, [pc, #348]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 800406e:	f023 0301 	bic.w	r3, r3, #1
 8004072:	6713      	str	r3, [r2, #112]	@ 0x70
 8004074:	4b55      	ldr	r3, [pc, #340]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8004076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004078:	4a54      	ldr	r2, [pc, #336]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 800407a:	f023 0304 	bic.w	r3, r3, #4
 800407e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d015      	beq.n	80040b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004088:	f7fd f930 	bl	80012ec <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408e:	e00a      	b.n	80040a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004090:	f7fd f92c 	bl	80012ec <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800409e:	4293      	cmp	r3, r2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e0cb      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a6:	4b49      	ldr	r3, [pc, #292]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 80040a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0ee      	beq.n	8004090 <HAL_RCC_OscConfig+0x334>
 80040b2:	e014      	b.n	80040de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040b4:	f7fd f91a 	bl	80012ec <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ba:	e00a      	b.n	80040d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040bc:	f7fd f916 	bl	80012ec <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e0b5      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040d2:	4b3e      	ldr	r3, [pc, #248]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 80040d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d1ee      	bne.n	80040bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040de:	7dfb      	ldrb	r3, [r7, #23]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d105      	bne.n	80040f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e4:	4b39      	ldr	r3, [pc, #228]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 80040e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e8:	4a38      	ldr	r2, [pc, #224]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 80040ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 80a1 	beq.w	800423c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040fa:	4b34      	ldr	r3, [pc, #208]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f003 030c 	and.w	r3, r3, #12
 8004102:	2b08      	cmp	r3, #8
 8004104:	d05c      	beq.n	80041c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	2b02      	cmp	r3, #2
 800410c:	d141      	bne.n	8004192 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800410e:	4b31      	ldr	r3, [pc, #196]	@ (80041d4 <HAL_RCC_OscConfig+0x478>)
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004114:	f7fd f8ea 	bl	80012ec <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800411c:	f7fd f8e6 	bl	80012ec <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e087      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412e:	4b27      	ldr	r3, [pc, #156]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f0      	bne.n	800411c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	69da      	ldr	r2, [r3, #28]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004148:	019b      	lsls	r3, r3, #6
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004150:	085b      	lsrs	r3, r3, #1
 8004152:	3b01      	subs	r3, #1
 8004154:	041b      	lsls	r3, r3, #16
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415c:	061b      	lsls	r3, r3, #24
 800415e:	491b      	ldr	r1, [pc, #108]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8004160:	4313      	orrs	r3, r2
 8004162:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004164:	4b1b      	ldr	r3, [pc, #108]	@ (80041d4 <HAL_RCC_OscConfig+0x478>)
 8004166:	2201      	movs	r2, #1
 8004168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416a:	f7fd f8bf 	bl	80012ec <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004172:	f7fd f8bb 	bl	80012ec <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e05c      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004184:	4b11      	ldr	r3, [pc, #68]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0f0      	beq.n	8004172 <HAL_RCC_OscConfig+0x416>
 8004190:	e054      	b.n	800423c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004192:	4b10      	ldr	r3, [pc, #64]	@ (80041d4 <HAL_RCC_OscConfig+0x478>)
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004198:	f7fd f8a8 	bl	80012ec <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a0:	f7fd f8a4 	bl	80012ec <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e045      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b2:	4b06      	ldr	r3, [pc, #24]	@ (80041cc <HAL_RCC_OscConfig+0x470>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1f0      	bne.n	80041a0 <HAL_RCC_OscConfig+0x444>
 80041be:	e03d      	b.n	800423c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d107      	bne.n	80041d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e038      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
 80041cc:	40023800 	.word	0x40023800
 80041d0:	40007000 	.word	0x40007000
 80041d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004248 <HAL_RCC_OscConfig+0x4ec>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d028      	beq.n	8004238 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d121      	bne.n	8004238 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041fe:	429a      	cmp	r2, r3
 8004200:	d11a      	bne.n	8004238 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004208:	4013      	ands	r3, r2
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800420e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004210:	4293      	cmp	r3, r2
 8004212:	d111      	bne.n	8004238 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	3b01      	subs	r3, #1
 8004222:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004224:	429a      	cmp	r2, r3
 8004226:	d107      	bne.n	8004238 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004232:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004234:	429a      	cmp	r2, r3
 8004236:	d001      	beq.n	800423c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e000      	b.n	800423e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40023800 	.word	0x40023800

0800424c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e0cc      	b.n	80043fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004260:	4b68      	ldr	r3, [pc, #416]	@ (8004404 <HAL_RCC_ClockConfig+0x1b8>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0307 	and.w	r3, r3, #7
 8004268:	683a      	ldr	r2, [r7, #0]
 800426a:	429a      	cmp	r2, r3
 800426c:	d90c      	bls.n	8004288 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800426e:	4b65      	ldr	r3, [pc, #404]	@ (8004404 <HAL_RCC_ClockConfig+0x1b8>)
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	b2d2      	uxtb	r2, r2
 8004274:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004276:	4b63      	ldr	r3, [pc, #396]	@ (8004404 <HAL_RCC_ClockConfig+0x1b8>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	429a      	cmp	r2, r3
 8004282:	d001      	beq.n	8004288 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e0b8      	b.n	80043fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d020      	beq.n	80042d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0304 	and.w	r3, r3, #4
 800429c:	2b00      	cmp	r3, #0
 800429e:	d005      	beq.n	80042ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042a0:	4b59      	ldr	r3, [pc, #356]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	4a58      	ldr	r2, [pc, #352]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80042a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80042aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0308 	and.w	r3, r3, #8
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042b8:	4b53      	ldr	r3, [pc, #332]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	4a52      	ldr	r2, [pc, #328]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80042be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80042c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042c4:	4b50      	ldr	r3, [pc, #320]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	494d      	ldr	r1, [pc, #308]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d044      	beq.n	800436c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d107      	bne.n	80042fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ea:	4b47      	ldr	r3, [pc, #284]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d119      	bne.n	800432a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e07f      	b.n	80043fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d003      	beq.n	800430a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004306:	2b03      	cmp	r3, #3
 8004308:	d107      	bne.n	800431a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800430a:	4b3f      	ldr	r3, [pc, #252]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d109      	bne.n	800432a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e06f      	b.n	80043fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800431a:	4b3b      	ldr	r3, [pc, #236]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e067      	b.n	80043fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800432a:	4b37      	ldr	r3, [pc, #220]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f023 0203 	bic.w	r2, r3, #3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	4934      	ldr	r1, [pc, #208]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 8004338:	4313      	orrs	r3, r2
 800433a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800433c:	f7fc ffd6 	bl	80012ec <HAL_GetTick>
 8004340:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004342:	e00a      	b.n	800435a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004344:	f7fc ffd2 	bl	80012ec <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004352:	4293      	cmp	r3, r2
 8004354:	d901      	bls.n	800435a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e04f      	b.n	80043fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435a:	4b2b      	ldr	r3, [pc, #172]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f003 020c 	and.w	r2, r3, #12
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	429a      	cmp	r2, r3
 800436a:	d1eb      	bne.n	8004344 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800436c:	4b25      	ldr	r3, [pc, #148]	@ (8004404 <HAL_RCC_ClockConfig+0x1b8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0307 	and.w	r3, r3, #7
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	429a      	cmp	r2, r3
 8004378:	d20c      	bcs.n	8004394 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800437a:	4b22      	ldr	r3, [pc, #136]	@ (8004404 <HAL_RCC_ClockConfig+0x1b8>)
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	b2d2      	uxtb	r2, r2
 8004380:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004382:	4b20      	ldr	r3, [pc, #128]	@ (8004404 <HAL_RCC_ClockConfig+0x1b8>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	683a      	ldr	r2, [r7, #0]
 800438c:	429a      	cmp	r2, r3
 800438e:	d001      	beq.n	8004394 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e032      	b.n	80043fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0304 	and.w	r3, r3, #4
 800439c:	2b00      	cmp	r3, #0
 800439e:	d008      	beq.n	80043b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043a0:	4b19      	ldr	r3, [pc, #100]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	4916      	ldr	r1, [pc, #88]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0308 	and.w	r3, r3, #8
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d009      	beq.n	80043d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043be:	4b12      	ldr	r3, [pc, #72]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	490e      	ldr	r1, [pc, #56]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043d2:	f000 f821 	bl	8004418 <HAL_RCC_GetSysClockFreq>
 80043d6:	4602      	mov	r2, r0
 80043d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004408 <HAL_RCC_ClockConfig+0x1bc>)
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	091b      	lsrs	r3, r3, #4
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	490a      	ldr	r1, [pc, #40]	@ (800440c <HAL_RCC_ClockConfig+0x1c0>)
 80043e4:	5ccb      	ldrb	r3, [r1, r3]
 80043e6:	fa22 f303 	lsr.w	r3, r2, r3
 80043ea:	4a09      	ldr	r2, [pc, #36]	@ (8004410 <HAL_RCC_ClockConfig+0x1c4>)
 80043ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043ee:	4b09      	ldr	r3, [pc, #36]	@ (8004414 <HAL_RCC_ClockConfig+0x1c8>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7fc ff36 	bl	8001264 <HAL_InitTick>

  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3710      	adds	r7, #16
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	40023c00 	.word	0x40023c00
 8004408:	40023800 	.word	0x40023800
 800440c:	0800a268 	.word	0x0800a268
 8004410:	20000030 	.word	0x20000030
 8004414:	20000034 	.word	0x20000034

08004418 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004418:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800441c:	b090      	sub	sp, #64	@ 0x40
 800441e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	637b      	str	r3, [r7, #52]	@ 0x34
 8004424:	2300      	movs	r3, #0
 8004426:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004428:	2300      	movs	r3, #0
 800442a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004430:	4b59      	ldr	r3, [pc, #356]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x180>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f003 030c 	and.w	r3, r3, #12
 8004438:	2b08      	cmp	r3, #8
 800443a:	d00d      	beq.n	8004458 <HAL_RCC_GetSysClockFreq+0x40>
 800443c:	2b08      	cmp	r3, #8
 800443e:	f200 80a1 	bhi.w	8004584 <HAL_RCC_GetSysClockFreq+0x16c>
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <HAL_RCC_GetSysClockFreq+0x34>
 8004446:	2b04      	cmp	r3, #4
 8004448:	d003      	beq.n	8004452 <HAL_RCC_GetSysClockFreq+0x3a>
 800444a:	e09b      	b.n	8004584 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800444c:	4b53      	ldr	r3, [pc, #332]	@ (800459c <HAL_RCC_GetSysClockFreq+0x184>)
 800444e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004450:	e09b      	b.n	800458a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004452:	4b53      	ldr	r3, [pc, #332]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004454:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004456:	e098      	b.n	800458a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004458:	4b4f      	ldr	r3, [pc, #316]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x180>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004460:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004462:	4b4d      	ldr	r3, [pc, #308]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x180>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d028      	beq.n	80044c0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800446e:	4b4a      	ldr	r3, [pc, #296]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x180>)
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	099b      	lsrs	r3, r3, #6
 8004474:	2200      	movs	r2, #0
 8004476:	623b      	str	r3, [r7, #32]
 8004478:	627a      	str	r2, [r7, #36]	@ 0x24
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004480:	2100      	movs	r1, #0
 8004482:	4b47      	ldr	r3, [pc, #284]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004484:	fb03 f201 	mul.w	r2, r3, r1
 8004488:	2300      	movs	r3, #0
 800448a:	fb00 f303 	mul.w	r3, r0, r3
 800448e:	4413      	add	r3, r2
 8004490:	4a43      	ldr	r2, [pc, #268]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004492:	fba0 1202 	umull	r1, r2, r0, r2
 8004496:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004498:	460a      	mov	r2, r1
 800449a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800449c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800449e:	4413      	add	r3, r2
 80044a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044a4:	2200      	movs	r2, #0
 80044a6:	61bb      	str	r3, [r7, #24]
 80044a8:	61fa      	str	r2, [r7, #28]
 80044aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80044b2:	f7fb fee5 	bl	8000280 <__aeabi_uldivmod>
 80044b6:	4602      	mov	r2, r0
 80044b8:	460b      	mov	r3, r1
 80044ba:	4613      	mov	r3, r2
 80044bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044be:	e053      	b.n	8004568 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044c0:	4b35      	ldr	r3, [pc, #212]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x180>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	099b      	lsrs	r3, r3, #6
 80044c6:	2200      	movs	r2, #0
 80044c8:	613b      	str	r3, [r7, #16]
 80044ca:	617a      	str	r2, [r7, #20]
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80044d2:	f04f 0b00 	mov.w	fp, #0
 80044d6:	4652      	mov	r2, sl
 80044d8:	465b      	mov	r3, fp
 80044da:	f04f 0000 	mov.w	r0, #0
 80044de:	f04f 0100 	mov.w	r1, #0
 80044e2:	0159      	lsls	r1, r3, #5
 80044e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044e8:	0150      	lsls	r0, r2, #5
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	ebb2 080a 	subs.w	r8, r2, sl
 80044f2:	eb63 090b 	sbc.w	r9, r3, fp
 80044f6:	f04f 0200 	mov.w	r2, #0
 80044fa:	f04f 0300 	mov.w	r3, #0
 80044fe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004502:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004506:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800450a:	ebb2 0408 	subs.w	r4, r2, r8
 800450e:	eb63 0509 	sbc.w	r5, r3, r9
 8004512:	f04f 0200 	mov.w	r2, #0
 8004516:	f04f 0300 	mov.w	r3, #0
 800451a:	00eb      	lsls	r3, r5, #3
 800451c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004520:	00e2      	lsls	r2, r4, #3
 8004522:	4614      	mov	r4, r2
 8004524:	461d      	mov	r5, r3
 8004526:	eb14 030a 	adds.w	r3, r4, sl
 800452a:	603b      	str	r3, [r7, #0]
 800452c:	eb45 030b 	adc.w	r3, r5, fp
 8004530:	607b      	str	r3, [r7, #4]
 8004532:	f04f 0200 	mov.w	r2, #0
 8004536:	f04f 0300 	mov.w	r3, #0
 800453a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800453e:	4629      	mov	r1, r5
 8004540:	028b      	lsls	r3, r1, #10
 8004542:	4621      	mov	r1, r4
 8004544:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004548:	4621      	mov	r1, r4
 800454a:	028a      	lsls	r2, r1, #10
 800454c:	4610      	mov	r0, r2
 800454e:	4619      	mov	r1, r3
 8004550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004552:	2200      	movs	r2, #0
 8004554:	60bb      	str	r3, [r7, #8]
 8004556:	60fa      	str	r2, [r7, #12]
 8004558:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800455c:	f7fb fe90 	bl	8000280 <__aeabi_uldivmod>
 8004560:	4602      	mov	r2, r0
 8004562:	460b      	mov	r3, r1
 8004564:	4613      	mov	r3, r2
 8004566:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004568:	4b0b      	ldr	r3, [pc, #44]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x180>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	0c1b      	lsrs	r3, r3, #16
 800456e:	f003 0303 	and.w	r3, r3, #3
 8004572:	3301      	adds	r3, #1
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004578:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800457a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800457c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004580:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004582:	e002      	b.n	800458a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004584:	4b05      	ldr	r3, [pc, #20]	@ (800459c <HAL_RCC_GetSysClockFreq+0x184>)
 8004586:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004588:	bf00      	nop
    }
  }
  return sysclockfreq;
 800458a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800458c:	4618      	mov	r0, r3
 800458e:	3740      	adds	r7, #64	@ 0x40
 8004590:	46bd      	mov	sp, r7
 8004592:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004596:	bf00      	nop
 8004598:	40023800 	.word	0x40023800
 800459c:	00f42400 	.word	0x00f42400
 80045a0:	017d7840 	.word	0x017d7840

080045a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045a8:	4b03      	ldr	r3, [pc, #12]	@ (80045b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045aa:	681b      	ldr	r3, [r3, #0]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	20000030 	.word	0x20000030

080045bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e041      	b.n	8004652 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d106      	bne.n	80045e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fc fc70 	bl	8000ec8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3304      	adds	r3, #4
 80045f8:	4619      	mov	r1, r3
 80045fa:	4610      	mov	r0, r2
 80045fc:	f000 fce2 	bl	8004fc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b01      	cmp	r3, #1
 800466e:	d001      	beq.n	8004674 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e044      	b.n	80046fe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2202      	movs	r2, #2
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f042 0201 	orr.w	r2, r2, #1
 800468a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a1e      	ldr	r2, [pc, #120]	@ (800470c <HAL_TIM_Base_Start_IT+0xb0>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d018      	beq.n	80046c8 <HAL_TIM_Base_Start_IT+0x6c>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800469e:	d013      	beq.n	80046c8 <HAL_TIM_Base_Start_IT+0x6c>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a1a      	ldr	r2, [pc, #104]	@ (8004710 <HAL_TIM_Base_Start_IT+0xb4>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00e      	beq.n	80046c8 <HAL_TIM_Base_Start_IT+0x6c>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a19      	ldr	r2, [pc, #100]	@ (8004714 <HAL_TIM_Base_Start_IT+0xb8>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d009      	beq.n	80046c8 <HAL_TIM_Base_Start_IT+0x6c>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a17      	ldr	r2, [pc, #92]	@ (8004718 <HAL_TIM_Base_Start_IT+0xbc>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d004      	beq.n	80046c8 <HAL_TIM_Base_Start_IT+0x6c>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a16      	ldr	r2, [pc, #88]	@ (800471c <HAL_TIM_Base_Start_IT+0xc0>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d111      	bne.n	80046ec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2b06      	cmp	r3, #6
 80046d8:	d010      	beq.n	80046fc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f042 0201 	orr.w	r2, r2, #1
 80046e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046ea:	e007      	b.n	80046fc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f042 0201 	orr.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3714      	adds	r7, #20
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40010000 	.word	0x40010000
 8004710:	40000400 	.word	0x40000400
 8004714:	40000800 	.word	0x40000800
 8004718:	40000c00 	.word	0x40000c00
 800471c:	40014000 	.word	0x40014000

08004720 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e041      	b.n	80047b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d106      	bne.n	800474c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 f839 	bl	80047be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2202      	movs	r2, #2
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3304      	adds	r3, #4
 800475c:	4619      	mov	r1, r3
 800475e:	4610      	mov	r0, r2
 8004760:	f000 fc30 	bl	8004fc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80047c6:	bf00      	nop
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
	...

080047d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d109      	bne.n	80047f8 <HAL_TIM_PWM_Start+0x24>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	bf14      	ite	ne
 80047f0:	2301      	movne	r3, #1
 80047f2:	2300      	moveq	r3, #0
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	e022      	b.n	800483e <HAL_TIM_PWM_Start+0x6a>
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	2b04      	cmp	r3, #4
 80047fc:	d109      	bne.n	8004812 <HAL_TIM_PWM_Start+0x3e>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b01      	cmp	r3, #1
 8004808:	bf14      	ite	ne
 800480a:	2301      	movne	r3, #1
 800480c:	2300      	moveq	r3, #0
 800480e:	b2db      	uxtb	r3, r3
 8004810:	e015      	b.n	800483e <HAL_TIM_PWM_Start+0x6a>
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b08      	cmp	r3, #8
 8004816:	d109      	bne.n	800482c <HAL_TIM_PWM_Start+0x58>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b01      	cmp	r3, #1
 8004822:	bf14      	ite	ne
 8004824:	2301      	movne	r3, #1
 8004826:	2300      	moveq	r3, #0
 8004828:	b2db      	uxtb	r3, r3
 800482a:	e008      	b.n	800483e <HAL_TIM_PWM_Start+0x6a>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b01      	cmp	r3, #1
 8004836:	bf14      	ite	ne
 8004838:	2301      	movne	r3, #1
 800483a:	2300      	moveq	r3, #0
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d001      	beq.n	8004846 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e068      	b.n	8004918 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d104      	bne.n	8004856 <HAL_TIM_PWM_Start+0x82>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2202      	movs	r2, #2
 8004850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004854:	e013      	b.n	800487e <HAL_TIM_PWM_Start+0xaa>
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b04      	cmp	r3, #4
 800485a:	d104      	bne.n	8004866 <HAL_TIM_PWM_Start+0x92>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004864:	e00b      	b.n	800487e <HAL_TIM_PWM_Start+0xaa>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b08      	cmp	r3, #8
 800486a:	d104      	bne.n	8004876 <HAL_TIM_PWM_Start+0xa2>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004874:	e003      	b.n	800487e <HAL_TIM_PWM_Start+0xaa>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2202      	movs	r2, #2
 800487a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2201      	movs	r2, #1
 8004884:	6839      	ldr	r1, [r7, #0]
 8004886:	4618      	mov	r0, r3
 8004888:	f000 fedf 	bl	800564a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a23      	ldr	r2, [pc, #140]	@ (8004920 <HAL_TIM_PWM_Start+0x14c>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d107      	bne.n	80048a6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004920 <HAL_TIM_PWM_Start+0x14c>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d018      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x10e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b8:	d013      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x10e>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a19      	ldr	r2, [pc, #100]	@ (8004924 <HAL_TIM_PWM_Start+0x150>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d00e      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x10e>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a17      	ldr	r2, [pc, #92]	@ (8004928 <HAL_TIM_PWM_Start+0x154>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d009      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x10e>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a16      	ldr	r2, [pc, #88]	@ (800492c <HAL_TIM_PWM_Start+0x158>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d004      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x10e>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a14      	ldr	r2, [pc, #80]	@ (8004930 <HAL_TIM_PWM_Start+0x15c>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d111      	bne.n	8004906 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2b06      	cmp	r3, #6
 80048f2:	d010      	beq.n	8004916 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004904:	e007      	b.n	8004916 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 0201 	orr.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3710      	adds	r7, #16
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	40010000 	.word	0x40010000
 8004924:	40000400 	.word	0x40000400
 8004928:	40000800 	.word	0x40000800
 800492c:	40000c00 	.word	0x40000c00
 8004930:	40014000 	.word	0x40014000

08004934 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2200      	movs	r2, #0
 8004944:	6839      	ldr	r1, [r7, #0]
 8004946:	4618      	mov	r0, r3
 8004948:	f000 fe7f 	bl	800564a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a29      	ldr	r2, [pc, #164]	@ (80049f8 <HAL_TIM_PWM_Stop+0xc4>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d117      	bne.n	8004986 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	6a1a      	ldr	r2, [r3, #32]
 800495c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004960:	4013      	ands	r3, r2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10f      	bne.n	8004986 <HAL_TIM_PWM_Stop+0x52>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	6a1a      	ldr	r2, [r3, #32]
 800496c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004970:	4013      	ands	r3, r2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d107      	bne.n	8004986 <HAL_TIM_PWM_Stop+0x52>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004984:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	6a1a      	ldr	r2, [r3, #32]
 800498c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004990:	4013      	ands	r3, r2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10f      	bne.n	80049b6 <HAL_TIM_PWM_Stop+0x82>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	6a1a      	ldr	r2, [r3, #32]
 800499c:	f240 4344 	movw	r3, #1092	@ 0x444
 80049a0:	4013      	ands	r3, r2
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d107      	bne.n	80049b6 <HAL_TIM_PWM_Stop+0x82>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f022 0201 	bic.w	r2, r2, #1
 80049b4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d104      	bne.n	80049c6 <HAL_TIM_PWM_Stop+0x92>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049c4:	e013      	b.n	80049ee <HAL_TIM_PWM_Stop+0xba>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b04      	cmp	r3, #4
 80049ca:	d104      	bne.n	80049d6 <HAL_TIM_PWM_Stop+0xa2>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049d4:	e00b      	b.n	80049ee <HAL_TIM_PWM_Stop+0xba>
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d104      	bne.n	80049e6 <HAL_TIM_PWM_Stop+0xb2>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049e4:	e003      	b.n	80049ee <HAL_TIM_PWM_Stop+0xba>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40010000 	.word	0x40010000

080049fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d020      	beq.n	8004a60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f003 0302 	and.w	r3, r3, #2
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d01b      	beq.n	8004a60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f06f 0202 	mvn.w	r2, #2
 8004a30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2201      	movs	r2, #1
 8004a36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	f003 0303 	and.w	r3, r3, #3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 fa9d 	bl	8004f86 <HAL_TIM_IC_CaptureCallback>
 8004a4c:	e005      	b.n	8004a5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 fa8f 	bl	8004f72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f000 faa0 	bl	8004f9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	f003 0304 	and.w	r3, r3, #4
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d020      	beq.n	8004aac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d01b      	beq.n	8004aac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f06f 0204 	mvn.w	r2, #4
 8004a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2202      	movs	r2, #2
 8004a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 fa77 	bl	8004f86 <HAL_TIM_IC_CaptureCallback>
 8004a98:	e005      	b.n	8004aa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 fa69 	bl	8004f72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 fa7a 	bl	8004f9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f003 0308 	and.w	r3, r3, #8
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d020      	beq.n	8004af8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f003 0308 	and.w	r3, r3, #8
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d01b      	beq.n	8004af8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f06f 0208 	mvn.w	r2, #8
 8004ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2204      	movs	r2, #4
 8004ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	f003 0303 	and.w	r3, r3, #3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 fa51 	bl	8004f86 <HAL_TIM_IC_CaptureCallback>
 8004ae4:	e005      	b.n	8004af2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 fa43 	bl	8004f72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 fa54 	bl	8004f9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	f003 0310 	and.w	r3, r3, #16
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d020      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f003 0310 	and.w	r3, r3, #16
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d01b      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f06f 0210 	mvn.w	r2, #16
 8004b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2208      	movs	r2, #8
 8004b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	69db      	ldr	r3, [r3, #28]
 8004b22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 fa2b 	bl	8004f86 <HAL_TIM_IC_CaptureCallback>
 8004b30:	e005      	b.n	8004b3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fa1d 	bl	8004f72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 fa2e 	bl	8004f9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00c      	beq.n	8004b68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d007      	beq.n	8004b68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f06f 0201 	mvn.w	r2, #1
 8004b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fc f83a 	bl	8000bdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00c      	beq.n	8004b8c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d007      	beq.n	8004b8c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 fdfc 	bl	8005784 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00c      	beq.n	8004bb0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d007      	beq.n	8004bb0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 f9ff 	bl	8004fae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	f003 0320 	and.w	r3, r3, #32
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00c      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f003 0320 	and.w	r3, r3, #32
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d007      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f06f 0220 	mvn.w	r2, #32
 8004bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 fdce 	bl	8005770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bd4:	bf00      	nop
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004be8:	2300      	movs	r3, #0
 8004bea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d101      	bne.n	8004bfa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	e0ae      	b.n	8004d58 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b0c      	cmp	r3, #12
 8004c06:	f200 809f 	bhi.w	8004d48 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c0a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c10:	08004c45 	.word	0x08004c45
 8004c14:	08004d49 	.word	0x08004d49
 8004c18:	08004d49 	.word	0x08004d49
 8004c1c:	08004d49 	.word	0x08004d49
 8004c20:	08004c85 	.word	0x08004c85
 8004c24:	08004d49 	.word	0x08004d49
 8004c28:	08004d49 	.word	0x08004d49
 8004c2c:	08004d49 	.word	0x08004d49
 8004c30:	08004cc7 	.word	0x08004cc7
 8004c34:	08004d49 	.word	0x08004d49
 8004c38:	08004d49 	.word	0x08004d49
 8004c3c:	08004d49 	.word	0x08004d49
 8004c40:	08004d07 	.word	0x08004d07
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68b9      	ldr	r1, [r7, #8]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f000 fa46 	bl	80050dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0208 	orr.w	r2, r2, #8
 8004c5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	699a      	ldr	r2, [r3, #24]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0204 	bic.w	r2, r2, #4
 8004c6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6999      	ldr	r1, [r3, #24]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	691a      	ldr	r2, [r3, #16]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	619a      	str	r2, [r3, #24]
      break;
 8004c82:	e064      	b.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68b9      	ldr	r1, [r7, #8]
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fa8c 	bl	80051a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	699a      	ldr	r2, [r3, #24]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	699a      	ldr	r2, [r3, #24]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6999      	ldr	r1, [r3, #24]
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	021a      	lsls	r2, r3, #8
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	619a      	str	r2, [r3, #24]
      break;
 8004cc4:	e043      	b.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68b9      	ldr	r1, [r7, #8]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f000 fad7 	bl	8005280 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	69da      	ldr	r2, [r3, #28]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f042 0208 	orr.w	r2, r2, #8
 8004ce0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	69da      	ldr	r2, [r3, #28]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0204 	bic.w	r2, r2, #4
 8004cf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	69d9      	ldr	r1, [r3, #28]
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	691a      	ldr	r2, [r3, #16]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	61da      	str	r2, [r3, #28]
      break;
 8004d04:	e023      	b.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68b9      	ldr	r1, [r7, #8]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 fb21 	bl	8005354 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	69da      	ldr	r2, [r3, #28]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	69da      	ldr	r2, [r3, #28]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	69d9      	ldr	r1, [r3, #28]
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	021a      	lsls	r2, r3, #8
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	61da      	str	r2, [r3, #28]
      break;
 8004d46:	e002      	b.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3718      	adds	r7, #24
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d101      	bne.n	8004d7c <HAL_TIM_ConfigClockSource+0x1c>
 8004d78:	2302      	movs	r3, #2
 8004d7a:	e0b4      	b.n	8004ee6 <HAL_TIM_ConfigClockSource+0x186>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2202      	movs	r2, #2
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004d9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004da2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004db4:	d03e      	beq.n	8004e34 <HAL_TIM_ConfigClockSource+0xd4>
 8004db6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dba:	f200 8087 	bhi.w	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
 8004dbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dc2:	f000 8086 	beq.w	8004ed2 <HAL_TIM_ConfigClockSource+0x172>
 8004dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dca:	d87f      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
 8004dcc:	2b70      	cmp	r3, #112	@ 0x70
 8004dce:	d01a      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0xa6>
 8004dd0:	2b70      	cmp	r3, #112	@ 0x70
 8004dd2:	d87b      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
 8004dd4:	2b60      	cmp	r3, #96	@ 0x60
 8004dd6:	d050      	beq.n	8004e7a <HAL_TIM_ConfigClockSource+0x11a>
 8004dd8:	2b60      	cmp	r3, #96	@ 0x60
 8004dda:	d877      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
 8004ddc:	2b50      	cmp	r3, #80	@ 0x50
 8004dde:	d03c      	beq.n	8004e5a <HAL_TIM_ConfigClockSource+0xfa>
 8004de0:	2b50      	cmp	r3, #80	@ 0x50
 8004de2:	d873      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
 8004de4:	2b40      	cmp	r3, #64	@ 0x40
 8004de6:	d058      	beq.n	8004e9a <HAL_TIM_ConfigClockSource+0x13a>
 8004de8:	2b40      	cmp	r3, #64	@ 0x40
 8004dea:	d86f      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
 8004dec:	2b30      	cmp	r3, #48	@ 0x30
 8004dee:	d064      	beq.n	8004eba <HAL_TIM_ConfigClockSource+0x15a>
 8004df0:	2b30      	cmp	r3, #48	@ 0x30
 8004df2:	d86b      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	d060      	beq.n	8004eba <HAL_TIM_ConfigClockSource+0x15a>
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d867      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d05c      	beq.n	8004eba <HAL_TIM_ConfigClockSource+0x15a>
 8004e00:	2b10      	cmp	r3, #16
 8004e02:	d05a      	beq.n	8004eba <HAL_TIM_ConfigClockSource+0x15a>
 8004e04:	e062      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e16:	f000 fbf8 	bl	800560a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68ba      	ldr	r2, [r7, #8]
 8004e30:	609a      	str	r2, [r3, #8]
      break;
 8004e32:	e04f      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e44:	f000 fbe1 	bl	800560a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e56:	609a      	str	r2, [r3, #8]
      break;
 8004e58:	e03c      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e66:	461a      	mov	r2, r3
 8004e68:	f000 fb55 	bl	8005516 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2150      	movs	r1, #80	@ 0x50
 8004e72:	4618      	mov	r0, r3
 8004e74:	f000 fbae 	bl	80055d4 <TIM_ITRx_SetConfig>
      break;
 8004e78:	e02c      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e86:	461a      	mov	r2, r3
 8004e88:	f000 fb74 	bl	8005574 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2160      	movs	r1, #96	@ 0x60
 8004e92:	4618      	mov	r0, r3
 8004e94:	f000 fb9e 	bl	80055d4 <TIM_ITRx_SetConfig>
      break;
 8004e98:	e01c      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	f000 fb35 	bl	8005516 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2140      	movs	r1, #64	@ 0x40
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 fb8e 	bl	80055d4 <TIM_ITRx_SetConfig>
      break;
 8004eb8:	e00c      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	4610      	mov	r0, r2
 8004ec6:	f000 fb85 	bl	80055d4 <TIM_ITRx_SetConfig>
      break;
 8004eca:	e003      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	73fb      	strb	r3, [r7, #15]
      break;
 8004ed0:	e000      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ed2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b082      	sub	sp, #8
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
 8004ef6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d101      	bne.n	8004f06 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004f02:	2302      	movs	r3, #2
 8004f04:	e031      	b.n	8004f6a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2202      	movs	r2, #2
 8004f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004f16:	6839      	ldr	r1, [r7, #0]
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 fa6b 	bl	80053f4 <TIM_SlaveTimer_SetConfig>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d009      	beq.n	8004f38 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e018      	b.n	8004f6a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68da      	ldr	r2, [r3, #12]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f46:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68da      	ldr	r2, [r3, #12]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f56:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3708      	adds	r7, #8
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b083      	sub	sp, #12
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f7a:	bf00      	nop
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f86:	b480      	push	{r7}
 8004f88:	b083      	sub	sp, #12
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f8e:	bf00      	nop
 8004f90:	370c      	adds	r7, #12
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b083      	sub	sp, #12
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fa2:	bf00      	nop
 8004fa4:	370c      	adds	r7, #12
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr

08004fae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fae:	b480      	push	{r7}
 8004fb0:	b083      	sub	sp, #12
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fb6:	bf00      	nop
 8004fb8:	370c      	adds	r7, #12
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
	...

08004fc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a3a      	ldr	r2, [pc, #232]	@ (80050c0 <TIM_Base_SetConfig+0xfc>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d00f      	beq.n	8004ffc <TIM_Base_SetConfig+0x38>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fe2:	d00b      	beq.n	8004ffc <TIM_Base_SetConfig+0x38>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a37      	ldr	r2, [pc, #220]	@ (80050c4 <TIM_Base_SetConfig+0x100>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d007      	beq.n	8004ffc <TIM_Base_SetConfig+0x38>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a36      	ldr	r2, [pc, #216]	@ (80050c8 <TIM_Base_SetConfig+0x104>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d003      	beq.n	8004ffc <TIM_Base_SetConfig+0x38>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a35      	ldr	r2, [pc, #212]	@ (80050cc <TIM_Base_SetConfig+0x108>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d108      	bne.n	800500e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a2b      	ldr	r2, [pc, #172]	@ (80050c0 <TIM_Base_SetConfig+0xfc>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d01b      	beq.n	800504e <TIM_Base_SetConfig+0x8a>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800501c:	d017      	beq.n	800504e <TIM_Base_SetConfig+0x8a>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a28      	ldr	r2, [pc, #160]	@ (80050c4 <TIM_Base_SetConfig+0x100>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d013      	beq.n	800504e <TIM_Base_SetConfig+0x8a>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a27      	ldr	r2, [pc, #156]	@ (80050c8 <TIM_Base_SetConfig+0x104>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00f      	beq.n	800504e <TIM_Base_SetConfig+0x8a>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a26      	ldr	r2, [pc, #152]	@ (80050cc <TIM_Base_SetConfig+0x108>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d00b      	beq.n	800504e <TIM_Base_SetConfig+0x8a>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a25      	ldr	r2, [pc, #148]	@ (80050d0 <TIM_Base_SetConfig+0x10c>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d007      	beq.n	800504e <TIM_Base_SetConfig+0x8a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a24      	ldr	r2, [pc, #144]	@ (80050d4 <TIM_Base_SetConfig+0x110>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d003      	beq.n	800504e <TIM_Base_SetConfig+0x8a>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a23      	ldr	r2, [pc, #140]	@ (80050d8 <TIM_Base_SetConfig+0x114>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d108      	bne.n	8005060 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005054:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	4313      	orrs	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	68fa      	ldr	r2, [r7, #12]
 8005072:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a0e      	ldr	r2, [pc, #56]	@ (80050c0 <TIM_Base_SetConfig+0xfc>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d103      	bne.n	8005094 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	691a      	ldr	r2, [r3, #16]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d105      	bne.n	80050b2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	f023 0201 	bic.w	r2, r3, #1
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	611a      	str	r2, [r3, #16]
  }
}
 80050b2:	bf00      	nop
 80050b4:	3714      	adds	r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	40010000 	.word	0x40010000
 80050c4:	40000400 	.word	0x40000400
 80050c8:	40000800 	.word	0x40000800
 80050cc:	40000c00 	.word	0x40000c00
 80050d0:	40014000 	.word	0x40014000
 80050d4:	40014400 	.word	0x40014400
 80050d8:	40014800 	.word	0x40014800

080050dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	f023 0201 	bic.w	r2, r3, #1
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800510a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f023 0303 	bic.w	r3, r3, #3
 8005112:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	4313      	orrs	r3, r2
 800511c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f023 0302 	bic.w	r3, r3, #2
 8005124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	4313      	orrs	r3, r2
 800512e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a1c      	ldr	r2, [pc, #112]	@ (80051a4 <TIM_OC1_SetConfig+0xc8>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d10c      	bne.n	8005152 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	f023 0308 	bic.w	r3, r3, #8
 800513e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	4313      	orrs	r3, r2
 8005148:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f023 0304 	bic.w	r3, r3, #4
 8005150:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a13      	ldr	r2, [pc, #76]	@ (80051a4 <TIM_OC1_SetConfig+0xc8>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d111      	bne.n	800517e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005160:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005168:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	4313      	orrs	r3, r2
 8005172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	4313      	orrs	r3, r2
 800517c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	621a      	str	r2, [r3, #32]
}
 8005198:	bf00      	nop
 800519a:	371c      	adds	r7, #28
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr
 80051a4:	40010000 	.word	0x40010000

080051a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b087      	sub	sp, #28
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a1b      	ldr	r3, [r3, #32]
 80051b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6a1b      	ldr	r3, [r3, #32]
 80051bc:	f023 0210 	bic.w	r2, r3, #16
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	021b      	lsls	r3, r3, #8
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	f023 0320 	bic.w	r3, r3, #32
 80051f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	011b      	lsls	r3, r3, #4
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a1e      	ldr	r2, [pc, #120]	@ (800527c <TIM_OC2_SetConfig+0xd4>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d10d      	bne.n	8005224 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800520e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	011b      	lsls	r3, r3, #4
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	4313      	orrs	r3, r2
 800521a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005222:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a15      	ldr	r2, [pc, #84]	@ (800527c <TIM_OC2_SetConfig+0xd4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d113      	bne.n	8005254 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005232:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800523a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	4313      	orrs	r3, r2
 8005246:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	4313      	orrs	r3, r2
 8005252:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	621a      	str	r2, [r3, #32]
}
 800526e:	bf00      	nop
 8005270:	371c      	adds	r7, #28
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	40010000 	.word	0x40010000

08005280 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005280:	b480      	push	{r7}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0303 	bic.w	r3, r3, #3
 80052b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	021b      	lsls	r3, r3, #8
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005350 <TIM_OC3_SetConfig+0xd0>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d10d      	bne.n	80052fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	021b      	lsls	r3, r3, #8
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a14      	ldr	r2, [pc, #80]	@ (8005350 <TIM_OC3_SetConfig+0xd0>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d113      	bne.n	800532a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005308:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005310:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	011b      	lsls	r3, r3, #4
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	4313      	orrs	r3, r2
 800531c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	011b      	lsls	r3, r3, #4
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	4313      	orrs	r3, r2
 8005328:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685a      	ldr	r2, [r3, #4]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	621a      	str	r2, [r3, #32]
}
 8005344:	bf00      	nop
 8005346:	371c      	adds	r7, #28
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr
 8005350:	40010000 	.word	0x40010000

08005354 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005354:	b480      	push	{r7}
 8005356:	b087      	sub	sp, #28
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a1b      	ldr	r3, [r3, #32]
 8005368:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800538a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	021b      	lsls	r3, r3, #8
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	4313      	orrs	r3, r2
 8005396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800539e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	031b      	lsls	r3, r3, #12
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a10      	ldr	r2, [pc, #64]	@ (80053f0 <TIM_OC4_SetConfig+0x9c>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d109      	bne.n	80053c8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	019b      	lsls	r3, r3, #6
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	693a      	ldr	r2, [r7, #16]
 80053e0:	621a      	str	r2, [r3, #32]
}
 80053e2:	bf00      	nop
 80053e4:	371c      	adds	r7, #28
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	40010000 	.word	0x40010000

080053f4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053fe:	2300      	movs	r3, #0
 8005400:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005410:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	f023 0307 	bic.w	r3, r3, #7
 8005422:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	4313      	orrs	r3, r2
 800542c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	2b70      	cmp	r3, #112	@ 0x70
 800543c:	d01a      	beq.n	8005474 <TIM_SlaveTimer_SetConfig+0x80>
 800543e:	2b70      	cmp	r3, #112	@ 0x70
 8005440:	d860      	bhi.n	8005504 <TIM_SlaveTimer_SetConfig+0x110>
 8005442:	2b60      	cmp	r3, #96	@ 0x60
 8005444:	d054      	beq.n	80054f0 <TIM_SlaveTimer_SetConfig+0xfc>
 8005446:	2b60      	cmp	r3, #96	@ 0x60
 8005448:	d85c      	bhi.n	8005504 <TIM_SlaveTimer_SetConfig+0x110>
 800544a:	2b50      	cmp	r3, #80	@ 0x50
 800544c:	d046      	beq.n	80054dc <TIM_SlaveTimer_SetConfig+0xe8>
 800544e:	2b50      	cmp	r3, #80	@ 0x50
 8005450:	d858      	bhi.n	8005504 <TIM_SlaveTimer_SetConfig+0x110>
 8005452:	2b40      	cmp	r3, #64	@ 0x40
 8005454:	d019      	beq.n	800548a <TIM_SlaveTimer_SetConfig+0x96>
 8005456:	2b40      	cmp	r3, #64	@ 0x40
 8005458:	d854      	bhi.n	8005504 <TIM_SlaveTimer_SetConfig+0x110>
 800545a:	2b30      	cmp	r3, #48	@ 0x30
 800545c:	d055      	beq.n	800550a <TIM_SlaveTimer_SetConfig+0x116>
 800545e:	2b30      	cmp	r3, #48	@ 0x30
 8005460:	d850      	bhi.n	8005504 <TIM_SlaveTimer_SetConfig+0x110>
 8005462:	2b20      	cmp	r3, #32
 8005464:	d051      	beq.n	800550a <TIM_SlaveTimer_SetConfig+0x116>
 8005466:	2b20      	cmp	r3, #32
 8005468:	d84c      	bhi.n	8005504 <TIM_SlaveTimer_SetConfig+0x110>
 800546a:	2b00      	cmp	r3, #0
 800546c:	d04d      	beq.n	800550a <TIM_SlaveTimer_SetConfig+0x116>
 800546e:	2b10      	cmp	r3, #16
 8005470:	d04b      	beq.n	800550a <TIM_SlaveTimer_SetConfig+0x116>
 8005472:	e047      	b.n	8005504 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005484:	f000 f8c1 	bl	800560a <TIM_ETR_SetConfig>
      break;
 8005488:	e040      	b.n	800550c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2b05      	cmp	r3, #5
 8005490:	d101      	bne.n	8005496 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e03b      	b.n	800550e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	6a1a      	ldr	r2, [r3, #32]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f022 0201 	bic.w	r2, r2, #1
 80054ac:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054bc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	621a      	str	r2, [r3, #32]
      break;
 80054da:	e017      	b.n	800550c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054e8:	461a      	mov	r2, r3
 80054ea:	f000 f814 	bl	8005516 <TIM_TI1_ConfigInputStage>
      break;
 80054ee:	e00d      	b.n	800550c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054fc:	461a      	mov	r2, r3
 80054fe:	f000 f839 	bl	8005574 <TIM_TI2_ConfigInputStage>
      break;
 8005502:	e003      	b.n	800550c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	75fb      	strb	r3, [r7, #23]
      break;
 8005508:	e000      	b.n	800550c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800550a:	bf00      	nop
  }

  return status;
 800550c:	7dfb      	ldrb	r3, [r7, #23]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005516:	b480      	push	{r7}
 8005518:	b087      	sub	sp, #28
 800551a:	af00      	add	r7, sp, #0
 800551c:	60f8      	str	r0, [r7, #12]
 800551e:	60b9      	str	r1, [r7, #8]
 8005520:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6a1b      	ldr	r3, [r3, #32]
 800552c:	f023 0201 	bic.w	r2, r3, #1
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	699b      	ldr	r3, [r3, #24]
 8005538:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005540:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	011b      	lsls	r3, r3, #4
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	4313      	orrs	r3, r2
 800554a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f023 030a 	bic.w	r3, r3, #10
 8005552:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	4313      	orrs	r3, r2
 800555a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	697a      	ldr	r2, [r7, #20]
 8005566:	621a      	str	r2, [r3, #32]
}
 8005568:	bf00      	nop
 800556a:	371c      	adds	r7, #28
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	f023 0210 	bic.w	r2, r3, #16
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800559e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	031b      	lsls	r3, r3, #12
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	011b      	lsls	r3, r3, #4
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	697a      	ldr	r2, [r7, #20]
 80055c6:	621a      	str	r2, [r3, #32]
}
 80055c8:	bf00      	nop
 80055ca:	371c      	adds	r7, #28
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	f043 0307 	orr.w	r3, r3, #7
 80055f6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	609a      	str	r2, [r3, #8]
}
 80055fe:	bf00      	nop
 8005600:	3714      	adds	r7, #20
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800560a:	b480      	push	{r7}
 800560c:	b087      	sub	sp, #28
 800560e:	af00      	add	r7, sp, #0
 8005610:	60f8      	str	r0, [r7, #12]
 8005612:	60b9      	str	r1, [r7, #8]
 8005614:	607a      	str	r2, [r7, #4]
 8005616:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005624:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	021a      	lsls	r2, r3, #8
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	431a      	orrs	r2, r3
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	4313      	orrs	r3, r2
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	4313      	orrs	r3, r2
 8005636:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	609a      	str	r2, [r3, #8]
}
 800563e:	bf00      	nop
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800564a:	b480      	push	{r7}
 800564c:	b087      	sub	sp, #28
 800564e:	af00      	add	r7, sp, #0
 8005650:	60f8      	str	r0, [r7, #12]
 8005652:	60b9      	str	r1, [r7, #8]
 8005654:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	f003 031f 	and.w	r3, r3, #31
 800565c:	2201      	movs	r2, #1
 800565e:	fa02 f303 	lsl.w	r3, r2, r3
 8005662:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6a1a      	ldr	r2, [r3, #32]
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	43db      	mvns	r3, r3
 800566c:	401a      	ands	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6a1a      	ldr	r2, [r3, #32]
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	f003 031f 	and.w	r3, r3, #31
 800567c:	6879      	ldr	r1, [r7, #4]
 800567e:	fa01 f303 	lsl.w	r3, r1, r3
 8005682:	431a      	orrs	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	621a      	str	r2, [r3, #32]
}
 8005688:	bf00      	nop
 800568a:	371c      	adds	r7, #28
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005694:	b480      	push	{r7}
 8005696:	b085      	sub	sp, #20
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d101      	bne.n	80056ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056a8:	2302      	movs	r3, #2
 80056aa:	e050      	b.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	4313      	orrs	r3, r2
 80056dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a1c      	ldr	r2, [pc, #112]	@ (800575c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d018      	beq.n	8005722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056f8:	d013      	beq.n	8005722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a18      	ldr	r2, [pc, #96]	@ (8005760 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d00e      	beq.n	8005722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a16      	ldr	r2, [pc, #88]	@ (8005764 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d009      	beq.n	8005722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a15      	ldr	r2, [pc, #84]	@ (8005768 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d004      	beq.n	8005722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a13      	ldr	r2, [pc, #76]	@ (800576c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d10c      	bne.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005728:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	4313      	orrs	r3, r2
 8005732:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68ba      	ldr	r2, [r7, #8]
 800573a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	40010000 	.word	0x40010000
 8005760:	40000400 	.word	0x40000400
 8005764:	40000800 	.word	0x40000800
 8005768:	40000c00 	.word	0x40000c00
 800576c:	40014000 	.word	0x40014000

08005770 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005778:	bf00      	nop
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005798:	b084      	sub	sp, #16
 800579a:	b580      	push	{r7, lr}
 800579c:	b084      	sub	sp, #16
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
 80057a2:	f107 001c 	add.w	r0, r7, #28
 80057a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80057aa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d123      	bne.n	80057fa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80057c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80057da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d105      	bne.n	80057ee <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f001 fae2 	bl	8006db8 <USB_CoreReset>
 80057f4:	4603      	mov	r3, r0
 80057f6:	73fb      	strb	r3, [r7, #15]
 80057f8:	e01b      	b.n	8005832 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f001 fad6 	bl	8006db8 <USB_CoreReset>
 800580c:	4603      	mov	r3, r0
 800580e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005810:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005814:	2b00      	cmp	r3, #0
 8005816:	d106      	bne.n	8005826 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800581c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	639a      	str	r2, [r3, #56]	@ 0x38
 8005824:	e005      	b.n	8005832 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005832:	7fbb      	ldrb	r3, [r7, #30]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d10b      	bne.n	8005850 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f043 0206 	orr.w	r2, r3, #6
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f043 0220 	orr.w	r2, r3, #32
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005850:	7bfb      	ldrb	r3, [r7, #15]
}
 8005852:	4618      	mov	r0, r3
 8005854:	3710      	adds	r7, #16
 8005856:	46bd      	mov	sp, r7
 8005858:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800585c:	b004      	add	sp, #16
 800585e:	4770      	bx	lr

08005860 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005860:	b480      	push	{r7}
 8005862:	b087      	sub	sp, #28
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	4613      	mov	r3, r2
 800586c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800586e:	79fb      	ldrb	r3, [r7, #7]
 8005870:	2b02      	cmp	r3, #2
 8005872:	d165      	bne.n	8005940 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	4a41      	ldr	r2, [pc, #260]	@ (800597c <USB_SetTurnaroundTime+0x11c>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d906      	bls.n	800588a <USB_SetTurnaroundTime+0x2a>
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	4a40      	ldr	r2, [pc, #256]	@ (8005980 <USB_SetTurnaroundTime+0x120>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d202      	bcs.n	800588a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005884:	230f      	movs	r3, #15
 8005886:	617b      	str	r3, [r7, #20]
 8005888:	e062      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	4a3c      	ldr	r2, [pc, #240]	@ (8005980 <USB_SetTurnaroundTime+0x120>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d306      	bcc.n	80058a0 <USB_SetTurnaroundTime+0x40>
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	4a3b      	ldr	r2, [pc, #236]	@ (8005984 <USB_SetTurnaroundTime+0x124>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d202      	bcs.n	80058a0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800589a:	230e      	movs	r3, #14
 800589c:	617b      	str	r3, [r7, #20]
 800589e:	e057      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	4a38      	ldr	r2, [pc, #224]	@ (8005984 <USB_SetTurnaroundTime+0x124>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d306      	bcc.n	80058b6 <USB_SetTurnaroundTime+0x56>
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	4a37      	ldr	r2, [pc, #220]	@ (8005988 <USB_SetTurnaroundTime+0x128>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d202      	bcs.n	80058b6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80058b0:	230d      	movs	r3, #13
 80058b2:	617b      	str	r3, [r7, #20]
 80058b4:	e04c      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	4a33      	ldr	r2, [pc, #204]	@ (8005988 <USB_SetTurnaroundTime+0x128>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d306      	bcc.n	80058cc <USB_SetTurnaroundTime+0x6c>
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	4a32      	ldr	r2, [pc, #200]	@ (800598c <USB_SetTurnaroundTime+0x12c>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d802      	bhi.n	80058cc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80058c6:	230c      	movs	r3, #12
 80058c8:	617b      	str	r3, [r7, #20]
 80058ca:	e041      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	4a2f      	ldr	r2, [pc, #188]	@ (800598c <USB_SetTurnaroundTime+0x12c>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d906      	bls.n	80058e2 <USB_SetTurnaroundTime+0x82>
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	4a2e      	ldr	r2, [pc, #184]	@ (8005990 <USB_SetTurnaroundTime+0x130>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d802      	bhi.n	80058e2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80058dc:	230b      	movs	r3, #11
 80058de:	617b      	str	r3, [r7, #20]
 80058e0:	e036      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	4a2a      	ldr	r2, [pc, #168]	@ (8005990 <USB_SetTurnaroundTime+0x130>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d906      	bls.n	80058f8 <USB_SetTurnaroundTime+0x98>
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	4a29      	ldr	r2, [pc, #164]	@ (8005994 <USB_SetTurnaroundTime+0x134>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d802      	bhi.n	80058f8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80058f2:	230a      	movs	r3, #10
 80058f4:	617b      	str	r3, [r7, #20]
 80058f6:	e02b      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	4a26      	ldr	r2, [pc, #152]	@ (8005994 <USB_SetTurnaroundTime+0x134>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d906      	bls.n	800590e <USB_SetTurnaroundTime+0xae>
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	4a25      	ldr	r2, [pc, #148]	@ (8005998 <USB_SetTurnaroundTime+0x138>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d202      	bcs.n	800590e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005908:	2309      	movs	r3, #9
 800590a:	617b      	str	r3, [r7, #20]
 800590c:	e020      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	4a21      	ldr	r2, [pc, #132]	@ (8005998 <USB_SetTurnaroundTime+0x138>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d306      	bcc.n	8005924 <USB_SetTurnaroundTime+0xc4>
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	4a20      	ldr	r2, [pc, #128]	@ (800599c <USB_SetTurnaroundTime+0x13c>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d802      	bhi.n	8005924 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800591e:	2308      	movs	r3, #8
 8005920:	617b      	str	r3, [r7, #20]
 8005922:	e015      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	4a1d      	ldr	r2, [pc, #116]	@ (800599c <USB_SetTurnaroundTime+0x13c>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d906      	bls.n	800593a <USB_SetTurnaroundTime+0xda>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	4a1c      	ldr	r2, [pc, #112]	@ (80059a0 <USB_SetTurnaroundTime+0x140>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d202      	bcs.n	800593a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005934:	2307      	movs	r3, #7
 8005936:	617b      	str	r3, [r7, #20]
 8005938:	e00a      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800593a:	2306      	movs	r3, #6
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	e007      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005940:	79fb      	ldrb	r3, [r7, #7]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d102      	bne.n	800594c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005946:	2309      	movs	r3, #9
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	e001      	b.n	8005950 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800594c:	2309      	movs	r3, #9
 800594e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	68da      	ldr	r2, [r3, #12]
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	029b      	lsls	r3, r3, #10
 8005964:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005968:	431a      	orrs	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	371c      	adds	r7, #28
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	00d8acbf 	.word	0x00d8acbf
 8005980:	00e4e1c0 	.word	0x00e4e1c0
 8005984:	00f42400 	.word	0x00f42400
 8005988:	01067380 	.word	0x01067380
 800598c:	011a499f 	.word	0x011a499f
 8005990:	01312cff 	.word	0x01312cff
 8005994:	014ca43f 	.word	0x014ca43f
 8005998:	016e3600 	.word	0x016e3600
 800599c:	01a6ab1f 	.word	0x01a6ab1f
 80059a0:	01e84800 	.word	0x01e84800

080059a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	f043 0201 	orr.w	r2, r3, #1
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b083      	sub	sp, #12
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f023 0201 	bic.w	r2, r3, #1
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80059f4:	2300      	movs	r3, #0
 80059f6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a04:	78fb      	ldrb	r3, [r7, #3]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d115      	bne.n	8005a36 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a16:	200a      	movs	r0, #10
 8005a18:	f7fb fc74 	bl	8001304 <HAL_Delay>
      ms += 10U;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	330a      	adds	r3, #10
 8005a20:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f001 f939 	bl	8006c9a <USB_GetMode>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d01e      	beq.n	8005a6c <USB_SetCurrentMode+0x84>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a32:	d9f0      	bls.n	8005a16 <USB_SetCurrentMode+0x2e>
 8005a34:	e01a      	b.n	8005a6c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a36:	78fb      	ldrb	r3, [r7, #3]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d115      	bne.n	8005a68 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a48:	200a      	movs	r0, #10
 8005a4a:	f7fb fc5b 	bl	8001304 <HAL_Delay>
      ms += 10U;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	330a      	adds	r3, #10
 8005a52:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f001 f920 	bl	8006c9a <USB_GetMode>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <USB_SetCurrentMode+0x84>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a64:	d9f0      	bls.n	8005a48 <USB_SetCurrentMode+0x60>
 8005a66:	e001      	b.n	8005a6c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e005      	b.n	8005a78 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005a70:	d101      	bne.n	8005a76 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e000      	b.n	8005a78 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a80:	b084      	sub	sp, #16
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b086      	sub	sp, #24
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
 8005a8a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005a8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	613b      	str	r3, [r7, #16]
 8005a9e:	e009      	b.n	8005ab4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	3340      	adds	r3, #64	@ 0x40
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4413      	add	r3, r2
 8005aaa:	2200      	movs	r2, #0
 8005aac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	613b      	str	r3, [r7, #16]
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	2b0e      	cmp	r3, #14
 8005ab8:	d9f2      	bls.n	8005aa0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005aba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d11c      	bne.n	8005afc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ad0:	f043 0302 	orr.w	r3, r3, #2
 8005ad4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ada:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	639a      	str	r2, [r3, #56]	@ 0x38
 8005afa:	e00b      	b.n	8005b14 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b00:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b20:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d10d      	bne.n	8005b44 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005b28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d104      	bne.n	8005b3a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005b30:	2100      	movs	r1, #0
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f968 	bl	8005e08 <USB_SetDevSpeed>
 8005b38:	e008      	b.n	8005b4c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005b3a:	2101      	movs	r1, #1
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 f963 	bl	8005e08 <USB_SetDevSpeed>
 8005b42:	e003      	b.n	8005b4c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005b44:	2103      	movs	r1, #3
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f95e 	bl	8005e08 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b4c:	2110      	movs	r1, #16
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f8fa 	bl	8005d48 <USB_FlushTxFifo>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d001      	beq.n	8005b5e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 f924 	bl	8005dac <USB_FlushRxFifo>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d001      	beq.n	8005b6e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b74:	461a      	mov	r2, r3
 8005b76:	2300      	movs	r3, #0
 8005b78:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b80:	461a      	mov	r2, r3
 8005b82:	2300      	movs	r3, #0
 8005b84:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	2300      	movs	r3, #0
 8005b90:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b92:	2300      	movs	r3, #0
 8005b94:	613b      	str	r3, [r7, #16]
 8005b96:	e043      	b.n	8005c20 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	015a      	lsls	r2, r3, #5
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005baa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005bae:	d118      	bne.n	8005be2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10a      	bne.n	8005bcc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	015a      	lsls	r2, r3, #5
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005bc8:	6013      	str	r3, [r2, #0]
 8005bca:	e013      	b.n	8005bf4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bd8:	461a      	mov	r2, r3
 8005bda:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005bde:	6013      	str	r3, [r2, #0]
 8005be0:	e008      	b.n	8005bf4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	015a      	lsls	r2, r3, #5
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	4413      	add	r3, r2
 8005bea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bee:	461a      	mov	r2, r3
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	015a      	lsls	r2, r3, #5
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c00:	461a      	mov	r2, r3
 8005c02:	2300      	movs	r3, #0
 8005c04:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	015a      	lsls	r2, r3, #5
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c12:	461a      	mov	r2, r3
 8005c14:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005c18:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	613b      	str	r3, [r7, #16]
 8005c20:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005c24:	461a      	mov	r2, r3
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d3b5      	bcc.n	8005b98 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	613b      	str	r3, [r7, #16]
 8005c30:	e043      	b.n	8005cba <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	015a      	lsls	r2, r3, #5
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	4413      	add	r3, r2
 8005c3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c48:	d118      	bne.n	8005c7c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d10a      	bne.n	8005c66 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	015a      	lsls	r2, r3, #5
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	4413      	add	r3, r2
 8005c58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005c62:	6013      	str	r3, [r2, #0]
 8005c64:	e013      	b.n	8005c8e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c72:	461a      	mov	r2, r3
 8005c74:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	e008      	b.n	8005c8e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c88:	461a      	mov	r2, r3
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	015a      	lsls	r2, r3, #5
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cac:	461a      	mov	r2, r3
 8005cae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005cb2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	613b      	str	r3, [r7, #16]
 8005cba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d3b5      	bcc.n	8005c32 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cd8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005ce6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005ce8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d105      	bne.n	8005cfc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	f043 0210 	orr.w	r2, r3, #16
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	699a      	ldr	r2, [r3, #24]
 8005d00:	4b10      	ldr	r3, [pc, #64]	@ (8005d44 <USB_DevInit+0x2c4>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005d08:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d005      	beq.n	8005d1c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	699b      	ldr	r3, [r3, #24]
 8005d14:	f043 0208 	orr.w	r2, r3, #8
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005d1c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d107      	bne.n	8005d34 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d2c:	f043 0304 	orr.w	r3, r3, #4
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d40:	b004      	add	sp, #16
 8005d42:	4770      	bx	lr
 8005d44:	803c3800 	.word	0x803c3800

08005d48 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d62:	d901      	bls.n	8005d68 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e01b      	b.n	8005da0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	691b      	ldr	r3, [r3, #16]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	daf2      	bge.n	8005d56 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	019b      	lsls	r3, r3, #6
 8005d78:	f043 0220 	orr.w	r2, r3, #32
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	3301      	adds	r3, #1
 8005d84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d8c:	d901      	bls.n	8005d92 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e006      	b.n	8005da0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	f003 0320 	and.w	r3, r3, #32
 8005d9a:	2b20      	cmp	r3, #32
 8005d9c:	d0f0      	beq.n	8005d80 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005db4:	2300      	movs	r3, #0
 8005db6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	3301      	adds	r3, #1
 8005dbc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005dc4:	d901      	bls.n	8005dca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e018      	b.n	8005dfc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	daf2      	bge.n	8005db8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2210      	movs	r2, #16
 8005dda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	3301      	adds	r3, #1
 8005de0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005de8:	d901      	bls.n	8005dee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e006      	b.n	8005dfc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	f003 0310 	and.w	r3, r3, #16
 8005df6:	2b10      	cmp	r3, #16
 8005df8:	d0f0      	beq.n	8005ddc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	460b      	mov	r3, r1
 8005e12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	78fb      	ldrb	r3, [r7, #3]
 8005e22:	68f9      	ldr	r1, [r7, #12]
 8005e24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3714      	adds	r7, #20
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr

08005e3a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	b087      	sub	sp, #28
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f003 0306 	and.w	r3, r3, #6
 8005e52:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d102      	bne.n	8005e60 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	75fb      	strb	r3, [r7, #23]
 8005e5e:	e00a      	b.n	8005e76 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d002      	beq.n	8005e6c <USB_GetDevSpeed+0x32>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2b06      	cmp	r3, #6
 8005e6a:	d102      	bne.n	8005e72 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005e6c:	2302      	movs	r3, #2
 8005e6e:	75fb      	strb	r3, [r7, #23]
 8005e70:	e001      	b.n	8005e76 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005e72:	230f      	movs	r3, #15
 8005e74:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	371c      	adds	r7, #28
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	785b      	ldrb	r3, [r3, #1]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d13a      	bne.n	8005f16 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ea6:	69da      	ldr	r2, [r3, #28]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	2101      	movs	r1, #1
 8005eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	68f9      	ldr	r1, [r7, #12]
 8005eba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	015a      	lsls	r2, r3, #5
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	4413      	add	r3, r2
 8005eca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d155      	bne.n	8005f84 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	015a      	lsls	r2, r3, #5
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	4413      	add	r3, r2
 8005ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	791b      	ldrb	r3, [r3, #4]
 8005ef2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005ef4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	059b      	lsls	r3, r3, #22
 8005efa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005efc:	4313      	orrs	r3, r2
 8005efe:	68ba      	ldr	r2, [r7, #8]
 8005f00:	0151      	lsls	r1, r2, #5
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	440a      	add	r2, r1
 8005f06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f12:	6013      	str	r3, [r2, #0]
 8005f14:	e036      	b.n	8005f84 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f1c:	69da      	ldr	r2, [r3, #28]
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	781b      	ldrb	r3, [r3, #0]
 8005f22:	f003 030f 	and.w	r3, r3, #15
 8005f26:	2101      	movs	r1, #1
 8005f28:	fa01 f303 	lsl.w	r3, r1, r3
 8005f2c:	041b      	lsls	r3, r3, #16
 8005f2e:	68f9      	ldr	r1, [r7, #12]
 8005f30:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f34:	4313      	orrs	r3, r2
 8005f36:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	015a      	lsls	r2, r3, #5
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	4413      	add	r3, r2
 8005f40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d11a      	bne.n	8005f84 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	015a      	lsls	r2, r3, #5
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	791b      	ldrb	r3, [r3, #4]
 8005f68:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005f6a:	430b      	orrs	r3, r1
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	0151      	lsls	r1, r2, #5
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	440a      	add	r2, r1
 8005f76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f82:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
	...

08005f94 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	785b      	ldrb	r3, [r3, #1]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d161      	bne.n	8006074 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	015a      	lsls	r2, r3, #5
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fc2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fc6:	d11f      	bne.n	8006008 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	015a      	lsls	r2, r3, #5
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	4413      	add	r3, r2
 8005fd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68ba      	ldr	r2, [r7, #8]
 8005fd8:	0151      	lsls	r1, r2, #5
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	440a      	add	r2, r1
 8005fde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fe2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005fe6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	0151      	lsls	r1, r2, #5
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	440a      	add	r2, r1
 8005ffe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006002:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006006:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800600e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	f003 030f 	and.w	r3, r3, #15
 8006018:	2101      	movs	r1, #1
 800601a:	fa01 f303 	lsl.w	r3, r1, r3
 800601e:	b29b      	uxth	r3, r3
 8006020:	43db      	mvns	r3, r3
 8006022:	68f9      	ldr	r1, [r7, #12]
 8006024:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006028:	4013      	ands	r3, r2
 800602a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006032:	69da      	ldr	r2, [r3, #28]
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	f003 030f 	and.w	r3, r3, #15
 800603c:	2101      	movs	r1, #1
 800603e:	fa01 f303 	lsl.w	r3, r1, r3
 8006042:	b29b      	uxth	r3, r3
 8006044:	43db      	mvns	r3, r3
 8006046:	68f9      	ldr	r1, [r7, #12]
 8006048:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800604c:	4013      	ands	r3, r2
 800604e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	015a      	lsls	r2, r3, #5
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	4413      	add	r3, r2
 8006058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	0159      	lsls	r1, r3, #5
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	440b      	add	r3, r1
 8006066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800606a:	4619      	mov	r1, r3
 800606c:	4b35      	ldr	r3, [pc, #212]	@ (8006144 <USB_DeactivateEndpoint+0x1b0>)
 800606e:	4013      	ands	r3, r2
 8006070:	600b      	str	r3, [r1, #0]
 8006072:	e060      	b.n	8006136 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	015a      	lsls	r2, r3, #5
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	4413      	add	r3, r2
 800607c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006086:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800608a:	d11f      	bne.n	80060cc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	015a      	lsls	r2, r3, #5
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4413      	add	r3, r2
 8006094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68ba      	ldr	r2, [r7, #8]
 800609c:	0151      	lsls	r1, r2, #5
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	440a      	add	r2, r1
 80060a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060aa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	015a      	lsls	r2, r3, #5
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	4413      	add	r3, r2
 80060b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	0151      	lsls	r1, r2, #5
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	440a      	add	r2, r1
 80060c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060ca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	f003 030f 	and.w	r3, r3, #15
 80060dc:	2101      	movs	r1, #1
 80060de:	fa01 f303 	lsl.w	r3, r1, r3
 80060e2:	041b      	lsls	r3, r3, #16
 80060e4:	43db      	mvns	r3, r3
 80060e6:	68f9      	ldr	r1, [r7, #12]
 80060e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060ec:	4013      	ands	r3, r2
 80060ee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060f6:	69da      	ldr	r2, [r3, #28]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	f003 030f 	and.w	r3, r3, #15
 8006100:	2101      	movs	r1, #1
 8006102:	fa01 f303 	lsl.w	r3, r1, r3
 8006106:	041b      	lsls	r3, r3, #16
 8006108:	43db      	mvns	r3, r3
 800610a:	68f9      	ldr	r1, [r7, #12]
 800610c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006110:	4013      	ands	r3, r2
 8006112:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	015a      	lsls	r2, r3, #5
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	4413      	add	r3, r2
 800611c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	0159      	lsls	r1, r3, #5
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	440b      	add	r3, r1
 800612a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800612e:	4619      	mov	r1, r3
 8006130:	4b05      	ldr	r3, [pc, #20]	@ (8006148 <USB_DeactivateEndpoint+0x1b4>)
 8006132:	4013      	ands	r3, r2
 8006134:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr
 8006144:	ec337800 	.word	0xec337800
 8006148:	eff37800 	.word	0xeff37800

0800614c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b08a      	sub	sp, #40	@ 0x28
 8006150:	af02      	add	r7, sp, #8
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	4613      	mov	r3, r2
 8006158:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	785b      	ldrb	r3, [r3, #1]
 8006168:	2b01      	cmp	r3, #1
 800616a:	f040 817a 	bne.w	8006462 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d132      	bne.n	80061dc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	015a      	lsls	r2, r3, #5
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	4413      	add	r3, r2
 800617e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	69ba      	ldr	r2, [r7, #24]
 8006186:	0151      	lsls	r1, r2, #5
 8006188:	69fa      	ldr	r2, [r7, #28]
 800618a:	440a      	add	r2, r1
 800618c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006190:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006194:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006198:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	015a      	lsls	r2, r3, #5
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	4413      	add	r3, r2
 80061a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	69ba      	ldr	r2, [r7, #24]
 80061aa:	0151      	lsls	r1, r2, #5
 80061ac:	69fa      	ldr	r2, [r7, #28]
 80061ae:	440a      	add	r2, r1
 80061b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	015a      	lsls	r2, r3, #5
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	4413      	add	r3, r2
 80061c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	0151      	lsls	r1, r2, #5
 80061cc:	69fa      	ldr	r2, [r7, #28]
 80061ce:	440a      	add	r2, r1
 80061d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061d4:	0cdb      	lsrs	r3, r3, #19
 80061d6:	04db      	lsls	r3, r3, #19
 80061d8:	6113      	str	r3, [r2, #16]
 80061da:	e092      	b.n	8006302 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	015a      	lsls	r2, r3, #5
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	4413      	add	r3, r2
 80061e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	0151      	lsls	r1, r2, #5
 80061ee:	69fa      	ldr	r2, [r7, #28]
 80061f0:	440a      	add	r2, r1
 80061f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061f6:	0cdb      	lsrs	r3, r3, #19
 80061f8:	04db      	lsls	r3, r3, #19
 80061fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	015a      	lsls	r2, r3, #5
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	4413      	add	r3, r2
 8006204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	0151      	lsls	r1, r2, #5
 800620e:	69fa      	ldr	r2, [r7, #28]
 8006210:	440a      	add	r2, r1
 8006212:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006216:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800621a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800621e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d11a      	bne.n	800625c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	691a      	ldr	r2, [r3, #16]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	429a      	cmp	r2, r3
 8006230:	d903      	bls.n	800623a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	689a      	ldr	r2, [r3, #8]
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	015a      	lsls	r2, r3, #5
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	4413      	add	r3, r2
 8006242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	69ba      	ldr	r2, [r7, #24]
 800624a:	0151      	lsls	r1, r2, #5
 800624c:	69fa      	ldr	r2, [r7, #28]
 800624e:	440a      	add	r2, r1
 8006250:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006254:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006258:	6113      	str	r3, [r2, #16]
 800625a:	e01b      	b.n	8006294 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	015a      	lsls	r2, r3, #5
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	4413      	add	r3, r2
 8006264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006268:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	6919      	ldr	r1, [r3, #16]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	440b      	add	r3, r1
 8006274:	1e59      	subs	r1, r3, #1
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	fbb1 f3f3 	udiv	r3, r1, r3
 800627e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006280:	4ba2      	ldr	r3, [pc, #648]	@ (800650c <USB_EPStartXfer+0x3c0>)
 8006282:	400b      	ands	r3, r1
 8006284:	69b9      	ldr	r1, [r7, #24]
 8006286:	0148      	lsls	r0, r1, #5
 8006288:	69f9      	ldr	r1, [r7, #28]
 800628a:	4401      	add	r1, r0
 800628c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006290:	4313      	orrs	r3, r2
 8006292:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	015a      	lsls	r2, r3, #5
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	4413      	add	r3, r2
 800629c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062a0:	691a      	ldr	r2, [r3, #16]
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062aa:	69b9      	ldr	r1, [r7, #24]
 80062ac:	0148      	lsls	r0, r1, #5
 80062ae:	69f9      	ldr	r1, [r7, #28]
 80062b0:	4401      	add	r1, r0
 80062b2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80062b6:	4313      	orrs	r3, r2
 80062b8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	791b      	ldrb	r3, [r3, #4]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d11f      	bne.n	8006302 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	015a      	lsls	r2, r3, #5
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	4413      	add	r3, r2
 80062ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	69ba      	ldr	r2, [r7, #24]
 80062d2:	0151      	lsls	r1, r2, #5
 80062d4:	69fa      	ldr	r2, [r7, #28]
 80062d6:	440a      	add	r2, r1
 80062d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062dc:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80062e0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	015a      	lsls	r2, r3, #5
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	4413      	add	r3, r2
 80062ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	69ba      	ldr	r2, [r7, #24]
 80062f2:	0151      	lsls	r1, r2, #5
 80062f4:	69fa      	ldr	r2, [r7, #28]
 80062f6:	440a      	add	r2, r1
 80062f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006300:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006302:	79fb      	ldrb	r3, [r7, #7]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d14b      	bne.n	80063a0 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	69db      	ldr	r3, [r3, #28]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d009      	beq.n	8006324 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	015a      	lsls	r2, r3, #5
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	4413      	add	r3, r2
 8006318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800631c:	461a      	mov	r2, r3
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	791b      	ldrb	r3, [r3, #4]
 8006328:	2b01      	cmp	r3, #1
 800632a:	d128      	bne.n	800637e <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006338:	2b00      	cmp	r3, #0
 800633a:	d110      	bne.n	800635e <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	015a      	lsls	r2, r3, #5
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	4413      	add	r3, r2
 8006344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69ba      	ldr	r2, [r7, #24]
 800634c:	0151      	lsls	r1, r2, #5
 800634e:	69fa      	ldr	r2, [r7, #28]
 8006350:	440a      	add	r2, r1
 8006352:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006356:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800635a:	6013      	str	r3, [r2, #0]
 800635c:	e00f      	b.n	800637e <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800635e:	69bb      	ldr	r3, [r7, #24]
 8006360:	015a      	lsls	r2, r3, #5
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	4413      	add	r3, r2
 8006366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	0151      	lsls	r1, r2, #5
 8006370:	69fa      	ldr	r2, [r7, #28]
 8006372:	440a      	add	r2, r1
 8006374:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800637c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	015a      	lsls	r2, r3, #5
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	4413      	add	r3, r2
 8006386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	0151      	lsls	r1, r2, #5
 8006390:	69fa      	ldr	r2, [r7, #28]
 8006392:	440a      	add	r2, r1
 8006394:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006398:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800639c:	6013      	str	r3, [r2, #0]
 800639e:	e165      	b.n	800666c <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	69ba      	ldr	r2, [r7, #24]
 80063b0:	0151      	lsls	r1, r2, #5
 80063b2:	69fa      	ldr	r2, [r7, #28]
 80063b4:	440a      	add	r2, r1
 80063b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063ba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80063be:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	791b      	ldrb	r3, [r3, #4]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d015      	beq.n	80063f4 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	f000 814d 	beq.w	800666c <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	2101      	movs	r1, #1
 80063e4:	fa01 f303 	lsl.w	r3, r1, r3
 80063e8:	69f9      	ldr	r1, [r7, #28]
 80063ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063ee:	4313      	orrs	r3, r2
 80063f0:	634b      	str	r3, [r1, #52]	@ 0x34
 80063f2:	e13b      	b.n	800666c <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006400:	2b00      	cmp	r3, #0
 8006402:	d110      	bne.n	8006426 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	015a      	lsls	r2, r3, #5
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	4413      	add	r3, r2
 800640c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	69ba      	ldr	r2, [r7, #24]
 8006414:	0151      	lsls	r1, r2, #5
 8006416:	69fa      	ldr	r2, [r7, #28]
 8006418:	440a      	add	r2, r1
 800641a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800641e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006422:	6013      	str	r3, [r2, #0]
 8006424:	e00f      	b.n	8006446 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	4413      	add	r3, r2
 800642e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	69ba      	ldr	r2, [r7, #24]
 8006436:	0151      	lsls	r1, r2, #5
 8006438:	69fa      	ldr	r2, [r7, #28]
 800643a:	440a      	add	r2, r1
 800643c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006444:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	68d9      	ldr	r1, [r3, #12]
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	781a      	ldrb	r2, [r3, #0]
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	b298      	uxth	r0, r3
 8006454:	79fb      	ldrb	r3, [r7, #7]
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	4603      	mov	r3, r0
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 f9b8 	bl	80067d0 <USB_WritePacket>
 8006460:	e104      	b.n	800666c <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	015a      	lsls	r2, r3, #5
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	4413      	add	r3, r2
 800646a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	69ba      	ldr	r2, [r7, #24]
 8006472:	0151      	lsls	r1, r2, #5
 8006474:	69fa      	ldr	r2, [r7, #28]
 8006476:	440a      	add	r2, r1
 8006478:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800647c:	0cdb      	lsrs	r3, r3, #19
 800647e:	04db      	lsls	r3, r3, #19
 8006480:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	015a      	lsls	r2, r3, #5
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	4413      	add	r3, r2
 800648a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	69ba      	ldr	r2, [r7, #24]
 8006492:	0151      	lsls	r1, r2, #5
 8006494:	69fa      	ldr	r2, [r7, #28]
 8006496:	440a      	add	r2, r1
 8006498:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800649c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80064a0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80064a4:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d131      	bne.n	8006510 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	691b      	ldr	r3, [r3, #16]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d003      	beq.n	80064bc <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	689a      	ldr	r2, [r3, #8]
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	689a      	ldr	r2, [r3, #8]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	015a      	lsls	r2, r3, #5
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	4413      	add	r3, r2
 80064cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064d0:	691a      	ldr	r2, [r3, #16]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064da:	69b9      	ldr	r1, [r7, #24]
 80064dc:	0148      	lsls	r0, r1, #5
 80064de:	69f9      	ldr	r1, [r7, #28]
 80064e0:	4401      	add	r1, r0
 80064e2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80064e6:	4313      	orrs	r3, r2
 80064e8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	015a      	lsls	r2, r3, #5
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	4413      	add	r3, r2
 80064f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	69ba      	ldr	r2, [r7, #24]
 80064fa:	0151      	lsls	r1, r2, #5
 80064fc:	69fa      	ldr	r2, [r7, #28]
 80064fe:	440a      	add	r2, r1
 8006500:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006504:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006508:	6113      	str	r3, [r2, #16]
 800650a:	e061      	b.n	80065d0 <USB_EPStartXfer+0x484>
 800650c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d123      	bne.n	8006560 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	4413      	add	r3, r2
 8006520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006524:	691a      	ldr	r2, [r3, #16]
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800652e:	69b9      	ldr	r1, [r7, #24]
 8006530:	0148      	lsls	r0, r1, #5
 8006532:	69f9      	ldr	r1, [r7, #28]
 8006534:	4401      	add	r1, r0
 8006536:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800653a:	4313      	orrs	r3, r2
 800653c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	015a      	lsls	r2, r3, #5
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	4413      	add	r3, r2
 8006546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	69ba      	ldr	r2, [r7, #24]
 800654e:	0151      	lsls	r1, r2, #5
 8006550:	69fa      	ldr	r2, [r7, #28]
 8006552:	440a      	add	r2, r1
 8006554:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006558:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800655c:	6113      	str	r3, [r2, #16]
 800655e:	e037      	b.n	80065d0 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	691a      	ldr	r2, [r3, #16]
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	4413      	add	r3, r2
 800656a:	1e5a      	subs	r2, r3, #1
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	fbb2 f3f3 	udiv	r3, r2, r3
 8006574:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	8afa      	ldrh	r2, [r7, #22]
 800657c:	fb03 f202 	mul.w	r2, r3, r2
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	015a      	lsls	r2, r3, #5
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	4413      	add	r3, r2
 800658c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006590:	691a      	ldr	r2, [r3, #16]
 8006592:	8afb      	ldrh	r3, [r7, #22]
 8006594:	04d9      	lsls	r1, r3, #19
 8006596:	4b38      	ldr	r3, [pc, #224]	@ (8006678 <USB_EPStartXfer+0x52c>)
 8006598:	400b      	ands	r3, r1
 800659a:	69b9      	ldr	r1, [r7, #24]
 800659c:	0148      	lsls	r0, r1, #5
 800659e:	69f9      	ldr	r1, [r7, #28]
 80065a0:	4401      	add	r1, r0
 80065a2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80065a6:	4313      	orrs	r3, r2
 80065a8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	015a      	lsls	r2, r3, #5
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	4413      	add	r3, r2
 80065b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065b6:	691a      	ldr	r2, [r3, #16]
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	6a1b      	ldr	r3, [r3, #32]
 80065bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065c0:	69b9      	ldr	r1, [r7, #24]
 80065c2:	0148      	lsls	r0, r1, #5
 80065c4:	69f9      	ldr	r1, [r7, #28]
 80065c6:	4401      	add	r1, r0
 80065c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80065cc:	4313      	orrs	r3, r2
 80065ce:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80065d0:	79fb      	ldrb	r3, [r7, #7]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d10d      	bne.n	80065f2 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d009      	beq.n	80065f2 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	68d9      	ldr	r1, [r3, #12]
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	015a      	lsls	r2, r3, #5
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	4413      	add	r3, r2
 80065ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ee:	460a      	mov	r2, r1
 80065f0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	791b      	ldrb	r3, [r3, #4]
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d128      	bne.n	800664c <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006606:	2b00      	cmp	r3, #0
 8006608:	d110      	bne.n	800662c <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	015a      	lsls	r2, r3, #5
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	4413      	add	r3, r2
 8006612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	0151      	lsls	r1, r2, #5
 800661c:	69fa      	ldr	r2, [r7, #28]
 800661e:	440a      	add	r2, r1
 8006620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006624:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006628:	6013      	str	r3, [r2, #0]
 800662a:	e00f      	b.n	800664c <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	015a      	lsls	r2, r3, #5
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	4413      	add	r3, r2
 8006634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69ba      	ldr	r2, [r7, #24]
 800663c:	0151      	lsls	r1, r2, #5
 800663e:	69fa      	ldr	r2, [r7, #28]
 8006640:	440a      	add	r2, r1
 8006642:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006646:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800664a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	015a      	lsls	r2, r3, #5
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	4413      	add	r3, r2
 8006654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	69ba      	ldr	r2, [r7, #24]
 800665c:	0151      	lsls	r1, r2, #5
 800665e:	69fa      	ldr	r2, [r7, #28]
 8006660:	440a      	add	r2, r1
 8006662:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006666:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800666a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3720      	adds	r7, #32
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	1ff80000 	.word	0x1ff80000

0800667c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800667c:	b480      	push	{r7}
 800667e:	b087      	sub	sp, #28
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006686:	2300      	movs	r3, #0
 8006688:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800668a:	2300      	movs	r3, #0
 800668c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	785b      	ldrb	r3, [r3, #1]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d14a      	bne.n	8006730 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066b2:	f040 8086 	bne.w	80067c2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	015a      	lsls	r2, r3, #5
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	4413      	add	r3, r2
 80066c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	7812      	ldrb	r2, [r2, #0]
 80066ca:	0151      	lsls	r1, r2, #5
 80066cc:	693a      	ldr	r2, [r7, #16]
 80066ce:	440a      	add	r2, r1
 80066d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80066d8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	015a      	lsls	r2, r3, #5
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	4413      	add	r3, r2
 80066e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	7812      	ldrb	r2, [r2, #0]
 80066ee:	0151      	lsls	r1, r2, #5
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	440a      	add	r2, r1
 80066f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	3301      	adds	r3, #1
 8006702:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f242 7210 	movw	r2, #10000	@ 0x2710
 800670a:	4293      	cmp	r3, r2
 800670c:	d902      	bls.n	8006714 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	75fb      	strb	r3, [r7, #23]
          break;
 8006712:	e056      	b.n	80067c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	015a      	lsls	r2, r3, #5
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	4413      	add	r3, r2
 800671e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006728:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800672c:	d0e7      	beq.n	80066fe <USB_EPStopXfer+0x82>
 800672e:	e048      	b.n	80067c2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	4413      	add	r3, r2
 800673a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006744:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006748:	d13b      	bne.n	80067c2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	015a      	lsls	r2, r3, #5
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	4413      	add	r3, r2
 8006754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	683a      	ldr	r2, [r7, #0]
 800675c:	7812      	ldrb	r2, [r2, #0]
 800675e:	0151      	lsls	r1, r2, #5
 8006760:	693a      	ldr	r2, [r7, #16]
 8006762:	440a      	add	r2, r1
 8006764:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006768:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800676c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	015a      	lsls	r2, r3, #5
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	4413      	add	r3, r2
 8006778:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	683a      	ldr	r2, [r7, #0]
 8006780:	7812      	ldrb	r2, [r2, #0]
 8006782:	0151      	lsls	r1, r2, #5
 8006784:	693a      	ldr	r2, [r7, #16]
 8006786:	440a      	add	r2, r1
 8006788:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800678c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006790:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	3301      	adds	r3, #1
 8006796:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800679e:	4293      	cmp	r3, r2
 80067a0:	d902      	bls.n	80067a8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	75fb      	strb	r3, [r7, #23]
          break;
 80067a6:	e00c      	b.n	80067c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	015a      	lsls	r2, r3, #5
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	4413      	add	r3, r2
 80067b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067c0:	d0e7      	beq.n	8006792 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80067c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	371c      	adds	r7, #28
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b089      	sub	sp, #36	@ 0x24
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	4611      	mov	r1, r2
 80067dc:	461a      	mov	r2, r3
 80067de:	460b      	mov	r3, r1
 80067e0:	71fb      	strb	r3, [r7, #7]
 80067e2:	4613      	mov	r3, r2
 80067e4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80067ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d123      	bne.n	800683e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80067f6:	88bb      	ldrh	r3, [r7, #4]
 80067f8:	3303      	adds	r3, #3
 80067fa:	089b      	lsrs	r3, r3, #2
 80067fc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80067fe:	2300      	movs	r3, #0
 8006800:	61bb      	str	r3, [r7, #24]
 8006802:	e018      	b.n	8006836 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006804:	79fb      	ldrb	r3, [r7, #7]
 8006806:	031a      	lsls	r2, r3, #12
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	4413      	add	r3, r2
 800680c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006810:	461a      	mov	r2, r3
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	3301      	adds	r3, #1
 800681c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800681e:	69fb      	ldr	r3, [r7, #28]
 8006820:	3301      	adds	r3, #1
 8006822:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	3301      	adds	r3, #1
 8006828:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	3301      	adds	r3, #1
 800682e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	3301      	adds	r3, #1
 8006834:	61bb      	str	r3, [r7, #24]
 8006836:	69ba      	ldr	r2, [r7, #24]
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	429a      	cmp	r2, r3
 800683c:	d3e2      	bcc.n	8006804 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3724      	adds	r7, #36	@ 0x24
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800684c:	b480      	push	{r7}
 800684e:	b08b      	sub	sp, #44	@ 0x2c
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	4613      	mov	r3, r2
 8006858:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006862:	88fb      	ldrh	r3, [r7, #6]
 8006864:	089b      	lsrs	r3, r3, #2
 8006866:	b29b      	uxth	r3, r3
 8006868:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800686a:	88fb      	ldrh	r3, [r7, #6]
 800686c:	f003 0303 	and.w	r3, r3, #3
 8006870:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006872:	2300      	movs	r3, #0
 8006874:	623b      	str	r3, [r7, #32]
 8006876:	e014      	b.n	80068a2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006882:	601a      	str	r2, [r3, #0]
    pDest++;
 8006884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006886:	3301      	adds	r3, #1
 8006888:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	3301      	adds	r3, #1
 800688e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006892:	3301      	adds	r3, #1
 8006894:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006898:	3301      	adds	r3, #1
 800689a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	3301      	adds	r3, #1
 80068a0:	623b      	str	r3, [r7, #32]
 80068a2:	6a3a      	ldr	r2, [r7, #32]
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d3e6      	bcc.n	8006878 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80068aa:	8bfb      	ldrh	r3, [r7, #30]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d01e      	beq.n	80068ee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80068b0:	2300      	movs	r3, #0
 80068b2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068ba:	461a      	mov	r2, r3
 80068bc:	f107 0310 	add.w	r3, r7, #16
 80068c0:	6812      	ldr	r2, [r2, #0]
 80068c2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	6a3b      	ldr	r3, [r7, #32]
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	00db      	lsls	r3, r3, #3
 80068cc:	fa22 f303 	lsr.w	r3, r2, r3
 80068d0:	b2da      	uxtb	r2, r3
 80068d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d4:	701a      	strb	r2, [r3, #0]
      i++;
 80068d6:	6a3b      	ldr	r3, [r7, #32]
 80068d8:	3301      	adds	r3, #1
 80068da:	623b      	str	r3, [r7, #32]
      pDest++;
 80068dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068de:	3301      	adds	r3, #1
 80068e0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80068e2:	8bfb      	ldrh	r3, [r7, #30]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80068e8:	8bfb      	ldrh	r3, [r7, #30]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1ea      	bne.n	80068c4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80068ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	372c      	adds	r7, #44	@ 0x2c
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b085      	sub	sp, #20
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	785b      	ldrb	r3, [r3, #1]
 8006914:	2b01      	cmp	r3, #1
 8006916:	d12c      	bne.n	8006972 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	015a      	lsls	r2, r3, #5
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2b00      	cmp	r3, #0
 8006928:	db12      	blt.n	8006950 <USB_EPSetStall+0x54>
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00f      	beq.n	8006950 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	015a      	lsls	r2, r3, #5
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	4413      	add	r3, r2
 8006938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68ba      	ldr	r2, [r7, #8]
 8006940:	0151      	lsls	r1, r2, #5
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	440a      	add	r2, r1
 8006946:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800694a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800694e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	015a      	lsls	r2, r3, #5
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	4413      	add	r3, r2
 8006958:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68ba      	ldr	r2, [r7, #8]
 8006960:	0151      	lsls	r1, r2, #5
 8006962:	68fa      	ldr	r2, [r7, #12]
 8006964:	440a      	add	r2, r1
 8006966:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800696a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800696e:	6013      	str	r3, [r2, #0]
 8006970:	e02b      	b.n	80069ca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	015a      	lsls	r2, r3, #5
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	4413      	add	r3, r2
 800697a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	db12      	blt.n	80069aa <USB_EPSetStall+0xae>
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00f      	beq.n	80069aa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	015a      	lsls	r2, r3, #5
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	4413      	add	r3, r2
 8006992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	0151      	lsls	r1, r2, #5
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	440a      	add	r2, r1
 80069a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80069a8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	015a      	lsls	r2, r3, #5
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	4413      	add	r3, r2
 80069b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	0151      	lsls	r1, r2, #5
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	440a      	add	r2, r1
 80069c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80069c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3714      	adds	r7, #20
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	785b      	ldrb	r3, [r3, #1]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d128      	bne.n	8006a46 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	015a      	lsls	r2, r3, #5
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	4413      	add	r3, r2
 80069fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	0151      	lsls	r1, r2, #5
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	440a      	add	r2, r1
 8006a0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a12:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	791b      	ldrb	r3, [r3, #4]
 8006a18:	2b03      	cmp	r3, #3
 8006a1a:	d003      	beq.n	8006a24 <USB_EPClearStall+0x4c>
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	791b      	ldrb	r3, [r3, #4]
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d138      	bne.n	8006a96 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68ba      	ldr	r2, [r7, #8]
 8006a34:	0151      	lsls	r1, r2, #5
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	440a      	add	r2, r1
 8006a3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a42:	6013      	str	r3, [r2, #0]
 8006a44:	e027      	b.n	8006a96 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	015a      	lsls	r2, r3, #5
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	0151      	lsls	r1, r2, #5
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	440a      	add	r2, r1
 8006a5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a60:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a64:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	791b      	ldrb	r3, [r3, #4]
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	d003      	beq.n	8006a76 <USB_EPClearStall+0x9e>
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	791b      	ldrb	r3, [r3, #4]
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d10f      	bne.n	8006a96 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	015a      	lsls	r2, r3, #5
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68ba      	ldr	r2, [r7, #8]
 8006a86:	0151      	lsls	r1, r2, #5
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	440a      	add	r2, r1
 8006a8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a94:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b085      	sub	sp, #20
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	460b      	mov	r3, r1
 8006aae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ac2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006ac6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	78fb      	ldrb	r3, [r7, #3]
 8006ad2:	011b      	lsls	r3, r3, #4
 8006ad4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006ad8:	68f9      	ldr	r1, [r7, #12]
 8006ada:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006b0a:	f023 0303 	bic.w	r3, r3, #3
 8006b0e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	68fa      	ldr	r2, [r7, #12]
 8006b1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b1e:	f023 0302 	bic.w	r3, r3, #2
 8006b22:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3714      	adds	r7, #20
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b085      	sub	sp, #20
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68fa      	ldr	r2, [r7, #12]
 8006b48:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006b4c:	f023 0303 	bic.w	r3, r3, #3
 8006b50:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b60:	f043 0302 	orr.w	r3, r3, #2
 8006b64:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b66:	2300      	movs	r3, #0
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3714      	adds	r7, #20
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr

08006b74 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	4013      	ands	r3, r2
 8006b8a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b085      	sub	sp, #20
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bb6:	69db      	ldr	r3, [r3, #28]
 8006bb8:	68ba      	ldr	r2, [r7, #8]
 8006bba:	4013      	ands	r3, r2
 8006bbc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	0c1b      	lsrs	r3, r3, #16
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3714      	adds	r7, #20
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b085      	sub	sp, #20
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bea:	69db      	ldr	r3, [r3, #28]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	4013      	ands	r3, r2
 8006bf0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	b29b      	uxth	r3, r3
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3714      	adds	r7, #20
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr

08006c02 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006c02:	b480      	push	{r7}
 8006c04:	b085      	sub	sp, #20
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006c12:	78fb      	ldrb	r3, [r7, #3]
 8006c14:	015a      	lsls	r2, r3, #5
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	4413      	add	r3, r2
 8006c1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c28:	695b      	ldr	r3, [r3, #20]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006c30:	68bb      	ldr	r3, [r7, #8]
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3714      	adds	r7, #20
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr

08006c3e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006c3e:	b480      	push	{r7}
 8006c40:	b087      	sub	sp, #28
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	460b      	mov	r3, r1
 8006c48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c54:	691b      	ldr	r3, [r3, #16]
 8006c56:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c60:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006c62:	78fb      	ldrb	r3, [r7, #3]
 8006c64:	f003 030f 	and.w	r3, r3, #15
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c6e:	01db      	lsls	r3, r3, #7
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	693a      	ldr	r2, [r7, #16]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006c78:	78fb      	ldrb	r3, [r7, #3]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	4013      	ands	r3, r2
 8006c8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006c8c:	68bb      	ldr	r3, [r7, #8]
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	371c      	adds	r7, #28
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr

08006c9a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c9a:	b480      	push	{r7}
 8006c9c:	b083      	sub	sp, #12
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	f003 0301 	and.w	r3, r3, #1
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	370c      	adds	r7, #12
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr

08006cb6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b085      	sub	sp, #20
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cd0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006cd4:	f023 0307 	bic.w	r3, r3, #7
 8006cd8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	68fa      	ldr	r2, [r7, #12]
 8006ce4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3714      	adds	r7, #20
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b087      	sub	sp, #28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	460b      	mov	r3, r1
 8006d06:	607a      	str	r2, [r7, #4]
 8006d08:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	333c      	adds	r3, #60	@ 0x3c
 8006d12:	3304      	adds	r3, #4
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	4a26      	ldr	r2, [pc, #152]	@ (8006db4 <USB_EP0_OutStart+0xb8>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d90a      	bls.n	8006d36 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d30:	d101      	bne.n	8006d36 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006d32:	2300      	movs	r3, #0
 8006d34:	e037      	b.n	8006da6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	2300      	movs	r3, #0
 8006d40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d50:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d64:	f043 0318 	orr.w	r3, r3, #24
 8006d68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	697a      	ldr	r2, [r7, #20]
 8006d74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d78:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006d7c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006d7e:	7afb      	ldrb	r3, [r7, #11]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d10f      	bne.n	8006da4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	697a      	ldr	r2, [r7, #20]
 8006d9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d9e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006da2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	371c      	adds	r7, #28
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop
 8006db4:	4f54300a 	.word	0x4f54300a

08006db8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dd0:	d901      	bls.n	8006dd6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e01b      	b.n	8006e0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	daf2      	bge.n	8006dc4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006dde:	2300      	movs	r3, #0
 8006de0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	f043 0201 	orr.w	r2, r3, #1
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	3301      	adds	r3, #1
 8006df2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dfa:	d901      	bls.n	8006e00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006dfc:	2303      	movs	r3, #3
 8006dfe:	e006      	b.n	8006e0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	f003 0301 	and.w	r3, r3, #1
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d0f0      	beq.n	8006dee <USB_CoreReset+0x36>

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
	...

08006e1c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	460b      	mov	r3, r1
 8006e26:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e28:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006e2c:	f002 fc7e 	bl	800972c <USBD_static_malloc>
 8006e30:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d109      	bne.n	8006e4c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	32b0      	adds	r2, #176	@ 0xb0
 8006e42:	2100      	movs	r1, #0
 8006e44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006e48:	2302      	movs	r3, #2
 8006e4a:	e0d4      	b.n	8006ff6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006e4c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006e50:	2100      	movs	r1, #0
 8006e52:	68f8      	ldr	r0, [r7, #12]
 8006e54:	f002 fce2 	bl	800981c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	32b0      	adds	r2, #176	@ 0xb0
 8006e62:	68f9      	ldr	r1, [r7, #12]
 8006e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	32b0      	adds	r2, #176	@ 0xb0
 8006e72:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	7c1b      	ldrb	r3, [r3, #16]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d138      	bne.n	8006ef6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006e84:	4b5e      	ldr	r3, [pc, #376]	@ (8007000 <USBD_CDC_Init+0x1e4>)
 8006e86:	7819      	ldrb	r1, [r3, #0]
 8006e88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e8c:	2202      	movs	r2, #2
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f002 fb29 	bl	80094e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006e94:	4b5a      	ldr	r3, [pc, #360]	@ (8007000 <USBD_CDC_Init+0x1e4>)
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	f003 020f 	and.w	r2, r3, #15
 8006e9c:	6879      	ldr	r1, [r7, #4]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	4413      	add	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	440b      	add	r3, r1
 8006ea8:	3324      	adds	r3, #36	@ 0x24
 8006eaa:	2201      	movs	r2, #1
 8006eac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006eae:	4b55      	ldr	r3, [pc, #340]	@ (8007004 <USBD_CDC_Init+0x1e8>)
 8006eb0:	7819      	ldrb	r1, [r3, #0]
 8006eb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f002 fb14 	bl	80094e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006ebe:	4b51      	ldr	r3, [pc, #324]	@ (8007004 <USBD_CDC_Init+0x1e8>)
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	f003 020f 	and.w	r2, r3, #15
 8006ec6:	6879      	ldr	r1, [r7, #4]
 8006ec8:	4613      	mov	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	440b      	add	r3, r1
 8006ed2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006eda:	4b4b      	ldr	r3, [pc, #300]	@ (8007008 <USBD_CDC_Init+0x1ec>)
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	f003 020f 	and.w	r2, r3, #15
 8006ee2:	6879      	ldr	r1, [r7, #4]
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	4413      	add	r3, r2
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	440b      	add	r3, r1
 8006eee:	3326      	adds	r3, #38	@ 0x26
 8006ef0:	2210      	movs	r2, #16
 8006ef2:	801a      	strh	r2, [r3, #0]
 8006ef4:	e035      	b.n	8006f62 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006ef6:	4b42      	ldr	r3, [pc, #264]	@ (8007000 <USBD_CDC_Init+0x1e4>)
 8006ef8:	7819      	ldrb	r1, [r3, #0]
 8006efa:	2340      	movs	r3, #64	@ 0x40
 8006efc:	2202      	movs	r2, #2
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f002 faf1 	bl	80094e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006f04:	4b3e      	ldr	r3, [pc, #248]	@ (8007000 <USBD_CDC_Init+0x1e4>)
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	f003 020f 	and.w	r2, r3, #15
 8006f0c:	6879      	ldr	r1, [r7, #4]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	009b      	lsls	r3, r3, #2
 8006f12:	4413      	add	r3, r2
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	440b      	add	r3, r1
 8006f18:	3324      	adds	r3, #36	@ 0x24
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006f1e:	4b39      	ldr	r3, [pc, #228]	@ (8007004 <USBD_CDC_Init+0x1e8>)
 8006f20:	7819      	ldrb	r1, [r3, #0]
 8006f22:	2340      	movs	r3, #64	@ 0x40
 8006f24:	2202      	movs	r2, #2
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f002 fadd 	bl	80094e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006f2c:	4b35      	ldr	r3, [pc, #212]	@ (8007004 <USBD_CDC_Init+0x1e8>)
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	f003 020f 	and.w	r2, r3, #15
 8006f34:	6879      	ldr	r1, [r7, #4]
 8006f36:	4613      	mov	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	4413      	add	r3, r2
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	440b      	add	r3, r1
 8006f40:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006f44:	2201      	movs	r2, #1
 8006f46:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006f48:	4b2f      	ldr	r3, [pc, #188]	@ (8007008 <USBD_CDC_Init+0x1ec>)
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	f003 020f 	and.w	r2, r3, #15
 8006f50:	6879      	ldr	r1, [r7, #4]
 8006f52:	4613      	mov	r3, r2
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	4413      	add	r3, r2
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	440b      	add	r3, r1
 8006f5c:	3326      	adds	r3, #38	@ 0x26
 8006f5e:	2210      	movs	r2, #16
 8006f60:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006f62:	4b29      	ldr	r3, [pc, #164]	@ (8007008 <USBD_CDC_Init+0x1ec>)
 8006f64:	7819      	ldrb	r1, [r3, #0]
 8006f66:	2308      	movs	r3, #8
 8006f68:	2203      	movs	r2, #3
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f002 fabb 	bl	80094e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006f70:	4b25      	ldr	r3, [pc, #148]	@ (8007008 <USBD_CDC_Init+0x1ec>)
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	f003 020f 	and.w	r2, r3, #15
 8006f78:	6879      	ldr	r1, [r7, #4]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	4413      	add	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	440b      	add	r3, r1
 8006f84:	3324      	adds	r3, #36	@ 0x24
 8006f86:	2201      	movs	r2, #1
 8006f88:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	33b0      	adds	r3, #176	@ 0xb0
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	4413      	add	r3, r2
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d101      	bne.n	8006fc4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	e018      	b.n	8006ff6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	7c1b      	ldrb	r3, [r3, #16]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d10a      	bne.n	8006fe2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8007004 <USBD_CDC_Init+0x1e8>)
 8006fce:	7819      	ldrb	r1, [r3, #0]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f002 fb72 	bl	80096c4 <USBD_LL_PrepareReceive>
 8006fe0:	e008      	b.n	8006ff4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fe2:	4b08      	ldr	r3, [pc, #32]	@ (8007004 <USBD_CDC_Init+0x1e8>)
 8006fe4:	7819      	ldrb	r1, [r3, #0]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fec:	2340      	movs	r3, #64	@ 0x40
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f002 fb68 	bl	80096c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	200000c3 	.word	0x200000c3
 8007004:	200000c4 	.word	0x200000c4
 8007008:	200000c5 	.word	0x200000c5

0800700c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b082      	sub	sp, #8
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	460b      	mov	r3, r1
 8007016:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007018:	4b3a      	ldr	r3, [pc, #232]	@ (8007104 <USBD_CDC_DeInit+0xf8>)
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	4619      	mov	r1, r3
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f002 fa87 	bl	8009532 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007024:	4b37      	ldr	r3, [pc, #220]	@ (8007104 <USBD_CDC_DeInit+0xf8>)
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	f003 020f 	and.w	r2, r3, #15
 800702c:	6879      	ldr	r1, [r7, #4]
 800702e:	4613      	mov	r3, r2
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	4413      	add	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	440b      	add	r3, r1
 8007038:	3324      	adds	r3, #36	@ 0x24
 800703a:	2200      	movs	r2, #0
 800703c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800703e:	4b32      	ldr	r3, [pc, #200]	@ (8007108 <USBD_CDC_DeInit+0xfc>)
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	4619      	mov	r1, r3
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f002 fa74 	bl	8009532 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800704a:	4b2f      	ldr	r3, [pc, #188]	@ (8007108 <USBD_CDC_DeInit+0xfc>)
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	f003 020f 	and.w	r2, r3, #15
 8007052:	6879      	ldr	r1, [r7, #4]
 8007054:	4613      	mov	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	4413      	add	r3, r2
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	440b      	add	r3, r1
 800705e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007062:	2200      	movs	r2, #0
 8007064:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007066:	4b29      	ldr	r3, [pc, #164]	@ (800710c <USBD_CDC_DeInit+0x100>)
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	4619      	mov	r1, r3
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f002 fa60 	bl	8009532 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007072:	4b26      	ldr	r3, [pc, #152]	@ (800710c <USBD_CDC_DeInit+0x100>)
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	f003 020f 	and.w	r2, r3, #15
 800707a:	6879      	ldr	r1, [r7, #4]
 800707c:	4613      	mov	r3, r2
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4413      	add	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	440b      	add	r3, r1
 8007086:	3324      	adds	r3, #36	@ 0x24
 8007088:	2200      	movs	r2, #0
 800708a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800708c:	4b1f      	ldr	r3, [pc, #124]	@ (800710c <USBD_CDC_DeInit+0x100>)
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	f003 020f 	and.w	r2, r3, #15
 8007094:	6879      	ldr	r1, [r7, #4]
 8007096:	4613      	mov	r3, r2
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	4413      	add	r3, r2
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	440b      	add	r3, r1
 80070a0:	3326      	adds	r3, #38	@ 0x26
 80070a2:	2200      	movs	r2, #0
 80070a4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	32b0      	adds	r2, #176	@ 0xb0
 80070b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d01f      	beq.n	80070f8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	33b0      	adds	r3, #176	@ 0xb0
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	4413      	add	r3, r2
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	32b0      	adds	r2, #176	@ 0xb0
 80070d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070da:	4618      	mov	r0, r3
 80070dc:	f002 fb34 	bl	8009748 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	32b0      	adds	r2, #176	@ 0xb0
 80070ea:	2100      	movs	r1, #0
 80070ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3708      	adds	r7, #8
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	200000c3 	.word	0x200000c3
 8007108:	200000c4 	.word	0x200000c4
 800710c:	200000c5 	.word	0x200000c5

08007110 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b086      	sub	sp, #24
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	32b0      	adds	r2, #176	@ 0xb0
 8007124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007128:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800712a:	2300      	movs	r3, #0
 800712c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800712e:	2300      	movs	r3, #0
 8007130:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007132:	2300      	movs	r3, #0
 8007134:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d101      	bne.n	8007140 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800713c:	2303      	movs	r3, #3
 800713e:	e0bf      	b.n	80072c0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007148:	2b00      	cmp	r3, #0
 800714a:	d050      	beq.n	80071ee <USBD_CDC_Setup+0xde>
 800714c:	2b20      	cmp	r3, #32
 800714e:	f040 80af 	bne.w	80072b0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	88db      	ldrh	r3, [r3, #6]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d03a      	beq.n	80071d0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	781b      	ldrb	r3, [r3, #0]
 800715e:	b25b      	sxtb	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	da1b      	bge.n	800719c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	33b0      	adds	r3, #176	@ 0xb0
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	4413      	add	r3, r2
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	683a      	ldr	r2, [r7, #0]
 8007178:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800717a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800717c:	683a      	ldr	r2, [r7, #0]
 800717e:	88d2      	ldrh	r2, [r2, #6]
 8007180:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	88db      	ldrh	r3, [r3, #6]
 8007186:	2b07      	cmp	r3, #7
 8007188:	bf28      	it	cs
 800718a:	2307      	movcs	r3, #7
 800718c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	89fa      	ldrh	r2, [r7, #14]
 8007192:	4619      	mov	r1, r3
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f001 fd87 	bl	8008ca8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800719a:	e090      	b.n	80072be <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	785a      	ldrb	r2, [r3, #1]
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	88db      	ldrh	r3, [r3, #6]
 80071aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80071ac:	d803      	bhi.n	80071b6 <USBD_CDC_Setup+0xa6>
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	88db      	ldrh	r3, [r3, #6]
 80071b2:	b2da      	uxtb	r2, r3
 80071b4:	e000      	b.n	80071b8 <USBD_CDC_Setup+0xa8>
 80071b6:	2240      	movs	r2, #64	@ 0x40
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80071be:	6939      	ldr	r1, [r7, #16]
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80071c6:	461a      	mov	r2, r3
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f001 fd99 	bl	8008d00 <USBD_CtlPrepareRx>
      break;
 80071ce:	e076      	b.n	80072be <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	33b0      	adds	r3, #176	@ 0xb0
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	7850      	ldrb	r0, [r2, #1]
 80071e6:	2200      	movs	r2, #0
 80071e8:	6839      	ldr	r1, [r7, #0]
 80071ea:	4798      	blx	r3
      break;
 80071ec:	e067      	b.n	80072be <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	785b      	ldrb	r3, [r3, #1]
 80071f2:	2b0b      	cmp	r3, #11
 80071f4:	d851      	bhi.n	800729a <USBD_CDC_Setup+0x18a>
 80071f6:	a201      	add	r2, pc, #4	@ (adr r2, 80071fc <USBD_CDC_Setup+0xec>)
 80071f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071fc:	0800722d 	.word	0x0800722d
 8007200:	080072a9 	.word	0x080072a9
 8007204:	0800729b 	.word	0x0800729b
 8007208:	0800729b 	.word	0x0800729b
 800720c:	0800729b 	.word	0x0800729b
 8007210:	0800729b 	.word	0x0800729b
 8007214:	0800729b 	.word	0x0800729b
 8007218:	0800729b 	.word	0x0800729b
 800721c:	0800729b 	.word	0x0800729b
 8007220:	0800729b 	.word	0x0800729b
 8007224:	08007257 	.word	0x08007257
 8007228:	08007281 	.word	0x08007281
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007232:	b2db      	uxtb	r3, r3
 8007234:	2b03      	cmp	r3, #3
 8007236:	d107      	bne.n	8007248 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007238:	f107 030a 	add.w	r3, r7, #10
 800723c:	2202      	movs	r2, #2
 800723e:	4619      	mov	r1, r3
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f001 fd31 	bl	8008ca8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007246:	e032      	b.n	80072ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007248:	6839      	ldr	r1, [r7, #0]
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f001 fcbb 	bl	8008bc6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007250:	2303      	movs	r3, #3
 8007252:	75fb      	strb	r3, [r7, #23]
          break;
 8007254:	e02b      	b.n	80072ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b03      	cmp	r3, #3
 8007260:	d107      	bne.n	8007272 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007262:	f107 030d 	add.w	r3, r7, #13
 8007266:	2201      	movs	r2, #1
 8007268:	4619      	mov	r1, r3
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f001 fd1c 	bl	8008ca8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007270:	e01d      	b.n	80072ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007272:	6839      	ldr	r1, [r7, #0]
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f001 fca6 	bl	8008bc6 <USBD_CtlError>
            ret = USBD_FAIL;
 800727a:	2303      	movs	r3, #3
 800727c:	75fb      	strb	r3, [r7, #23]
          break;
 800727e:	e016      	b.n	80072ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007286:	b2db      	uxtb	r3, r3
 8007288:	2b03      	cmp	r3, #3
 800728a:	d00f      	beq.n	80072ac <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800728c:	6839      	ldr	r1, [r7, #0]
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f001 fc99 	bl	8008bc6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007294:	2303      	movs	r3, #3
 8007296:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007298:	e008      	b.n	80072ac <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800729a:	6839      	ldr	r1, [r7, #0]
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f001 fc92 	bl	8008bc6 <USBD_CtlError>
          ret = USBD_FAIL;
 80072a2:	2303      	movs	r3, #3
 80072a4:	75fb      	strb	r3, [r7, #23]
          break;
 80072a6:	e002      	b.n	80072ae <USBD_CDC_Setup+0x19e>
          break;
 80072a8:	bf00      	nop
 80072aa:	e008      	b.n	80072be <USBD_CDC_Setup+0x1ae>
          break;
 80072ac:	bf00      	nop
      }
      break;
 80072ae:	e006      	b.n	80072be <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80072b0:	6839      	ldr	r1, [r7, #0]
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f001 fc87 	bl	8008bc6 <USBD_CtlError>
      ret = USBD_FAIL;
 80072b8:	2303      	movs	r3, #3
 80072ba:	75fb      	strb	r3, [r7, #23]
      break;
 80072bc:	bf00      	nop
  }

  return (uint8_t)ret;
 80072be:	7dfb      	ldrb	r3, [r7, #23]
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3718      	adds	r7, #24
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	460b      	mov	r3, r1
 80072d2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80072da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	32b0      	adds	r2, #176	@ 0xb0
 80072e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80072ee:	2303      	movs	r3, #3
 80072f0:	e065      	b.n	80073be <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	32b0      	adds	r2, #176	@ 0xb0
 80072fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007300:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007302:	78fb      	ldrb	r3, [r7, #3]
 8007304:	f003 020f 	and.w	r2, r3, #15
 8007308:	6879      	ldr	r1, [r7, #4]
 800730a:	4613      	mov	r3, r2
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	4413      	add	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	440b      	add	r3, r1
 8007314:	3318      	adds	r3, #24
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d02f      	beq.n	800737c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800731c:	78fb      	ldrb	r3, [r7, #3]
 800731e:	f003 020f 	and.w	r2, r3, #15
 8007322:	6879      	ldr	r1, [r7, #4]
 8007324:	4613      	mov	r3, r2
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	4413      	add	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	440b      	add	r3, r1
 800732e:	3318      	adds	r3, #24
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	78fb      	ldrb	r3, [r7, #3]
 8007334:	f003 010f 	and.w	r1, r3, #15
 8007338:	68f8      	ldr	r0, [r7, #12]
 800733a:	460b      	mov	r3, r1
 800733c:	00db      	lsls	r3, r3, #3
 800733e:	440b      	add	r3, r1
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	4403      	add	r3, r0
 8007344:	331c      	adds	r3, #28
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	fbb2 f1f3 	udiv	r1, r2, r3
 800734c:	fb01 f303 	mul.w	r3, r1, r3
 8007350:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007352:	2b00      	cmp	r3, #0
 8007354:	d112      	bne.n	800737c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007356:	78fb      	ldrb	r3, [r7, #3]
 8007358:	f003 020f 	and.w	r2, r3, #15
 800735c:	6879      	ldr	r1, [r7, #4]
 800735e:	4613      	mov	r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	4413      	add	r3, r2
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	440b      	add	r3, r1
 8007368:	3318      	adds	r3, #24
 800736a:	2200      	movs	r2, #0
 800736c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800736e:	78f9      	ldrb	r1, [r7, #3]
 8007370:	2300      	movs	r3, #0
 8007372:	2200      	movs	r2, #0
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f002 f984 	bl	8009682 <USBD_LL_Transmit>
 800737a:	e01f      	b.n	80073bc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	2200      	movs	r2, #0
 8007380:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	33b0      	adds	r3, #176	@ 0xb0
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d010      	beq.n	80073bc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	33b0      	adds	r3, #176	@ 0xb0
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4413      	add	r3, r2
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80073b2:	68ba      	ldr	r2, [r7, #8]
 80073b4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80073b8:	78fa      	ldrb	r2, [r7, #3]
 80073ba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3710      	adds	r7, #16
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b084      	sub	sp, #16
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
 80073ce:	460b      	mov	r3, r1
 80073d0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	32b0      	adds	r2, #176	@ 0xb0
 80073dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	32b0      	adds	r2, #176	@ 0xb0
 80073ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d101      	bne.n	80073f8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e01a      	b.n	800742e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80073f8:	78fb      	ldrb	r3, [r7, #3]
 80073fa:	4619      	mov	r1, r3
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f002 f982 	bl	8009706 <USBD_LL_GetRxDataSize>
 8007402:	4602      	mov	r2, r0
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	33b0      	adds	r3, #176	@ 0xb0
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	4413      	add	r3, r2
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007422:	68fa      	ldr	r2, [r7, #12]
 8007424:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007428:	4611      	mov	r1, r2
 800742a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	3710      	adds	r7, #16
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}

08007436 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007436:	b580      	push	{r7, lr}
 8007438:	b084      	sub	sp, #16
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	32b0      	adds	r2, #176	@ 0xb0
 8007448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800744c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d101      	bne.n	8007458 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007454:	2303      	movs	r3, #3
 8007456:	e024      	b.n	80074a2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	33b0      	adds	r3, #176	@ 0xb0
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	4413      	add	r3, r2
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d019      	beq.n	80074a0 <USBD_CDC_EP0_RxReady+0x6a>
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007472:	2bff      	cmp	r3, #255	@ 0xff
 8007474:	d014      	beq.n	80074a0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	33b0      	adds	r3, #176	@ 0xb0
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800748e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007496:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	22ff      	movs	r2, #255	@ 0xff
 800749c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80074a0:	2300      	movs	r3, #0
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3710      	adds	r7, #16
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
	...

080074ac <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80074b4:	2182      	movs	r1, #130	@ 0x82
 80074b6:	4818      	ldr	r0, [pc, #96]	@ (8007518 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074b8:	f000 fd4f 	bl	8007f5a <USBD_GetEpDesc>
 80074bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80074be:	2101      	movs	r1, #1
 80074c0:	4815      	ldr	r0, [pc, #84]	@ (8007518 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074c2:	f000 fd4a 	bl	8007f5a <USBD_GetEpDesc>
 80074c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80074c8:	2181      	movs	r1, #129	@ 0x81
 80074ca:	4813      	ldr	r0, [pc, #76]	@ (8007518 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074cc:	f000 fd45 	bl	8007f5a <USBD_GetEpDesc>
 80074d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d002      	beq.n	80074de <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	2210      	movs	r2, #16
 80074dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d006      	beq.n	80074f2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074ec:	711a      	strb	r2, [r3, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d006      	beq.n	8007506 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2200      	movs	r2, #0
 80074fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007500:	711a      	strb	r2, [r3, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2243      	movs	r2, #67	@ 0x43
 800750a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800750c:	4b02      	ldr	r3, [pc, #8]	@ (8007518 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800750e:	4618      	mov	r0, r3
 8007510:	3718      	adds	r7, #24
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	20000080 	.word	0x20000080

0800751c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b086      	sub	sp, #24
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007524:	2182      	movs	r1, #130	@ 0x82
 8007526:	4818      	ldr	r0, [pc, #96]	@ (8007588 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007528:	f000 fd17 	bl	8007f5a <USBD_GetEpDesc>
 800752c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800752e:	2101      	movs	r1, #1
 8007530:	4815      	ldr	r0, [pc, #84]	@ (8007588 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007532:	f000 fd12 	bl	8007f5a <USBD_GetEpDesc>
 8007536:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007538:	2181      	movs	r1, #129	@ 0x81
 800753a:	4813      	ldr	r0, [pc, #76]	@ (8007588 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800753c:	f000 fd0d 	bl	8007f5a <USBD_GetEpDesc>
 8007540:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d002      	beq.n	800754e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	2210      	movs	r2, #16
 800754c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d006      	beq.n	8007562 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	2200      	movs	r2, #0
 8007558:	711a      	strb	r2, [r3, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	f042 0202 	orr.w	r2, r2, #2
 8007560:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d006      	beq.n	8007576 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2200      	movs	r2, #0
 800756c:	711a      	strb	r2, [r3, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f042 0202 	orr.w	r2, r2, #2
 8007574:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2243      	movs	r2, #67	@ 0x43
 800757a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800757c:	4b02      	ldr	r3, [pc, #8]	@ (8007588 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800757e:	4618      	mov	r0, r3
 8007580:	3718      	adds	r7, #24
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20000080 	.word	0x20000080

0800758c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b086      	sub	sp, #24
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007594:	2182      	movs	r1, #130	@ 0x82
 8007596:	4818      	ldr	r0, [pc, #96]	@ (80075f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007598:	f000 fcdf 	bl	8007f5a <USBD_GetEpDesc>
 800759c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800759e:	2101      	movs	r1, #1
 80075a0:	4815      	ldr	r0, [pc, #84]	@ (80075f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075a2:	f000 fcda 	bl	8007f5a <USBD_GetEpDesc>
 80075a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80075a8:	2181      	movs	r1, #129	@ 0x81
 80075aa:	4813      	ldr	r0, [pc, #76]	@ (80075f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075ac:	f000 fcd5 	bl	8007f5a <USBD_GetEpDesc>
 80075b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d002      	beq.n	80075be <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	2210      	movs	r2, #16
 80075bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d006      	beq.n	80075d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075cc:	711a      	strb	r2, [r3, #4]
 80075ce:	2200      	movs	r2, #0
 80075d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d006      	beq.n	80075e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075e0:	711a      	strb	r2, [r3, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2243      	movs	r2, #67	@ 0x43
 80075ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80075ec:	4b02      	ldr	r3, [pc, #8]	@ (80075f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3718      	adds	r7, #24
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop
 80075f8:	20000080 	.word	0x20000080

080075fc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b083      	sub	sp, #12
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	220a      	movs	r2, #10
 8007608:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800760a:	4b03      	ldr	r3, [pc, #12]	@ (8007618 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800760c:	4618      	mov	r0, r3
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr
 8007618:	2000003c 	.word	0x2000003c

0800761c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d101      	bne.n	8007630 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800762c:	2303      	movs	r3, #3
 800762e:	e009      	b.n	8007644 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	33b0      	adds	r3, #176	@ 0xb0
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	4413      	add	r3, r2
 800763e:	683a      	ldr	r2, [r7, #0]
 8007640:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007642:	2300      	movs	r3, #0
}
 8007644:	4618      	mov	r0, r3
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007650:	b480      	push	{r7}
 8007652:	b087      	sub	sp, #28
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	32b0      	adds	r2, #176	@ 0xb0
 8007666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800766a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d101      	bne.n	8007676 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007672:	2303      	movs	r3, #3
 8007674:	e008      	b.n	8007688 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	68ba      	ldr	r2, [r7, #8]
 800767a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007686:	2300      	movs	r3, #0
}
 8007688:	4618      	mov	r0, r3
 800768a:	371c      	adds	r7, #28
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007694:	b480      	push	{r7}
 8007696:	b085      	sub	sp, #20
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	32b0      	adds	r2, #176	@ 0xb0
 80076a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d101      	bne.n	80076b8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80076b4:	2303      	movs	r3, #3
 80076b6:	e004      	b.n	80076c2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	683a      	ldr	r2, [r7, #0]
 80076bc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
	...

080076d0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	32b0      	adds	r2, #176	@ 0xb0
 80076e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076e6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80076e8:	2301      	movs	r3, #1
 80076ea:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d101      	bne.n	80076f6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80076f2:	2303      	movs	r3, #3
 80076f4:	e025      	b.n	8007742 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d11f      	bne.n	8007740 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	2201      	movs	r2, #1
 8007704:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007708:	4b10      	ldr	r3, [pc, #64]	@ (800774c <USBD_CDC_TransmitPacket+0x7c>)
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	f003 020f 	and.w	r2, r3, #15
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	4613      	mov	r3, r2
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	4413      	add	r3, r2
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	4403      	add	r3, r0
 8007722:	3318      	adds	r3, #24
 8007724:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007726:	4b09      	ldr	r3, [pc, #36]	@ (800774c <USBD_CDC_TransmitPacket+0x7c>)
 8007728:	7819      	ldrb	r1, [r3, #0]
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f001 ffa3 	bl	8009682 <USBD_LL_Transmit>

    ret = USBD_OK;
 800773c:	2300      	movs	r3, #0
 800773e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007740:	7bfb      	ldrb	r3, [r7, #15]
}
 8007742:	4618      	mov	r0, r3
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	200000c3 	.word	0x200000c3

08007750 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	32b0      	adds	r2, #176	@ 0xb0
 8007762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007766:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	32b0      	adds	r2, #176	@ 0xb0
 8007772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800777a:	2303      	movs	r3, #3
 800777c:	e018      	b.n	80077b0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	7c1b      	ldrb	r3, [r3, #16]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d10a      	bne.n	800779c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007786:	4b0c      	ldr	r3, [pc, #48]	@ (80077b8 <USBD_CDC_ReceivePacket+0x68>)
 8007788:	7819      	ldrb	r1, [r3, #0]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007790:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f001 ff95 	bl	80096c4 <USBD_LL_PrepareReceive>
 800779a:	e008      	b.n	80077ae <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800779c:	4b06      	ldr	r3, [pc, #24]	@ (80077b8 <USBD_CDC_ReceivePacket+0x68>)
 800779e:	7819      	ldrb	r1, [r3, #0]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80077a6:	2340      	movs	r3, #64	@ 0x40
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f001 ff8b 	bl	80096c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80077ae:	2300      	movs	r3, #0
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	200000c4 	.word	0x200000c4

080077bc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b086      	sub	sp, #24
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	4613      	mov	r3, r2
 80077c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d101      	bne.n	80077d4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80077d0:	2303      	movs	r3, #3
 80077d2:	e01f      	b.n	8007814 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d003      	beq.n	80077fa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2201      	movs	r2, #1
 80077fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	79fa      	ldrb	r2, [r7, #7]
 8007806:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f001 fe05 	bl	8009418 <USBD_LL_Init>
 800780e:	4603      	mov	r3, r0
 8007810:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007812:	7dfb      	ldrb	r3, [r7, #23]
}
 8007814:	4618      	mov	r0, r3
 8007816:	3718      	adds	r7, #24
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007826:	2300      	movs	r3, #0
 8007828:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007830:	2303      	movs	r3, #3
 8007832:	e025      	b.n	8007880 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	683a      	ldr	r2, [r7, #0]
 8007838:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	32ae      	adds	r2, #174	@ 0xae
 8007846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800784a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800784c:	2b00      	cmp	r3, #0
 800784e:	d00f      	beq.n	8007870 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	32ae      	adds	r2, #174	@ 0xae
 800785a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800785e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007860:	f107 020e 	add.w	r2, r7, #14
 8007864:	4610      	mov	r0, r2
 8007866:	4798      	blx	r3
 8007868:	4602      	mov	r2, r0
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007876:	1c5a      	adds	r2, r3, #1
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800787e:	2300      	movs	r3, #0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3710      	adds	r7, #16
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}

08007888 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f001 fe0d 	bl	80094b0 <USBD_LL_Start>
 8007896:	4603      	mov	r3, r0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3708      	adds	r7, #8
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80078a8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	370c      	adds	r7, #12
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr

080078b6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b084      	sub	sp, #16
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
 80078be:	460b      	mov	r3, r1
 80078c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80078c2:	2300      	movs	r3, #0
 80078c4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d009      	beq.n	80078e4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	78fa      	ldrb	r2, [r7, #3]
 80078da:	4611      	mov	r1, r2
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	4798      	blx	r3
 80078e0:	4603      	mov	r3, r0
 80078e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80078e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b084      	sub	sp, #16
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
 80078f6:	460b      	mov	r3, r1
 80078f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80078fa:	2300      	movs	r3, #0
 80078fc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	78fa      	ldrb	r2, [r7, #3]
 8007908:	4611      	mov	r1, r2
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	4798      	blx	r3
 800790e:	4603      	mov	r3, r0
 8007910:	2b00      	cmp	r3, #0
 8007912:	d001      	beq.n	8007918 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007914:	2303      	movs	r3, #3
 8007916:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007918:	7bfb      	ldrb	r3, [r7, #15]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3710      	adds	r7, #16
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}

08007922 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007922:	b580      	push	{r7, lr}
 8007924:	b084      	sub	sp, #16
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
 800792a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007932:	6839      	ldr	r1, [r7, #0]
 8007934:	4618      	mov	r0, r3
 8007936:	f001 f90c 	bl	8008b52 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007948:	461a      	mov	r2, r3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007956:	f003 031f 	and.w	r3, r3, #31
 800795a:	2b02      	cmp	r3, #2
 800795c:	d01a      	beq.n	8007994 <USBD_LL_SetupStage+0x72>
 800795e:	2b02      	cmp	r3, #2
 8007960:	d822      	bhi.n	80079a8 <USBD_LL_SetupStage+0x86>
 8007962:	2b00      	cmp	r3, #0
 8007964:	d002      	beq.n	800796c <USBD_LL_SetupStage+0x4a>
 8007966:	2b01      	cmp	r3, #1
 8007968:	d00a      	beq.n	8007980 <USBD_LL_SetupStage+0x5e>
 800796a:	e01d      	b.n	80079a8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007972:	4619      	mov	r1, r3
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 fb63 	bl	8008040 <USBD_StdDevReq>
 800797a:	4603      	mov	r3, r0
 800797c:	73fb      	strb	r3, [r7, #15]
      break;
 800797e:	e020      	b.n	80079c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007986:	4619      	mov	r1, r3
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f000 fbcb 	bl	8008124 <USBD_StdItfReq>
 800798e:	4603      	mov	r3, r0
 8007990:	73fb      	strb	r3, [r7, #15]
      break;
 8007992:	e016      	b.n	80079c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800799a:	4619      	mov	r1, r3
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f000 fc2d 	bl	80081fc <USBD_StdEPReq>
 80079a2:	4603      	mov	r3, r0
 80079a4:	73fb      	strb	r3, [r7, #15]
      break;
 80079a6:	e00c      	b.n	80079c2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80079ae:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	4619      	mov	r1, r3
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f001 fdda 	bl	8009570 <USBD_LL_StallEP>
 80079bc:	4603      	mov	r3, r0
 80079be:	73fb      	strb	r3, [r7, #15]
      break;
 80079c0:	bf00      	nop
  }

  return ret;
 80079c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3710      	adds	r7, #16
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b086      	sub	sp, #24
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	460b      	mov	r3, r1
 80079d6:	607a      	str	r2, [r7, #4]
 80079d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80079da:	2300      	movs	r3, #0
 80079dc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80079de:	7afb      	ldrb	r3, [r7, #11]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d16e      	bne.n	8007ac2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80079ea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80079f2:	2b03      	cmp	r3, #3
 80079f4:	f040 8098 	bne.w	8007b28 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	689a      	ldr	r2, [r3, #8]
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d913      	bls.n	8007a2c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	689a      	ldr	r2, [r3, #8]
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	1ad2      	subs	r2, r2, r3
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	68da      	ldr	r2, [r3, #12]
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	bf28      	it	cs
 8007a1e:	4613      	movcs	r3, r2
 8007a20:	461a      	mov	r2, r3
 8007a22:	6879      	ldr	r1, [r7, #4]
 8007a24:	68f8      	ldr	r0, [r7, #12]
 8007a26:	f001 f988 	bl	8008d3a <USBD_CtlContinueRx>
 8007a2a:	e07d      	b.n	8007b28 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007a32:	f003 031f 	and.w	r3, r3, #31
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d014      	beq.n	8007a64 <USBD_LL_DataOutStage+0x98>
 8007a3a:	2b02      	cmp	r3, #2
 8007a3c:	d81d      	bhi.n	8007a7a <USBD_LL_DataOutStage+0xae>
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <USBD_LL_DataOutStage+0x7c>
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d003      	beq.n	8007a4e <USBD_LL_DataOutStage+0x82>
 8007a46:	e018      	b.n	8007a7a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	75bb      	strb	r3, [r7, #22]
            break;
 8007a4c:	e018      	b.n	8007a80 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	4619      	mov	r1, r3
 8007a58:	68f8      	ldr	r0, [r7, #12]
 8007a5a:	f000 fa64 	bl	8007f26 <USBD_CoreFindIF>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	75bb      	strb	r3, [r7, #22]
            break;
 8007a62:	e00d      	b.n	8007a80 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a6a:	b2db      	uxtb	r3, r3
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	68f8      	ldr	r0, [r7, #12]
 8007a70:	f000 fa66 	bl	8007f40 <USBD_CoreFindEP>
 8007a74:	4603      	mov	r3, r0
 8007a76:	75bb      	strb	r3, [r7, #22]
            break;
 8007a78:	e002      	b.n	8007a80 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	75bb      	strb	r3, [r7, #22]
            break;
 8007a7e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007a80:	7dbb      	ldrb	r3, [r7, #22]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d119      	bne.n	8007aba <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	2b03      	cmp	r3, #3
 8007a90:	d113      	bne.n	8007aba <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007a92:	7dba      	ldrb	r2, [r7, #22]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	32ae      	adds	r2, #174	@ 0xae
 8007a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00b      	beq.n	8007aba <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007aa2:	7dba      	ldrb	r2, [r7, #22]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007aaa:	7dba      	ldrb	r2, [r7, #22]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	32ae      	adds	r2, #174	@ 0xae
 8007ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ab4:	691b      	ldr	r3, [r3, #16]
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007aba:	68f8      	ldr	r0, [r7, #12]
 8007abc:	f001 f94e 	bl	8008d5c <USBD_CtlSendStatus>
 8007ac0:	e032      	b.n	8007b28 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007ac2:	7afb      	ldrb	r3, [r7, #11]
 8007ac4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	4619      	mov	r1, r3
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f000 fa37 	bl	8007f40 <USBD_CoreFindEP>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007ad6:	7dbb      	ldrb	r3, [r7, #22]
 8007ad8:	2bff      	cmp	r3, #255	@ 0xff
 8007ada:	d025      	beq.n	8007b28 <USBD_LL_DataOutStage+0x15c>
 8007adc:	7dbb      	ldrb	r3, [r7, #22]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d122      	bne.n	8007b28 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	2b03      	cmp	r3, #3
 8007aec:	d117      	bne.n	8007b1e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007aee:	7dba      	ldrb	r2, [r7, #22]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	32ae      	adds	r2, #174	@ 0xae
 8007af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00f      	beq.n	8007b1e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007afe:	7dba      	ldrb	r2, [r7, #22]
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007b06:	7dba      	ldrb	r2, [r7, #22]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	32ae      	adds	r2, #174	@ 0xae
 8007b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	7afa      	ldrb	r2, [r7, #11]
 8007b14:	4611      	mov	r1, r2
 8007b16:	68f8      	ldr	r0, [r7, #12]
 8007b18:	4798      	blx	r3
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007b1e:	7dfb      	ldrb	r3, [r7, #23]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d001      	beq.n	8007b28 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007b24:	7dfb      	ldrb	r3, [r7, #23]
 8007b26:	e000      	b.n	8007b2a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007b28:	2300      	movs	r3, #0
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3718      	adds	r7, #24
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b086      	sub	sp, #24
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	60f8      	str	r0, [r7, #12]
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	607a      	str	r2, [r7, #4]
 8007b3e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007b40:	7afb      	ldrb	r3, [r7, #11]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d16f      	bne.n	8007c26 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	3314      	adds	r3, #20
 8007b4a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	d15a      	bne.n	8007c0c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	689a      	ldr	r2, [r3, #8]
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d914      	bls.n	8007b8c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	689a      	ldr	r2, [r3, #8]
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	1ad2      	subs	r2, r2, r3
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	461a      	mov	r2, r3
 8007b76:	6879      	ldr	r1, [r7, #4]
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f001 f8b0 	bl	8008cde <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b7e:	2300      	movs	r3, #0
 8007b80:	2200      	movs	r2, #0
 8007b82:	2100      	movs	r1, #0
 8007b84:	68f8      	ldr	r0, [r7, #12]
 8007b86:	f001 fd9d 	bl	80096c4 <USBD_LL_PrepareReceive>
 8007b8a:	e03f      	b.n	8007c0c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	68da      	ldr	r2, [r3, #12]
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d11c      	bne.n	8007bd2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	685a      	ldr	r2, [r3, #4]
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d316      	bcc.n	8007bd2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	685a      	ldr	r2, [r3, #4]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d20f      	bcs.n	8007bd2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	68f8      	ldr	r0, [r7, #12]
 8007bb8:	f001 f891 	bl	8008cde <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	2100      	movs	r1, #0
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f001 fd7a 	bl	80096c4 <USBD_LL_PrepareReceive>
 8007bd0:	e01c      	b.n	8007c0c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bd8:	b2db      	uxtb	r3, r3
 8007bda:	2b03      	cmp	r3, #3
 8007bdc:	d10f      	bne.n	8007bfe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d009      	beq.n	8007bfe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bf8:	68db      	ldr	r3, [r3, #12]
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007bfe:	2180      	movs	r1, #128	@ 0x80
 8007c00:	68f8      	ldr	r0, [r7, #12]
 8007c02:	f001 fcb5 	bl	8009570 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f001 f8bb 	bl	8008d82 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d03a      	beq.n	8007c8c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f7ff fe42 	bl	80078a0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007c24:	e032      	b.n	8007c8c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007c26:	7afb      	ldrb	r3, [r7, #11]
 8007c28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	4619      	mov	r1, r3
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f000 f985 	bl	8007f40 <USBD_CoreFindEP>
 8007c36:	4603      	mov	r3, r0
 8007c38:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c3a:	7dfb      	ldrb	r3, [r7, #23]
 8007c3c:	2bff      	cmp	r3, #255	@ 0xff
 8007c3e:	d025      	beq.n	8007c8c <USBD_LL_DataInStage+0x15a>
 8007c40:	7dfb      	ldrb	r3, [r7, #23]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d122      	bne.n	8007c8c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	2b03      	cmp	r3, #3
 8007c50:	d11c      	bne.n	8007c8c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007c52:	7dfa      	ldrb	r2, [r7, #23]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	32ae      	adds	r2, #174	@ 0xae
 8007c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c5c:	695b      	ldr	r3, [r3, #20]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d014      	beq.n	8007c8c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007c62:	7dfa      	ldrb	r2, [r7, #23]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007c6a:	7dfa      	ldrb	r2, [r7, #23]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	32ae      	adds	r2, #174	@ 0xae
 8007c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c74:	695b      	ldr	r3, [r3, #20]
 8007c76:	7afa      	ldrb	r2, [r7, #11]
 8007c78:	4611      	mov	r1, r2
 8007c7a:	68f8      	ldr	r0, [r7, #12]
 8007c7c:	4798      	blx	r3
 8007c7e:	4603      	mov	r3, r0
 8007c80:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007c82:	7dbb      	ldrb	r3, [r7, #22]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d001      	beq.n	8007c8c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007c88:	7dbb      	ldrb	r3, [r7, #22]
 8007c8a:	e000      	b.n	8007c8e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3718      	adds	r7, #24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b084      	sub	sp, #16
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d014      	beq.n	8007cfc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00e      	beq.n	8007cfc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	6852      	ldr	r2, [r2, #4]
 8007cea:	b2d2      	uxtb	r2, r2
 8007cec:	4611      	mov	r1, r2
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	4798      	blx	r3
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d001      	beq.n	8007cfc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007cf8:	2303      	movs	r3, #3
 8007cfa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007cfc:	2340      	movs	r3, #64	@ 0x40
 8007cfe:	2200      	movs	r2, #0
 8007d00:	2100      	movs	r1, #0
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f001 fbef 	bl	80094e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2240      	movs	r2, #64	@ 0x40
 8007d14:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d18:	2340      	movs	r3, #64	@ 0x40
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	2180      	movs	r1, #128	@ 0x80
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f001 fbe1 	bl	80094e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2201      	movs	r2, #1
 8007d28:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2240      	movs	r2, #64	@ 0x40
 8007d2e:	621a      	str	r2, [r3, #32]

  return ret;
 8007d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3710      	adds	r7, #16
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007d3a:	b480      	push	{r7}
 8007d3c:	b083      	sub	sp, #12
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
 8007d42:	460b      	mov	r3, r1
 8007d44:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	78fa      	ldrb	r2, [r7, #3]
 8007d4a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	370c      	adds	r7, #12
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr

08007d5a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007d5a:	b480      	push	{r7}
 8007d5c:	b083      	sub	sp, #12
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	2b04      	cmp	r3, #4
 8007d6c:	d006      	beq.n	8007d7c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d74:	b2da      	uxtb	r2, r3
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2204      	movs	r2, #4
 8007d80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	370c      	adds	r7, #12
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr

08007d92 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007d92:	b480      	push	{r7}
 8007d94:	b083      	sub	sp, #12
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	2b04      	cmp	r3, #4
 8007da4:	d106      	bne.n	8007db4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	370c      	adds	r7, #12
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b082      	sub	sp, #8
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	2b03      	cmp	r3, #3
 8007dd4:	d110      	bne.n	8007df8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00b      	beq.n	8007df8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007de6:	69db      	ldr	r3, [r3, #28]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d005      	beq.n	8007df8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007df2:	69db      	ldr	r3, [r3, #28]
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}

08007e02 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007e02:	b580      	push	{r7, lr}
 8007e04:	b082      	sub	sp, #8
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
 8007e0a:	460b      	mov	r3, r1
 8007e0c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	32ae      	adds	r2, #174	@ 0xae
 8007e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d101      	bne.n	8007e24 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e20:	2303      	movs	r3, #3
 8007e22:	e01c      	b.n	8007e5e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	2b03      	cmp	r3, #3
 8007e2e:	d115      	bne.n	8007e5c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	32ae      	adds	r2, #174	@ 0xae
 8007e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e3e:	6a1b      	ldr	r3, [r3, #32]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00b      	beq.n	8007e5c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	32ae      	adds	r2, #174	@ 0xae
 8007e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e52:	6a1b      	ldr	r3, [r3, #32]
 8007e54:	78fa      	ldrb	r2, [r7, #3]
 8007e56:	4611      	mov	r1, r2
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b082      	sub	sp, #8
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
 8007e6e:	460b      	mov	r3, r1
 8007e70:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	32ae      	adds	r2, #174	@ 0xae
 8007e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e84:	2303      	movs	r3, #3
 8007e86:	e01c      	b.n	8007ec2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b03      	cmp	r3, #3
 8007e92:	d115      	bne.n	8007ec0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	32ae      	adds	r2, #174	@ 0xae
 8007e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d00b      	beq.n	8007ec0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	32ae      	adds	r2, #174	@ 0xae
 8007eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eb8:	78fa      	ldrb	r2, [r7, #3]
 8007eba:	4611      	mov	r1, r2
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007ec0:	2300      	movs	r3, #0
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3708      	adds	r7, #8
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}

08007eca <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b083      	sub	sp, #12
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007ed2:	2300      	movs	r3, #0
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	370c      	adds	r7, #12
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr

08007ee0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b084      	sub	sp, #16
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00e      	beq.n	8007f1c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	6852      	ldr	r2, [r2, #4]
 8007f0a:	b2d2      	uxtb	r2, r2
 8007f0c:	4611      	mov	r1, r2
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	4798      	blx	r3
 8007f12:	4603      	mov	r3, r0
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d001      	beq.n	8007f1c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007f18:	2303      	movs	r3, #3
 8007f1a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}

08007f26 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b083      	sub	sp, #12
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
 8007f2e:	460b      	mov	r3, r1
 8007f30:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f32:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b083      	sub	sp, #12
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	460b      	mov	r3, r1
 8007f4a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f4c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	370c      	adds	r7, #12
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b086      	sub	sp, #24
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
 8007f62:	460b      	mov	r3, r1
 8007f64:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	885b      	ldrh	r3, [r3, #2]
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	68fa      	ldr	r2, [r7, #12]
 8007f7a:	7812      	ldrb	r2, [r2, #0]
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d91f      	bls.n	8007fc0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	781b      	ldrb	r3, [r3, #0]
 8007f84:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007f86:	e013      	b.n	8007fb0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007f88:	f107 030a 	add.w	r3, r7, #10
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	6978      	ldr	r0, [r7, #20]
 8007f90:	f000 f81b 	bl	8007fca <USBD_GetNextDesc>
 8007f94:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	785b      	ldrb	r3, [r3, #1]
 8007f9a:	2b05      	cmp	r3, #5
 8007f9c:	d108      	bne.n	8007fb0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	789b      	ldrb	r3, [r3, #2]
 8007fa6:	78fa      	ldrb	r2, [r7, #3]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d008      	beq.n	8007fbe <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007fac:	2300      	movs	r3, #0
 8007fae:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	885b      	ldrh	r3, [r3, #2]
 8007fb4:	b29a      	uxth	r2, r3
 8007fb6:	897b      	ldrh	r3, [r7, #10]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d8e5      	bhi.n	8007f88 <USBD_GetEpDesc+0x2e>
 8007fbc:	e000      	b.n	8007fc0 <USBD_GetEpDesc+0x66>
          break;
 8007fbe:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007fc0:	693b      	ldr	r3, [r7, #16]
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3718      	adds	r7, #24
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b085      	sub	sp, #20
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	881b      	ldrh	r3, [r3, #0]
 8007fdc:	68fa      	ldr	r2, [r7, #12]
 8007fde:	7812      	ldrb	r2, [r2, #0]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	b29a      	uxth	r2, r3
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	461a      	mov	r2, r3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3714      	adds	r7, #20
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008002:	b480      	push	{r7}
 8008004:	b087      	sub	sp, #28
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	3301      	adds	r3, #1
 8008018:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008020:	8a3b      	ldrh	r3, [r7, #16]
 8008022:	021b      	lsls	r3, r3, #8
 8008024:	b21a      	sxth	r2, r3
 8008026:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800802a:	4313      	orrs	r3, r2
 800802c:	b21b      	sxth	r3, r3
 800802e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008030:	89fb      	ldrh	r3, [r7, #14]
}
 8008032:	4618      	mov	r0, r3
 8008034:	371c      	adds	r7, #28
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr
	...

08008040 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800804a:	2300      	movs	r3, #0
 800804c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008056:	2b40      	cmp	r3, #64	@ 0x40
 8008058:	d005      	beq.n	8008066 <USBD_StdDevReq+0x26>
 800805a:	2b40      	cmp	r3, #64	@ 0x40
 800805c:	d857      	bhi.n	800810e <USBD_StdDevReq+0xce>
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00f      	beq.n	8008082 <USBD_StdDevReq+0x42>
 8008062:	2b20      	cmp	r3, #32
 8008064:	d153      	bne.n	800810e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	32ae      	adds	r2, #174	@ 0xae
 8008070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	6839      	ldr	r1, [r7, #0]
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	4798      	blx	r3
 800807c:	4603      	mov	r3, r0
 800807e:	73fb      	strb	r3, [r7, #15]
      break;
 8008080:	e04a      	b.n	8008118 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	785b      	ldrb	r3, [r3, #1]
 8008086:	2b09      	cmp	r3, #9
 8008088:	d83b      	bhi.n	8008102 <USBD_StdDevReq+0xc2>
 800808a:	a201      	add	r2, pc, #4	@ (adr r2, 8008090 <USBD_StdDevReq+0x50>)
 800808c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008090:	080080e5 	.word	0x080080e5
 8008094:	080080f9 	.word	0x080080f9
 8008098:	08008103 	.word	0x08008103
 800809c:	080080ef 	.word	0x080080ef
 80080a0:	08008103 	.word	0x08008103
 80080a4:	080080c3 	.word	0x080080c3
 80080a8:	080080b9 	.word	0x080080b9
 80080ac:	08008103 	.word	0x08008103
 80080b0:	080080db 	.word	0x080080db
 80080b4:	080080cd 	.word	0x080080cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80080b8:	6839      	ldr	r1, [r7, #0]
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 fa3c 	bl	8008538 <USBD_GetDescriptor>
          break;
 80080c0:	e024      	b.n	800810c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80080c2:	6839      	ldr	r1, [r7, #0]
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 fba1 	bl	800880c <USBD_SetAddress>
          break;
 80080ca:	e01f      	b.n	800810c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80080cc:	6839      	ldr	r1, [r7, #0]
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 fbe0 	bl	8008894 <USBD_SetConfig>
 80080d4:	4603      	mov	r3, r0
 80080d6:	73fb      	strb	r3, [r7, #15]
          break;
 80080d8:	e018      	b.n	800810c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80080da:	6839      	ldr	r1, [r7, #0]
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 fc83 	bl	80089e8 <USBD_GetConfig>
          break;
 80080e2:	e013      	b.n	800810c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80080e4:	6839      	ldr	r1, [r7, #0]
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fcb4 	bl	8008a54 <USBD_GetStatus>
          break;
 80080ec:	e00e      	b.n	800810c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80080ee:	6839      	ldr	r1, [r7, #0]
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fce3 	bl	8008abc <USBD_SetFeature>
          break;
 80080f6:	e009      	b.n	800810c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80080f8:	6839      	ldr	r1, [r7, #0]
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 fd07 	bl	8008b0e <USBD_ClrFeature>
          break;
 8008100:	e004      	b.n	800810c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008102:	6839      	ldr	r1, [r7, #0]
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fd5e 	bl	8008bc6 <USBD_CtlError>
          break;
 800810a:	bf00      	nop
      }
      break;
 800810c:	e004      	b.n	8008118 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800810e:	6839      	ldr	r1, [r7, #0]
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f000 fd58 	bl	8008bc6 <USBD_CtlError>
      break;
 8008116:	bf00      	nop
  }

  return ret;
 8008118:	7bfb      	ldrb	r3, [r7, #15]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop

08008124 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800812e:	2300      	movs	r3, #0
 8008130:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800813a:	2b40      	cmp	r3, #64	@ 0x40
 800813c:	d005      	beq.n	800814a <USBD_StdItfReq+0x26>
 800813e:	2b40      	cmp	r3, #64	@ 0x40
 8008140:	d852      	bhi.n	80081e8 <USBD_StdItfReq+0xc4>
 8008142:	2b00      	cmp	r3, #0
 8008144:	d001      	beq.n	800814a <USBD_StdItfReq+0x26>
 8008146:	2b20      	cmp	r3, #32
 8008148:	d14e      	bne.n	80081e8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008150:	b2db      	uxtb	r3, r3
 8008152:	3b01      	subs	r3, #1
 8008154:	2b02      	cmp	r3, #2
 8008156:	d840      	bhi.n	80081da <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	889b      	ldrh	r3, [r3, #4]
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b01      	cmp	r3, #1
 8008160:	d836      	bhi.n	80081d0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	889b      	ldrh	r3, [r3, #4]
 8008166:	b2db      	uxtb	r3, r3
 8008168:	4619      	mov	r1, r3
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f7ff fedb 	bl	8007f26 <USBD_CoreFindIF>
 8008170:	4603      	mov	r3, r0
 8008172:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008174:	7bbb      	ldrb	r3, [r7, #14]
 8008176:	2bff      	cmp	r3, #255	@ 0xff
 8008178:	d01d      	beq.n	80081b6 <USBD_StdItfReq+0x92>
 800817a:	7bbb      	ldrb	r3, [r7, #14]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d11a      	bne.n	80081b6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008180:	7bba      	ldrb	r2, [r7, #14]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	32ae      	adds	r2, #174	@ 0xae
 8008186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00f      	beq.n	80081b0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008190:	7bba      	ldrb	r2, [r7, #14]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008198:	7bba      	ldrb	r2, [r7, #14]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	32ae      	adds	r2, #174	@ 0xae
 800819e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	6839      	ldr	r1, [r7, #0]
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	4798      	blx	r3
 80081aa:	4603      	mov	r3, r0
 80081ac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081ae:	e004      	b.n	80081ba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80081b0:	2303      	movs	r3, #3
 80081b2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081b4:	e001      	b.n	80081ba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80081b6:	2303      	movs	r3, #3
 80081b8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	88db      	ldrh	r3, [r3, #6]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d110      	bne.n	80081e4 <USBD_StdItfReq+0xc0>
 80081c2:	7bfb      	ldrb	r3, [r7, #15]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d10d      	bne.n	80081e4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 fdc7 	bl	8008d5c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80081ce:	e009      	b.n	80081e4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80081d0:	6839      	ldr	r1, [r7, #0]
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 fcf7 	bl	8008bc6 <USBD_CtlError>
          break;
 80081d8:	e004      	b.n	80081e4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80081da:	6839      	ldr	r1, [r7, #0]
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f000 fcf2 	bl	8008bc6 <USBD_CtlError>
          break;
 80081e2:	e000      	b.n	80081e6 <USBD_StdItfReq+0xc2>
          break;
 80081e4:	bf00      	nop
      }
      break;
 80081e6:	e004      	b.n	80081f2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80081e8:	6839      	ldr	r1, [r7, #0]
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 fceb 	bl	8008bc6 <USBD_CtlError>
      break;
 80081f0:	bf00      	nop
  }

  return ret;
 80081f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3710      	adds	r7, #16
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008206:	2300      	movs	r3, #0
 8008208:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	889b      	ldrh	r3, [r3, #4]
 800820e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008218:	2b40      	cmp	r3, #64	@ 0x40
 800821a:	d007      	beq.n	800822c <USBD_StdEPReq+0x30>
 800821c:	2b40      	cmp	r3, #64	@ 0x40
 800821e:	f200 817f 	bhi.w	8008520 <USBD_StdEPReq+0x324>
 8008222:	2b00      	cmp	r3, #0
 8008224:	d02a      	beq.n	800827c <USBD_StdEPReq+0x80>
 8008226:	2b20      	cmp	r3, #32
 8008228:	f040 817a 	bne.w	8008520 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800822c:	7bbb      	ldrb	r3, [r7, #14]
 800822e:	4619      	mov	r1, r3
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f7ff fe85 	bl	8007f40 <USBD_CoreFindEP>
 8008236:	4603      	mov	r3, r0
 8008238:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800823a:	7b7b      	ldrb	r3, [r7, #13]
 800823c:	2bff      	cmp	r3, #255	@ 0xff
 800823e:	f000 8174 	beq.w	800852a <USBD_StdEPReq+0x32e>
 8008242:	7b7b      	ldrb	r3, [r7, #13]
 8008244:	2b00      	cmp	r3, #0
 8008246:	f040 8170 	bne.w	800852a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800824a:	7b7a      	ldrb	r2, [r7, #13]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008252:	7b7a      	ldrb	r2, [r7, #13]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	32ae      	adds	r2, #174	@ 0xae
 8008258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	2b00      	cmp	r3, #0
 8008260:	f000 8163 	beq.w	800852a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008264:	7b7a      	ldrb	r2, [r7, #13]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	32ae      	adds	r2, #174	@ 0xae
 800826a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	6839      	ldr	r1, [r7, #0]
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	4798      	blx	r3
 8008276:	4603      	mov	r3, r0
 8008278:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800827a:	e156      	b.n	800852a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	785b      	ldrb	r3, [r3, #1]
 8008280:	2b03      	cmp	r3, #3
 8008282:	d008      	beq.n	8008296 <USBD_StdEPReq+0x9a>
 8008284:	2b03      	cmp	r3, #3
 8008286:	f300 8145 	bgt.w	8008514 <USBD_StdEPReq+0x318>
 800828a:	2b00      	cmp	r3, #0
 800828c:	f000 809b 	beq.w	80083c6 <USBD_StdEPReq+0x1ca>
 8008290:	2b01      	cmp	r3, #1
 8008292:	d03c      	beq.n	800830e <USBD_StdEPReq+0x112>
 8008294:	e13e      	b.n	8008514 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800829c:	b2db      	uxtb	r3, r3
 800829e:	2b02      	cmp	r3, #2
 80082a0:	d002      	beq.n	80082a8 <USBD_StdEPReq+0xac>
 80082a2:	2b03      	cmp	r3, #3
 80082a4:	d016      	beq.n	80082d4 <USBD_StdEPReq+0xd8>
 80082a6:	e02c      	b.n	8008302 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80082a8:	7bbb      	ldrb	r3, [r7, #14]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d00d      	beq.n	80082ca <USBD_StdEPReq+0xce>
 80082ae:	7bbb      	ldrb	r3, [r7, #14]
 80082b0:	2b80      	cmp	r3, #128	@ 0x80
 80082b2:	d00a      	beq.n	80082ca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80082b4:	7bbb      	ldrb	r3, [r7, #14]
 80082b6:	4619      	mov	r1, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f001 f959 	bl	8009570 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80082be:	2180      	movs	r1, #128	@ 0x80
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f001 f955 	bl	8009570 <USBD_LL_StallEP>
 80082c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80082c8:	e020      	b.n	800830c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80082ca:	6839      	ldr	r1, [r7, #0]
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 fc7a 	bl	8008bc6 <USBD_CtlError>
              break;
 80082d2:	e01b      	b.n	800830c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	885b      	ldrh	r3, [r3, #2]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d10e      	bne.n	80082fa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80082dc:	7bbb      	ldrb	r3, [r7, #14]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00b      	beq.n	80082fa <USBD_StdEPReq+0xfe>
 80082e2:	7bbb      	ldrb	r3, [r7, #14]
 80082e4:	2b80      	cmp	r3, #128	@ 0x80
 80082e6:	d008      	beq.n	80082fa <USBD_StdEPReq+0xfe>
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	88db      	ldrh	r3, [r3, #6]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d104      	bne.n	80082fa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80082f0:	7bbb      	ldrb	r3, [r7, #14]
 80082f2:	4619      	mov	r1, r3
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f001 f93b 	bl	8009570 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 fd2e 	bl	8008d5c <USBD_CtlSendStatus>

              break;
 8008300:	e004      	b.n	800830c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008302:	6839      	ldr	r1, [r7, #0]
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 fc5e 	bl	8008bc6 <USBD_CtlError>
              break;
 800830a:	bf00      	nop
          }
          break;
 800830c:	e107      	b.n	800851e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008314:	b2db      	uxtb	r3, r3
 8008316:	2b02      	cmp	r3, #2
 8008318:	d002      	beq.n	8008320 <USBD_StdEPReq+0x124>
 800831a:	2b03      	cmp	r3, #3
 800831c:	d016      	beq.n	800834c <USBD_StdEPReq+0x150>
 800831e:	e04b      	b.n	80083b8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008320:	7bbb      	ldrb	r3, [r7, #14]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00d      	beq.n	8008342 <USBD_StdEPReq+0x146>
 8008326:	7bbb      	ldrb	r3, [r7, #14]
 8008328:	2b80      	cmp	r3, #128	@ 0x80
 800832a:	d00a      	beq.n	8008342 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800832c:	7bbb      	ldrb	r3, [r7, #14]
 800832e:	4619      	mov	r1, r3
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f001 f91d 	bl	8009570 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008336:	2180      	movs	r1, #128	@ 0x80
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f001 f919 	bl	8009570 <USBD_LL_StallEP>
 800833e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008340:	e040      	b.n	80083c4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008342:	6839      	ldr	r1, [r7, #0]
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 fc3e 	bl	8008bc6 <USBD_CtlError>
              break;
 800834a:	e03b      	b.n	80083c4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	885b      	ldrh	r3, [r3, #2]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d136      	bne.n	80083c2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008354:	7bbb      	ldrb	r3, [r7, #14]
 8008356:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800835a:	2b00      	cmp	r3, #0
 800835c:	d004      	beq.n	8008368 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800835e:	7bbb      	ldrb	r3, [r7, #14]
 8008360:	4619      	mov	r1, r3
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f001 f923 	bl	80095ae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 fcf7 	bl	8008d5c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800836e:	7bbb      	ldrb	r3, [r7, #14]
 8008370:	4619      	mov	r1, r3
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7ff fde4 	bl	8007f40 <USBD_CoreFindEP>
 8008378:	4603      	mov	r3, r0
 800837a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800837c:	7b7b      	ldrb	r3, [r7, #13]
 800837e:	2bff      	cmp	r3, #255	@ 0xff
 8008380:	d01f      	beq.n	80083c2 <USBD_StdEPReq+0x1c6>
 8008382:	7b7b      	ldrb	r3, [r7, #13]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d11c      	bne.n	80083c2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008388:	7b7a      	ldrb	r2, [r7, #13]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008390:	7b7a      	ldrb	r2, [r7, #13]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	32ae      	adds	r2, #174	@ 0xae
 8008396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d010      	beq.n	80083c2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80083a0:	7b7a      	ldrb	r2, [r7, #13]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	32ae      	adds	r2, #174	@ 0xae
 80083a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	6839      	ldr	r1, [r7, #0]
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	4798      	blx	r3
 80083b2:	4603      	mov	r3, r0
 80083b4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80083b6:	e004      	b.n	80083c2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80083b8:	6839      	ldr	r1, [r7, #0]
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 fc03 	bl	8008bc6 <USBD_CtlError>
              break;
 80083c0:	e000      	b.n	80083c4 <USBD_StdEPReq+0x1c8>
              break;
 80083c2:	bf00      	nop
          }
          break;
 80083c4:	e0ab      	b.n	800851e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b02      	cmp	r3, #2
 80083d0:	d002      	beq.n	80083d8 <USBD_StdEPReq+0x1dc>
 80083d2:	2b03      	cmp	r3, #3
 80083d4:	d032      	beq.n	800843c <USBD_StdEPReq+0x240>
 80083d6:	e097      	b.n	8008508 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80083d8:	7bbb      	ldrb	r3, [r7, #14]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d007      	beq.n	80083ee <USBD_StdEPReq+0x1f2>
 80083de:	7bbb      	ldrb	r3, [r7, #14]
 80083e0:	2b80      	cmp	r3, #128	@ 0x80
 80083e2:	d004      	beq.n	80083ee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80083e4:	6839      	ldr	r1, [r7, #0]
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 fbed 	bl	8008bc6 <USBD_CtlError>
                break;
 80083ec:	e091      	b.n	8008512 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80083ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	da0b      	bge.n	800840e <USBD_StdEPReq+0x212>
 80083f6:	7bbb      	ldrb	r3, [r7, #14]
 80083f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80083fc:	4613      	mov	r3, r2
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	4413      	add	r3, r2
 8008402:	009b      	lsls	r3, r3, #2
 8008404:	3310      	adds	r3, #16
 8008406:	687a      	ldr	r2, [r7, #4]
 8008408:	4413      	add	r3, r2
 800840a:	3304      	adds	r3, #4
 800840c:	e00b      	b.n	8008426 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800840e:	7bbb      	ldrb	r3, [r7, #14]
 8008410:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008414:	4613      	mov	r3, r2
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4413      	add	r3, r2
 800841a:	009b      	lsls	r3, r3, #2
 800841c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	4413      	add	r3, r2
 8008424:	3304      	adds	r3, #4
 8008426:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	2200      	movs	r2, #0
 800842c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	2202      	movs	r2, #2
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 fc37 	bl	8008ca8 <USBD_CtlSendData>
              break;
 800843a:	e06a      	b.n	8008512 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800843c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008440:	2b00      	cmp	r3, #0
 8008442:	da11      	bge.n	8008468 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008444:	7bbb      	ldrb	r3, [r7, #14]
 8008446:	f003 020f 	and.w	r2, r3, #15
 800844a:	6879      	ldr	r1, [r7, #4]
 800844c:	4613      	mov	r3, r2
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	4413      	add	r3, r2
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	440b      	add	r3, r1
 8008456:	3324      	adds	r3, #36	@ 0x24
 8008458:	881b      	ldrh	r3, [r3, #0]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d117      	bne.n	800848e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800845e:	6839      	ldr	r1, [r7, #0]
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 fbb0 	bl	8008bc6 <USBD_CtlError>
                  break;
 8008466:	e054      	b.n	8008512 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008468:	7bbb      	ldrb	r3, [r7, #14]
 800846a:	f003 020f 	and.w	r2, r3, #15
 800846e:	6879      	ldr	r1, [r7, #4]
 8008470:	4613      	mov	r3, r2
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	4413      	add	r3, r2
 8008476:	009b      	lsls	r3, r3, #2
 8008478:	440b      	add	r3, r1
 800847a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800847e:	881b      	ldrh	r3, [r3, #0]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d104      	bne.n	800848e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008484:	6839      	ldr	r1, [r7, #0]
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 fb9d 	bl	8008bc6 <USBD_CtlError>
                  break;
 800848c:	e041      	b.n	8008512 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800848e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008492:	2b00      	cmp	r3, #0
 8008494:	da0b      	bge.n	80084ae <USBD_StdEPReq+0x2b2>
 8008496:	7bbb      	ldrb	r3, [r7, #14]
 8008498:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800849c:	4613      	mov	r3, r2
 800849e:	009b      	lsls	r3, r3, #2
 80084a0:	4413      	add	r3, r2
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	3310      	adds	r3, #16
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	4413      	add	r3, r2
 80084aa:	3304      	adds	r3, #4
 80084ac:	e00b      	b.n	80084c6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80084ae:	7bbb      	ldrb	r3, [r7, #14]
 80084b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084b4:	4613      	mov	r3, r2
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	4413      	add	r3, r2
 80084ba:	009b      	lsls	r3, r3, #2
 80084bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	4413      	add	r3, r2
 80084c4:	3304      	adds	r3, #4
 80084c6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80084c8:	7bbb      	ldrb	r3, [r7, #14]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d002      	beq.n	80084d4 <USBD_StdEPReq+0x2d8>
 80084ce:	7bbb      	ldrb	r3, [r7, #14]
 80084d0:	2b80      	cmp	r3, #128	@ 0x80
 80084d2:	d103      	bne.n	80084dc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	2200      	movs	r2, #0
 80084d8:	601a      	str	r2, [r3, #0]
 80084da:	e00e      	b.n	80084fa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80084dc:	7bbb      	ldrb	r3, [r7, #14]
 80084de:	4619      	mov	r1, r3
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f001 f883 	bl	80095ec <USBD_LL_IsStallEP>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d003      	beq.n	80084f4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2201      	movs	r2, #1
 80084f0:	601a      	str	r2, [r3, #0]
 80084f2:	e002      	b.n	80084fa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2200      	movs	r2, #0
 80084f8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	2202      	movs	r2, #2
 80084fe:	4619      	mov	r1, r3
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f000 fbd1 	bl	8008ca8 <USBD_CtlSendData>
              break;
 8008506:	e004      	b.n	8008512 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008508:	6839      	ldr	r1, [r7, #0]
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 fb5b 	bl	8008bc6 <USBD_CtlError>
              break;
 8008510:	bf00      	nop
          }
          break;
 8008512:	e004      	b.n	800851e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008514:	6839      	ldr	r1, [r7, #0]
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 fb55 	bl	8008bc6 <USBD_CtlError>
          break;
 800851c:	bf00      	nop
      }
      break;
 800851e:	e005      	b.n	800852c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008520:	6839      	ldr	r1, [r7, #0]
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 fb4f 	bl	8008bc6 <USBD_CtlError>
      break;
 8008528:	e000      	b.n	800852c <USBD_StdEPReq+0x330>
      break;
 800852a:	bf00      	nop
  }

  return ret;
 800852c:	7bfb      	ldrb	r3, [r7, #15]
}
 800852e:	4618      	mov	r0, r3
 8008530:	3710      	adds	r7, #16
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
	...

08008538 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008542:	2300      	movs	r3, #0
 8008544:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008546:	2300      	movs	r3, #0
 8008548:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800854a:	2300      	movs	r3, #0
 800854c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	885b      	ldrh	r3, [r3, #2]
 8008552:	0a1b      	lsrs	r3, r3, #8
 8008554:	b29b      	uxth	r3, r3
 8008556:	3b01      	subs	r3, #1
 8008558:	2b06      	cmp	r3, #6
 800855a:	f200 8128 	bhi.w	80087ae <USBD_GetDescriptor+0x276>
 800855e:	a201      	add	r2, pc, #4	@ (adr r2, 8008564 <USBD_GetDescriptor+0x2c>)
 8008560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008564:	08008581 	.word	0x08008581
 8008568:	08008599 	.word	0x08008599
 800856c:	080085d9 	.word	0x080085d9
 8008570:	080087af 	.word	0x080087af
 8008574:	080087af 	.word	0x080087af
 8008578:	0800874f 	.word	0x0800874f
 800857c:	0800877b 	.word	0x0800877b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	7c12      	ldrb	r2, [r2, #16]
 800858c:	f107 0108 	add.w	r1, r7, #8
 8008590:	4610      	mov	r0, r2
 8008592:	4798      	blx	r3
 8008594:	60f8      	str	r0, [r7, #12]
      break;
 8008596:	e112      	b.n	80087be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	7c1b      	ldrb	r3, [r3, #16]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d10d      	bne.n	80085bc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a8:	f107 0208 	add.w	r2, r7, #8
 80085ac:	4610      	mov	r0, r2
 80085ae:	4798      	blx	r3
 80085b0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	3301      	adds	r3, #1
 80085b6:	2202      	movs	r2, #2
 80085b8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80085ba:	e100      	b.n	80087be <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c4:	f107 0208 	add.w	r2, r7, #8
 80085c8:	4610      	mov	r0, r2
 80085ca:	4798      	blx	r3
 80085cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	3301      	adds	r3, #1
 80085d2:	2202      	movs	r2, #2
 80085d4:	701a      	strb	r2, [r3, #0]
      break;
 80085d6:	e0f2      	b.n	80087be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	885b      	ldrh	r3, [r3, #2]
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	2b05      	cmp	r3, #5
 80085e0:	f200 80ac 	bhi.w	800873c <USBD_GetDescriptor+0x204>
 80085e4:	a201      	add	r2, pc, #4	@ (adr r2, 80085ec <USBD_GetDescriptor+0xb4>)
 80085e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ea:	bf00      	nop
 80085ec:	08008605 	.word	0x08008605
 80085f0:	08008639 	.word	0x08008639
 80085f4:	0800866d 	.word	0x0800866d
 80085f8:	080086a1 	.word	0x080086a1
 80085fc:	080086d5 	.word	0x080086d5
 8008600:	08008709 	.word	0x08008709
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00b      	beq.n	8008628 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	7c12      	ldrb	r2, [r2, #16]
 800861c:	f107 0108 	add.w	r1, r7, #8
 8008620:	4610      	mov	r0, r2
 8008622:	4798      	blx	r3
 8008624:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008626:	e091      	b.n	800874c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008628:	6839      	ldr	r1, [r7, #0]
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 facb 	bl	8008bc6 <USBD_CtlError>
            err++;
 8008630:	7afb      	ldrb	r3, [r7, #11]
 8008632:	3301      	adds	r3, #1
 8008634:	72fb      	strb	r3, [r7, #11]
          break;
 8008636:	e089      	b.n	800874c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d00b      	beq.n	800865c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800864a:	689b      	ldr	r3, [r3, #8]
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	7c12      	ldrb	r2, [r2, #16]
 8008650:	f107 0108 	add.w	r1, r7, #8
 8008654:	4610      	mov	r0, r2
 8008656:	4798      	blx	r3
 8008658:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800865a:	e077      	b.n	800874c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800865c:	6839      	ldr	r1, [r7, #0]
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 fab1 	bl	8008bc6 <USBD_CtlError>
            err++;
 8008664:	7afb      	ldrb	r3, [r7, #11]
 8008666:	3301      	adds	r3, #1
 8008668:	72fb      	strb	r3, [r7, #11]
          break;
 800866a:	e06f      	b.n	800874c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008672:	68db      	ldr	r3, [r3, #12]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d00b      	beq.n	8008690 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	7c12      	ldrb	r2, [r2, #16]
 8008684:	f107 0108 	add.w	r1, r7, #8
 8008688:	4610      	mov	r0, r2
 800868a:	4798      	blx	r3
 800868c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800868e:	e05d      	b.n	800874c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008690:	6839      	ldr	r1, [r7, #0]
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f000 fa97 	bl	8008bc6 <USBD_CtlError>
            err++;
 8008698:	7afb      	ldrb	r3, [r7, #11]
 800869a:	3301      	adds	r3, #1
 800869c:	72fb      	strb	r3, [r7, #11]
          break;
 800869e:	e055      	b.n	800874c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086a6:	691b      	ldr	r3, [r3, #16]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00b      	beq.n	80086c4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	7c12      	ldrb	r2, [r2, #16]
 80086b8:	f107 0108 	add.w	r1, r7, #8
 80086bc:	4610      	mov	r0, r2
 80086be:	4798      	blx	r3
 80086c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086c2:	e043      	b.n	800874c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086c4:	6839      	ldr	r1, [r7, #0]
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 fa7d 	bl	8008bc6 <USBD_CtlError>
            err++;
 80086cc:	7afb      	ldrb	r3, [r7, #11]
 80086ce:	3301      	adds	r3, #1
 80086d0:	72fb      	strb	r3, [r7, #11]
          break;
 80086d2:	e03b      	b.n	800874c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086da:	695b      	ldr	r3, [r3, #20]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d00b      	beq.n	80086f8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086e6:	695b      	ldr	r3, [r3, #20]
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	7c12      	ldrb	r2, [r2, #16]
 80086ec:	f107 0108 	add.w	r1, r7, #8
 80086f0:	4610      	mov	r0, r2
 80086f2:	4798      	blx	r3
 80086f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086f6:	e029      	b.n	800874c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086f8:	6839      	ldr	r1, [r7, #0]
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 fa63 	bl	8008bc6 <USBD_CtlError>
            err++;
 8008700:	7afb      	ldrb	r3, [r7, #11]
 8008702:	3301      	adds	r3, #1
 8008704:	72fb      	strb	r3, [r7, #11]
          break;
 8008706:	e021      	b.n	800874c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800870e:	699b      	ldr	r3, [r3, #24]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00b      	beq.n	800872c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800871a:	699b      	ldr	r3, [r3, #24]
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	7c12      	ldrb	r2, [r2, #16]
 8008720:	f107 0108 	add.w	r1, r7, #8
 8008724:	4610      	mov	r0, r2
 8008726:	4798      	blx	r3
 8008728:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800872a:	e00f      	b.n	800874c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800872c:	6839      	ldr	r1, [r7, #0]
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 fa49 	bl	8008bc6 <USBD_CtlError>
            err++;
 8008734:	7afb      	ldrb	r3, [r7, #11]
 8008736:	3301      	adds	r3, #1
 8008738:	72fb      	strb	r3, [r7, #11]
          break;
 800873a:	e007      	b.n	800874c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800873c:	6839      	ldr	r1, [r7, #0]
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 fa41 	bl	8008bc6 <USBD_CtlError>
          err++;
 8008744:	7afb      	ldrb	r3, [r7, #11]
 8008746:	3301      	adds	r3, #1
 8008748:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800874a:	bf00      	nop
      }
      break;
 800874c:	e037      	b.n	80087be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	7c1b      	ldrb	r3, [r3, #16]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d109      	bne.n	800876a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800875c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800875e:	f107 0208 	add.w	r2, r7, #8
 8008762:	4610      	mov	r0, r2
 8008764:	4798      	blx	r3
 8008766:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008768:	e029      	b.n	80087be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800876a:	6839      	ldr	r1, [r7, #0]
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 fa2a 	bl	8008bc6 <USBD_CtlError>
        err++;
 8008772:	7afb      	ldrb	r3, [r7, #11]
 8008774:	3301      	adds	r3, #1
 8008776:	72fb      	strb	r3, [r7, #11]
      break;
 8008778:	e021      	b.n	80087be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	7c1b      	ldrb	r3, [r3, #16]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d10d      	bne.n	800879e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800878a:	f107 0208 	add.w	r2, r7, #8
 800878e:	4610      	mov	r0, r2
 8008790:	4798      	blx	r3
 8008792:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	3301      	adds	r3, #1
 8008798:	2207      	movs	r2, #7
 800879a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800879c:	e00f      	b.n	80087be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800879e:	6839      	ldr	r1, [r7, #0]
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fa10 	bl	8008bc6 <USBD_CtlError>
        err++;
 80087a6:	7afb      	ldrb	r3, [r7, #11]
 80087a8:	3301      	adds	r3, #1
 80087aa:	72fb      	strb	r3, [r7, #11]
      break;
 80087ac:	e007      	b.n	80087be <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80087ae:	6839      	ldr	r1, [r7, #0]
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 fa08 	bl	8008bc6 <USBD_CtlError>
      err++;
 80087b6:	7afb      	ldrb	r3, [r7, #11]
 80087b8:	3301      	adds	r3, #1
 80087ba:	72fb      	strb	r3, [r7, #11]
      break;
 80087bc:	bf00      	nop
  }

  if (err != 0U)
 80087be:	7afb      	ldrb	r3, [r7, #11]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d11e      	bne.n	8008802 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	88db      	ldrh	r3, [r3, #6]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d016      	beq.n	80087fa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80087cc:	893b      	ldrh	r3, [r7, #8]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00e      	beq.n	80087f0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	88da      	ldrh	r2, [r3, #6]
 80087d6:	893b      	ldrh	r3, [r7, #8]
 80087d8:	4293      	cmp	r3, r2
 80087da:	bf28      	it	cs
 80087dc:	4613      	movcs	r3, r2
 80087de:	b29b      	uxth	r3, r3
 80087e0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80087e2:	893b      	ldrh	r3, [r7, #8]
 80087e4:	461a      	mov	r2, r3
 80087e6:	68f9      	ldr	r1, [r7, #12]
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f000 fa5d 	bl	8008ca8 <USBD_CtlSendData>
 80087ee:	e009      	b.n	8008804 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80087f0:	6839      	ldr	r1, [r7, #0]
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 f9e7 	bl	8008bc6 <USBD_CtlError>
 80087f8:	e004      	b.n	8008804 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 faae 	bl	8008d5c <USBD_CtlSendStatus>
 8008800:	e000      	b.n	8008804 <USBD_GetDescriptor+0x2cc>
    return;
 8008802:	bf00      	nop
  }
}
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop

0800880c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	889b      	ldrh	r3, [r3, #4]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d131      	bne.n	8008882 <USBD_SetAddress+0x76>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	88db      	ldrh	r3, [r3, #6]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d12d      	bne.n	8008882 <USBD_SetAddress+0x76>
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	885b      	ldrh	r3, [r3, #2]
 800882a:	2b7f      	cmp	r3, #127	@ 0x7f
 800882c:	d829      	bhi.n	8008882 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	885b      	ldrh	r3, [r3, #2]
 8008832:	b2db      	uxtb	r3, r3
 8008834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008838:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008840:	b2db      	uxtb	r3, r3
 8008842:	2b03      	cmp	r3, #3
 8008844:	d104      	bne.n	8008850 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008846:	6839      	ldr	r1, [r7, #0]
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 f9bc 	bl	8008bc6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800884e:	e01d      	b.n	800888c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	7bfa      	ldrb	r2, [r7, #15]
 8008854:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008858:	7bfb      	ldrb	r3, [r7, #15]
 800885a:	4619      	mov	r1, r3
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fef1 	bl	8009644 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fa7a 	bl	8008d5c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008868:	7bfb      	ldrb	r3, [r7, #15]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d004      	beq.n	8008878 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2202      	movs	r2, #2
 8008872:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008876:	e009      	b.n	800888c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008880:	e004      	b.n	800888c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008882:	6839      	ldr	r1, [r7, #0]
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 f99e 	bl	8008bc6 <USBD_CtlError>
  }
}
 800888a:	bf00      	nop
 800888c:	bf00      	nop
 800888e:	3710      	adds	r7, #16
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
 800889c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800889e:	2300      	movs	r3, #0
 80088a0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	885b      	ldrh	r3, [r3, #2]
 80088a6:	b2da      	uxtb	r2, r3
 80088a8:	4b4e      	ldr	r3, [pc, #312]	@ (80089e4 <USBD_SetConfig+0x150>)
 80088aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80088ac:	4b4d      	ldr	r3, [pc, #308]	@ (80089e4 <USBD_SetConfig+0x150>)
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d905      	bls.n	80088c0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80088b4:	6839      	ldr	r1, [r7, #0]
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 f985 	bl	8008bc6 <USBD_CtlError>
    return USBD_FAIL;
 80088bc:	2303      	movs	r3, #3
 80088be:	e08c      	b.n	80089da <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	2b02      	cmp	r3, #2
 80088ca:	d002      	beq.n	80088d2 <USBD_SetConfig+0x3e>
 80088cc:	2b03      	cmp	r3, #3
 80088ce:	d029      	beq.n	8008924 <USBD_SetConfig+0x90>
 80088d0:	e075      	b.n	80089be <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80088d2:	4b44      	ldr	r3, [pc, #272]	@ (80089e4 <USBD_SetConfig+0x150>)
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d020      	beq.n	800891c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80088da:	4b42      	ldr	r3, [pc, #264]	@ (80089e4 <USBD_SetConfig+0x150>)
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	461a      	mov	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80088e4:	4b3f      	ldr	r3, [pc, #252]	@ (80089e4 <USBD_SetConfig+0x150>)
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	4619      	mov	r1, r3
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f7fe ffe3 	bl	80078b6 <USBD_SetClassConfig>
 80088f0:	4603      	mov	r3, r0
 80088f2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80088f4:	7bfb      	ldrb	r3, [r7, #15]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d008      	beq.n	800890c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80088fa:	6839      	ldr	r1, [r7, #0]
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 f962 	bl	8008bc6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2202      	movs	r2, #2
 8008906:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800890a:	e065      	b.n	80089d8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 fa25 	bl	8008d5c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2203      	movs	r2, #3
 8008916:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800891a:	e05d      	b.n	80089d8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 fa1d 	bl	8008d5c <USBD_CtlSendStatus>
      break;
 8008922:	e059      	b.n	80089d8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008924:	4b2f      	ldr	r3, [pc, #188]	@ (80089e4 <USBD_SetConfig+0x150>)
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d112      	bne.n	8008952 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2202      	movs	r2, #2
 8008930:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008934:	4b2b      	ldr	r3, [pc, #172]	@ (80089e4 <USBD_SetConfig+0x150>)
 8008936:	781b      	ldrb	r3, [r3, #0]
 8008938:	461a      	mov	r2, r3
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800893e:	4b29      	ldr	r3, [pc, #164]	@ (80089e4 <USBD_SetConfig+0x150>)
 8008940:	781b      	ldrb	r3, [r3, #0]
 8008942:	4619      	mov	r1, r3
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f7fe ffd2 	bl	80078ee <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f000 fa06 	bl	8008d5c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008950:	e042      	b.n	80089d8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008952:	4b24      	ldr	r3, [pc, #144]	@ (80089e4 <USBD_SetConfig+0x150>)
 8008954:	781b      	ldrb	r3, [r3, #0]
 8008956:	461a      	mov	r2, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	429a      	cmp	r2, r3
 800895e:	d02a      	beq.n	80089b6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	b2db      	uxtb	r3, r3
 8008966:	4619      	mov	r1, r3
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f7fe ffc0 	bl	80078ee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800896e:	4b1d      	ldr	r3, [pc, #116]	@ (80089e4 <USBD_SetConfig+0x150>)
 8008970:	781b      	ldrb	r3, [r3, #0]
 8008972:	461a      	mov	r2, r3
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008978:	4b1a      	ldr	r3, [pc, #104]	@ (80089e4 <USBD_SetConfig+0x150>)
 800897a:	781b      	ldrb	r3, [r3, #0]
 800897c:	4619      	mov	r1, r3
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f7fe ff99 	bl	80078b6 <USBD_SetClassConfig>
 8008984:	4603      	mov	r3, r0
 8008986:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008988:	7bfb      	ldrb	r3, [r7, #15]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d00f      	beq.n	80089ae <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800898e:	6839      	ldr	r1, [r7, #0]
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 f918 	bl	8008bc6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	b2db      	uxtb	r3, r3
 800899c:	4619      	mov	r1, r3
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f7fe ffa5 	bl	80078ee <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2202      	movs	r2, #2
 80089a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80089ac:	e014      	b.n	80089d8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 f9d4 	bl	8008d5c <USBD_CtlSendStatus>
      break;
 80089b4:	e010      	b.n	80089d8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 f9d0 	bl	8008d5c <USBD_CtlSendStatus>
      break;
 80089bc:	e00c      	b.n	80089d8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80089be:	6839      	ldr	r1, [r7, #0]
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 f900 	bl	8008bc6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80089c6:	4b07      	ldr	r3, [pc, #28]	@ (80089e4 <USBD_SetConfig+0x150>)
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	4619      	mov	r1, r3
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f7fe ff8e 	bl	80078ee <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80089d2:	2303      	movs	r3, #3
 80089d4:	73fb      	strb	r3, [r7, #15]
      break;
 80089d6:	bf00      	nop
  }

  return ret;
 80089d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3710      	adds	r7, #16
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}
 80089e2:	bf00      	nop
 80089e4:	20003334 	.word	0x20003334

080089e8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	88db      	ldrh	r3, [r3, #6]
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d004      	beq.n	8008a04 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80089fa:	6839      	ldr	r1, [r7, #0]
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 f8e2 	bl	8008bc6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008a02:	e023      	b.n	8008a4c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a0a:	b2db      	uxtb	r3, r3
 8008a0c:	2b02      	cmp	r3, #2
 8008a0e:	dc02      	bgt.n	8008a16 <USBD_GetConfig+0x2e>
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	dc03      	bgt.n	8008a1c <USBD_GetConfig+0x34>
 8008a14:	e015      	b.n	8008a42 <USBD_GetConfig+0x5a>
 8008a16:	2b03      	cmp	r3, #3
 8008a18:	d00b      	beq.n	8008a32 <USBD_GetConfig+0x4a>
 8008a1a:	e012      	b.n	8008a42 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	3308      	adds	r3, #8
 8008a26:	2201      	movs	r2, #1
 8008a28:	4619      	mov	r1, r3
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 f93c 	bl	8008ca8 <USBD_CtlSendData>
        break;
 8008a30:	e00c      	b.n	8008a4c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	3304      	adds	r3, #4
 8008a36:	2201      	movs	r2, #1
 8008a38:	4619      	mov	r1, r3
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 f934 	bl	8008ca8 <USBD_CtlSendData>
        break;
 8008a40:	e004      	b.n	8008a4c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008a42:	6839      	ldr	r1, [r7, #0]
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 f8be 	bl	8008bc6 <USBD_CtlError>
        break;
 8008a4a:	bf00      	nop
}
 8008a4c:	bf00      	nop
 8008a4e:	3708      	adds	r7, #8
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b082      	sub	sp, #8
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	3b01      	subs	r3, #1
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d81e      	bhi.n	8008aaa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	88db      	ldrh	r3, [r3, #6]
 8008a70:	2b02      	cmp	r3, #2
 8008a72:	d004      	beq.n	8008a7e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008a74:	6839      	ldr	r1, [r7, #0]
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f8a5 	bl	8008bc6 <USBD_CtlError>
        break;
 8008a7c:	e01a      	b.n	8008ab4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2201      	movs	r2, #1
 8008a82:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d005      	beq.n	8008a9a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	f043 0202 	orr.w	r2, r3, #2
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	330c      	adds	r3, #12
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 f900 	bl	8008ca8 <USBD_CtlSendData>
      break;
 8008aa8:	e004      	b.n	8008ab4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008aaa:	6839      	ldr	r1, [r7, #0]
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 f88a 	bl	8008bc6 <USBD_CtlError>
      break;
 8008ab2:	bf00      	nop
  }
}
 8008ab4:	bf00      	nop
 8008ab6:	3708      	adds	r7, #8
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	885b      	ldrh	r3, [r3, #2]
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d107      	bne.n	8008ade <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 f940 	bl	8008d5c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008adc:	e013      	b.n	8008b06 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	885b      	ldrh	r3, [r3, #2]
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d10b      	bne.n	8008afe <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	889b      	ldrh	r3, [r3, #4]
 8008aea:	0a1b      	lsrs	r3, r3, #8
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	b2da      	uxtb	r2, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 f930 	bl	8008d5c <USBD_CtlSendStatus>
}
 8008afc:	e003      	b.n	8008b06 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008afe:	6839      	ldr	r1, [r7, #0]
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 f860 	bl	8008bc6 <USBD_CtlError>
}
 8008b06:	bf00      	nop
 8008b08:	3708      	adds	r7, #8
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b082      	sub	sp, #8
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
 8008b16:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	3b01      	subs	r3, #1
 8008b22:	2b02      	cmp	r3, #2
 8008b24:	d80b      	bhi.n	8008b3e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	885b      	ldrh	r3, [r3, #2]
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d10c      	bne.n	8008b48 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 f910 	bl	8008d5c <USBD_CtlSendStatus>
      }
      break;
 8008b3c:	e004      	b.n	8008b48 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008b3e:	6839      	ldr	r1, [r7, #0]
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 f840 	bl	8008bc6 <USBD_CtlError>
      break;
 8008b46:	e000      	b.n	8008b4a <USBD_ClrFeature+0x3c>
      break;
 8008b48:	bf00      	nop
  }
}
 8008b4a:	bf00      	nop
 8008b4c:	3708      	adds	r7, #8
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}

08008b52 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008b52:	b580      	push	{r7, lr}
 8008b54:	b084      	sub	sp, #16
 8008b56:	af00      	add	r7, sp, #0
 8008b58:	6078      	str	r0, [r7, #4]
 8008b5a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	781a      	ldrb	r2, [r3, #0]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	781a      	ldrb	r2, [r3, #0]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	3301      	adds	r3, #1
 8008b7a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f7ff fa40 	bl	8008002 <SWAPBYTE>
 8008b82:	4603      	mov	r3, r0
 8008b84:	461a      	mov	r2, r3
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	3301      	adds	r3, #1
 8008b94:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008b96:	68f8      	ldr	r0, [r7, #12]
 8008b98:	f7ff fa33 	bl	8008002 <SWAPBYTE>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	3301      	adds	r3, #1
 8008bae:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008bb0:	68f8      	ldr	r0, [r7, #12]
 8008bb2:	f7ff fa26 	bl	8008002 <SWAPBYTE>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	461a      	mov	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	80da      	strh	r2, [r3, #6]
}
 8008bbe:	bf00      	nop
 8008bc0:	3710      	adds	r7, #16
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b082      	sub	sp, #8
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
 8008bce:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bd0:	2180      	movs	r1, #128	@ 0x80
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fccc 	bl	8009570 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008bd8:	2100      	movs	r1, #0
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 fcc8 	bl	8009570 <USBD_LL_StallEP>
}
 8008be0:	bf00      	nop
 8008be2:	3708      	adds	r7, #8
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b086      	sub	sp, #24
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d036      	beq.n	8008c6c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008c02:	6938      	ldr	r0, [r7, #16]
 8008c04:	f000 f836 	bl	8008c74 <USBD_GetLen>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	005b      	lsls	r3, r3, #1
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008c16:	7dfb      	ldrb	r3, [r7, #23]
 8008c18:	68ba      	ldr	r2, [r7, #8]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	687a      	ldr	r2, [r7, #4]
 8008c1e:	7812      	ldrb	r2, [r2, #0]
 8008c20:	701a      	strb	r2, [r3, #0]
  idx++;
 8008c22:	7dfb      	ldrb	r3, [r7, #23]
 8008c24:	3301      	adds	r3, #1
 8008c26:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008c28:	7dfb      	ldrb	r3, [r7, #23]
 8008c2a:	68ba      	ldr	r2, [r7, #8]
 8008c2c:	4413      	add	r3, r2
 8008c2e:	2203      	movs	r2, #3
 8008c30:	701a      	strb	r2, [r3, #0]
  idx++;
 8008c32:	7dfb      	ldrb	r3, [r7, #23]
 8008c34:	3301      	adds	r3, #1
 8008c36:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008c38:	e013      	b.n	8008c62 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008c3a:	7dfb      	ldrb	r3, [r7, #23]
 8008c3c:	68ba      	ldr	r2, [r7, #8]
 8008c3e:	4413      	add	r3, r2
 8008c40:	693a      	ldr	r2, [r7, #16]
 8008c42:	7812      	ldrb	r2, [r2, #0]
 8008c44:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	3301      	adds	r3, #1
 8008c4a:	613b      	str	r3, [r7, #16]
    idx++;
 8008c4c:	7dfb      	ldrb	r3, [r7, #23]
 8008c4e:	3301      	adds	r3, #1
 8008c50:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008c52:	7dfb      	ldrb	r3, [r7, #23]
 8008c54:	68ba      	ldr	r2, [r7, #8]
 8008c56:	4413      	add	r3, r2
 8008c58:	2200      	movs	r2, #0
 8008c5a:	701a      	strb	r2, [r3, #0]
    idx++;
 8008c5c:	7dfb      	ldrb	r3, [r7, #23]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d1e7      	bne.n	8008c3a <USBD_GetString+0x52>
 8008c6a:	e000      	b.n	8008c6e <USBD_GetString+0x86>
    return;
 8008c6c:	bf00      	nop
  }
}
 8008c6e:	3718      	adds	r7, #24
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b085      	sub	sp, #20
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008c84:	e005      	b.n	8008c92 <USBD_GetLen+0x1e>
  {
    len++;
 8008c86:	7bfb      	ldrb	r3, [r7, #15]
 8008c88:	3301      	adds	r3, #1
 8008c8a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	781b      	ldrb	r3, [r3, #0]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d1f5      	bne.n	8008c86 <USBD_GetLen+0x12>
  }

  return len;
 8008c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3714      	adds	r7, #20
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2202      	movs	r2, #2
 8008cb8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	2100      	movs	r1, #0
 8008cce:	68f8      	ldr	r0, [r7, #12]
 8008cd0:	f000 fcd7 	bl	8009682 <USBD_LL_Transmit>

  return USBD_OK;
 8008cd4:	2300      	movs	r3, #0
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b084      	sub	sp, #16
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	60f8      	str	r0, [r7, #12]
 8008ce6:	60b9      	str	r1, [r7, #8]
 8008ce8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	2100      	movs	r1, #0
 8008cf0:	68f8      	ldr	r0, [r7, #12]
 8008cf2:	f000 fcc6 	bl	8009682 <USBD_LL_Transmit>

  return USBD_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3710      	adds	r7, #16
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b084      	sub	sp, #16
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2203      	movs	r2, #3
 8008d10:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	68ba      	ldr	r2, [r7, #8]
 8008d28:	2100      	movs	r1, #0
 8008d2a:	68f8      	ldr	r0, [r7, #12]
 8008d2c:	f000 fcca 	bl	80096c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}

08008d3a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008d3a:	b580      	push	{r7, lr}
 8008d3c:	b084      	sub	sp, #16
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	60f8      	str	r0, [r7, #12]
 8008d42:	60b9      	str	r1, [r7, #8]
 8008d44:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	68ba      	ldr	r2, [r7, #8]
 8008d4a:	2100      	movs	r1, #0
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f000 fcb9 	bl	80096c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d52:	2300      	movs	r3, #0
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3710      	adds	r7, #16
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b082      	sub	sp, #8
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2204      	movs	r2, #4
 8008d68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	2200      	movs	r2, #0
 8008d70:	2100      	movs	r1, #0
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 fc85 	bl	8009682 <USBD_LL_Transmit>

  return USBD_OK;
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3708      	adds	r7, #8
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008d82:	b580      	push	{r7, lr}
 8008d84:	b082      	sub	sp, #8
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2205      	movs	r2, #5
 8008d8e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d92:	2300      	movs	r3, #0
 8008d94:	2200      	movs	r2, #0
 8008d96:	2100      	movs	r1, #0
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 fc93 	bl	80096c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3708      	adds	r7, #8
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008dac:	2200      	movs	r2, #0
 8008dae:	4912      	ldr	r1, [pc, #72]	@ (8008df8 <MX_USB_DEVICE_Init+0x50>)
 8008db0:	4812      	ldr	r0, [pc, #72]	@ (8008dfc <MX_USB_DEVICE_Init+0x54>)
 8008db2:	f7fe fd03 	bl	80077bc <USBD_Init>
 8008db6:	4603      	mov	r3, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d001      	beq.n	8008dc0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008dbc:	f7f7 ffe0 	bl	8000d80 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008dc0:	490f      	ldr	r1, [pc, #60]	@ (8008e00 <MX_USB_DEVICE_Init+0x58>)
 8008dc2:	480e      	ldr	r0, [pc, #56]	@ (8008dfc <MX_USB_DEVICE_Init+0x54>)
 8008dc4:	f7fe fd2a 	bl	800781c <USBD_RegisterClass>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d001      	beq.n	8008dd2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008dce:	f7f7 ffd7 	bl	8000d80 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008dd2:	490c      	ldr	r1, [pc, #48]	@ (8008e04 <MX_USB_DEVICE_Init+0x5c>)
 8008dd4:	4809      	ldr	r0, [pc, #36]	@ (8008dfc <MX_USB_DEVICE_Init+0x54>)
 8008dd6:	f7fe fc21 	bl	800761c <USBD_CDC_RegisterInterface>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d001      	beq.n	8008de4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008de0:	f7f7 ffce 	bl	8000d80 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008de4:	4805      	ldr	r0, [pc, #20]	@ (8008dfc <MX_USB_DEVICE_Init+0x54>)
 8008de6:	f7fe fd4f 	bl	8007888 <USBD_Start>
 8008dea:	4603      	mov	r3, r0
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d001      	beq.n	8008df4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008df0:	f7f7 ffc6 	bl	8000d80 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008df4:	bf00      	nop
 8008df6:	bd80      	pop	{r7, pc}
 8008df8:	200000dc 	.word	0x200000dc
 8008dfc:	20003338 	.word	0x20003338
 8008e00:	20000048 	.word	0x20000048
 8008e04:	200000c8 	.word	0x200000c8

08008e08 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	4905      	ldr	r1, [pc, #20]	@ (8008e24 <CDC_Init_FS+0x1c>)
 8008e10:	4805      	ldr	r0, [pc, #20]	@ (8008e28 <CDC_Init_FS+0x20>)
 8008e12:	f7fe fc1d 	bl	8007650 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008e16:	4905      	ldr	r1, [pc, #20]	@ (8008e2c <CDC_Init_FS+0x24>)
 8008e18:	4803      	ldr	r0, [pc, #12]	@ (8008e28 <CDC_Init_FS+0x20>)
 8008e1a:	f7fe fc3b 	bl	8007694 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008e1e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	bd80      	pop	{r7, pc}
 8008e24:	20003a14 	.word	0x20003a14
 8008e28:	20003338 	.word	0x20003338
 8008e2c:	20003614 	.word	0x20003614

08008e30 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008e34:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr

08008e40 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	4603      	mov	r3, r0
 8008e48:	6039      	str	r1, [r7, #0]
 8008e4a:	71fb      	strb	r3, [r7, #7]
 8008e4c:	4613      	mov	r3, r2
 8008e4e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008e50:	79fb      	ldrb	r3, [r7, #7]
 8008e52:	2b23      	cmp	r3, #35	@ 0x23
 8008e54:	d84a      	bhi.n	8008eec <CDC_Control_FS+0xac>
 8008e56:	a201      	add	r2, pc, #4	@ (adr r2, 8008e5c <CDC_Control_FS+0x1c>)
 8008e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e5c:	08008eed 	.word	0x08008eed
 8008e60:	08008eed 	.word	0x08008eed
 8008e64:	08008eed 	.word	0x08008eed
 8008e68:	08008eed 	.word	0x08008eed
 8008e6c:	08008eed 	.word	0x08008eed
 8008e70:	08008eed 	.word	0x08008eed
 8008e74:	08008eed 	.word	0x08008eed
 8008e78:	08008eed 	.word	0x08008eed
 8008e7c:	08008eed 	.word	0x08008eed
 8008e80:	08008eed 	.word	0x08008eed
 8008e84:	08008eed 	.word	0x08008eed
 8008e88:	08008eed 	.word	0x08008eed
 8008e8c:	08008eed 	.word	0x08008eed
 8008e90:	08008eed 	.word	0x08008eed
 8008e94:	08008eed 	.word	0x08008eed
 8008e98:	08008eed 	.word	0x08008eed
 8008e9c:	08008eed 	.word	0x08008eed
 8008ea0:	08008eed 	.word	0x08008eed
 8008ea4:	08008eed 	.word	0x08008eed
 8008ea8:	08008eed 	.word	0x08008eed
 8008eac:	08008eed 	.word	0x08008eed
 8008eb0:	08008eed 	.word	0x08008eed
 8008eb4:	08008eed 	.word	0x08008eed
 8008eb8:	08008eed 	.word	0x08008eed
 8008ebc:	08008eed 	.word	0x08008eed
 8008ec0:	08008eed 	.word	0x08008eed
 8008ec4:	08008eed 	.word	0x08008eed
 8008ec8:	08008eed 	.word	0x08008eed
 8008ecc:	08008eed 	.word	0x08008eed
 8008ed0:	08008eed 	.word	0x08008eed
 8008ed4:	08008eed 	.word	0x08008eed
 8008ed8:	08008eed 	.word	0x08008eed
 8008edc:	08008eed 	.word	0x08008eed
 8008ee0:	08008eed 	.word	0x08008eed
 8008ee4:	08008eed 	.word	0x08008eed
 8008ee8:	08008eed 	.word	0x08008eed
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008eec:	bf00      	nop
  }

  return (USBD_OK);
 8008eee:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008f06:	6879      	ldr	r1, [r7, #4]
 8008f08:	4808      	ldr	r0, [pc, #32]	@ (8008f2c <CDC_Receive_FS+0x30>)
 8008f0a:	f7fe fbc3 	bl	8007694 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008f0e:	4807      	ldr	r0, [pc, #28]	@ (8008f2c <CDC_Receive_FS+0x30>)
 8008f10:	f7fe fc1e 	bl	8007750 <USBD_CDC_ReceivePacket>
  CDCReceiveCallback(Buf, *Len);
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4619      	mov	r1, r3
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f7f7 fe92 	bl	8000c44 <CDCReceiveCallback>
  return (USBD_OK);
 8008f20:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	20003338 	.word	0x20003338

08008f30 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
 8008f38:	460b      	mov	r3, r1
 8008f3a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008f40:	4b0d      	ldr	r3, [pc, #52]	@ (8008f78 <CDC_Transmit_FS+0x48>)
 8008f42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008f46:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d001      	beq.n	8008f56 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008f52:	2301      	movs	r3, #1
 8008f54:	e00b      	b.n	8008f6e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008f56:	887b      	ldrh	r3, [r7, #2]
 8008f58:	461a      	mov	r2, r3
 8008f5a:	6879      	ldr	r1, [r7, #4]
 8008f5c:	4806      	ldr	r0, [pc, #24]	@ (8008f78 <CDC_Transmit_FS+0x48>)
 8008f5e:	f7fe fb77 	bl	8007650 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008f62:	4805      	ldr	r0, [pc, #20]	@ (8008f78 <CDC_Transmit_FS+0x48>)
 8008f64:	f7fe fbb4 	bl	80076d0 <USBD_CDC_TransmitPacket>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	20003338 	.word	0x20003338

08008f7c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b087      	sub	sp, #28
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	60b9      	str	r1, [r7, #8]
 8008f86:	4613      	mov	r3, r2
 8008f88:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008f8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	371c      	adds	r7, #28
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr
	...

08008fa0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b083      	sub	sp, #12
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	6039      	str	r1, [r7, #0]
 8008faa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	2212      	movs	r2, #18
 8008fb0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008fb2:	4b03      	ldr	r3, [pc, #12]	@ (8008fc0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	370c      	adds	r7, #12
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbe:	4770      	bx	lr
 8008fc0:	200000f8 	.word	0x200000f8

08008fc4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	4603      	mov	r3, r0
 8008fcc:	6039      	str	r1, [r7, #0]
 8008fce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	2204      	movs	r2, #4
 8008fd4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008fd6:	4b03      	ldr	r3, [pc, #12]	@ (8008fe4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr
 8008fe4:	2000010c 	.word	0x2000010c

08008fe8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	4603      	mov	r3, r0
 8008ff0:	6039      	str	r1, [r7, #0]
 8008ff2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ff4:	79fb      	ldrb	r3, [r7, #7]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d105      	bne.n	8009006 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008ffa:	683a      	ldr	r2, [r7, #0]
 8008ffc:	4907      	ldr	r1, [pc, #28]	@ (800901c <USBD_FS_ProductStrDescriptor+0x34>)
 8008ffe:	4808      	ldr	r0, [pc, #32]	@ (8009020 <USBD_FS_ProductStrDescriptor+0x38>)
 8009000:	f7ff fdf2 	bl	8008be8 <USBD_GetString>
 8009004:	e004      	b.n	8009010 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009006:	683a      	ldr	r2, [r7, #0]
 8009008:	4904      	ldr	r1, [pc, #16]	@ (800901c <USBD_FS_ProductStrDescriptor+0x34>)
 800900a:	4805      	ldr	r0, [pc, #20]	@ (8009020 <USBD_FS_ProductStrDescriptor+0x38>)
 800900c:	f7ff fdec 	bl	8008be8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009010:	4b02      	ldr	r3, [pc, #8]	@ (800901c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009012:	4618      	mov	r0, r3
 8009014:	3708      	adds	r7, #8
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop
 800901c:	20003e14 	.word	0x20003e14
 8009020:	0800a220 	.word	0x0800a220

08009024 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	4603      	mov	r3, r0
 800902c:	6039      	str	r1, [r7, #0]
 800902e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009030:	683a      	ldr	r2, [r7, #0]
 8009032:	4904      	ldr	r1, [pc, #16]	@ (8009044 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009034:	4804      	ldr	r0, [pc, #16]	@ (8009048 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009036:	f7ff fdd7 	bl	8008be8 <USBD_GetString>
  return USBD_StrDesc;
 800903a:	4b02      	ldr	r3, [pc, #8]	@ (8009044 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800903c:	4618      	mov	r0, r3
 800903e:	3708      	adds	r7, #8
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	20003e14 	.word	0x20003e14
 8009048:	0800a238 	.word	0x0800a238

0800904c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b082      	sub	sp, #8
 8009050:	af00      	add	r7, sp, #0
 8009052:	4603      	mov	r3, r0
 8009054:	6039      	str	r1, [r7, #0]
 8009056:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	221a      	movs	r2, #26
 800905c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800905e:	f000 f843 	bl	80090e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009062:	4b02      	ldr	r3, [pc, #8]	@ (800906c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009064:	4618      	mov	r0, r3
 8009066:	3708      	adds	r7, #8
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}
 800906c:	20000110 	.word	0x20000110

08009070 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b082      	sub	sp, #8
 8009074:	af00      	add	r7, sp, #0
 8009076:	4603      	mov	r3, r0
 8009078:	6039      	str	r1, [r7, #0]
 800907a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800907c:	79fb      	ldrb	r3, [r7, #7]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d105      	bne.n	800908e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009082:	683a      	ldr	r2, [r7, #0]
 8009084:	4907      	ldr	r1, [pc, #28]	@ (80090a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009086:	4808      	ldr	r0, [pc, #32]	@ (80090a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009088:	f7ff fdae 	bl	8008be8 <USBD_GetString>
 800908c:	e004      	b.n	8009098 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	4904      	ldr	r1, [pc, #16]	@ (80090a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009092:	4805      	ldr	r0, [pc, #20]	@ (80090a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009094:	f7ff fda8 	bl	8008be8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009098:	4b02      	ldr	r3, [pc, #8]	@ (80090a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800909a:	4618      	mov	r0, r3
 800909c:	3708      	adds	r7, #8
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	20003e14 	.word	0x20003e14
 80090a8:	0800a24c 	.word	0x0800a24c

080090ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b082      	sub	sp, #8
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	4603      	mov	r3, r0
 80090b4:	6039      	str	r1, [r7, #0]
 80090b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80090b8:	79fb      	ldrb	r3, [r7, #7]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d105      	bne.n	80090ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80090be:	683a      	ldr	r2, [r7, #0]
 80090c0:	4907      	ldr	r1, [pc, #28]	@ (80090e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80090c2:	4808      	ldr	r0, [pc, #32]	@ (80090e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80090c4:	f7ff fd90 	bl	8008be8 <USBD_GetString>
 80090c8:	e004      	b.n	80090d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80090ca:	683a      	ldr	r2, [r7, #0]
 80090cc:	4904      	ldr	r1, [pc, #16]	@ (80090e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80090ce:	4805      	ldr	r0, [pc, #20]	@ (80090e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80090d0:	f7ff fd8a 	bl	8008be8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80090d4:	4b02      	ldr	r3, [pc, #8]	@ (80090e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3708      	adds	r7, #8
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
 80090de:	bf00      	nop
 80090e0:	20003e14 	.word	0x20003e14
 80090e4:	0800a258 	.word	0x0800a258

080090e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b084      	sub	sp, #16
 80090ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	4413      	add	r3, r2
 80090f4:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d009      	beq.n	8009110 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80090fc:	2208      	movs	r2, #8
 80090fe:	4906      	ldr	r1, [pc, #24]	@ (8009118 <Get_SerialNum+0x30>)
 8009100:	68f8      	ldr	r0, [r7, #12]
 8009102:	f000 f80d 	bl	8009120 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009106:	2204      	movs	r2, #4
 8009108:	4904      	ldr	r1, [pc, #16]	@ (800911c <Get_SerialNum+0x34>)
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 f808 	bl	8009120 <IntToUnicode>
  }
}
 8009110:	bf00      	nop
 8009112:	3710      	adds	r7, #16
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}
 8009118:	20000112 	.word	0x20000112
 800911c:	20000122 	.word	0x20000122

08009120 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009120:	b480      	push	{r7}
 8009122:	b087      	sub	sp, #28
 8009124:	af00      	add	r7, sp, #0
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	4613      	mov	r3, r2
 800912c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800912e:	2300      	movs	r3, #0
 8009130:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009132:	2300      	movs	r3, #0
 8009134:	75fb      	strb	r3, [r7, #23]
 8009136:	e027      	b.n	8009188 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	0f1b      	lsrs	r3, r3, #28
 800913c:	2b09      	cmp	r3, #9
 800913e:	d80b      	bhi.n	8009158 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	0f1b      	lsrs	r3, r3, #28
 8009144:	b2da      	uxtb	r2, r3
 8009146:	7dfb      	ldrb	r3, [r7, #23]
 8009148:	005b      	lsls	r3, r3, #1
 800914a:	4619      	mov	r1, r3
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	440b      	add	r3, r1
 8009150:	3230      	adds	r2, #48	@ 0x30
 8009152:	b2d2      	uxtb	r2, r2
 8009154:	701a      	strb	r2, [r3, #0]
 8009156:	e00a      	b.n	800916e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	0f1b      	lsrs	r3, r3, #28
 800915c:	b2da      	uxtb	r2, r3
 800915e:	7dfb      	ldrb	r3, [r7, #23]
 8009160:	005b      	lsls	r3, r3, #1
 8009162:	4619      	mov	r1, r3
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	440b      	add	r3, r1
 8009168:	3237      	adds	r2, #55	@ 0x37
 800916a:	b2d2      	uxtb	r2, r2
 800916c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	011b      	lsls	r3, r3, #4
 8009172:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009174:	7dfb      	ldrb	r3, [r7, #23]
 8009176:	005b      	lsls	r3, r3, #1
 8009178:	3301      	adds	r3, #1
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	4413      	add	r3, r2
 800917e:	2200      	movs	r2, #0
 8009180:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009182:	7dfb      	ldrb	r3, [r7, #23]
 8009184:	3301      	adds	r3, #1
 8009186:	75fb      	strb	r3, [r7, #23]
 8009188:	7dfa      	ldrb	r2, [r7, #23]
 800918a:	79fb      	ldrb	r3, [r7, #7]
 800918c:	429a      	cmp	r2, r3
 800918e:	d3d3      	bcc.n	8009138 <IntToUnicode+0x18>
  }
}
 8009190:	bf00      	nop
 8009192:	bf00      	nop
 8009194:	371c      	adds	r7, #28
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr
	...

080091a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b08a      	sub	sp, #40	@ 0x28
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091a8:	f107 0314 	add.w	r3, r7, #20
 80091ac:	2200      	movs	r2, #0
 80091ae:	601a      	str	r2, [r3, #0]
 80091b0:	605a      	str	r2, [r3, #4]
 80091b2:	609a      	str	r2, [r3, #8]
 80091b4:	60da      	str	r2, [r3, #12]
 80091b6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80091c0:	d13a      	bne.n	8009238 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80091c2:	2300      	movs	r3, #0
 80091c4:	613b      	str	r3, [r7, #16]
 80091c6:	4b1e      	ldr	r3, [pc, #120]	@ (8009240 <HAL_PCD_MspInit+0xa0>)
 80091c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091ca:	4a1d      	ldr	r2, [pc, #116]	@ (8009240 <HAL_PCD_MspInit+0xa0>)
 80091cc:	f043 0301 	orr.w	r3, r3, #1
 80091d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80091d2:	4b1b      	ldr	r3, [pc, #108]	@ (8009240 <HAL_PCD_MspInit+0xa0>)
 80091d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091d6:	f003 0301 	and.w	r3, r3, #1
 80091da:	613b      	str	r3, [r7, #16]
 80091dc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80091de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80091e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091e4:	2302      	movs	r3, #2
 80091e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091e8:	2300      	movs	r3, #0
 80091ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091ec:	2303      	movs	r3, #3
 80091ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80091f0:	230a      	movs	r3, #10
 80091f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091f4:	f107 0314 	add.w	r3, r7, #20
 80091f8:	4619      	mov	r1, r3
 80091fa:	4812      	ldr	r0, [pc, #72]	@ (8009244 <HAL_PCD_MspInit+0xa4>)
 80091fc:	f7f9 f9da 	bl	80025b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009200:	4b0f      	ldr	r3, [pc, #60]	@ (8009240 <HAL_PCD_MspInit+0xa0>)
 8009202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009204:	4a0e      	ldr	r2, [pc, #56]	@ (8009240 <HAL_PCD_MspInit+0xa0>)
 8009206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800920a:	6353      	str	r3, [r2, #52]	@ 0x34
 800920c:	2300      	movs	r3, #0
 800920e:	60fb      	str	r3, [r7, #12]
 8009210:	4b0b      	ldr	r3, [pc, #44]	@ (8009240 <HAL_PCD_MspInit+0xa0>)
 8009212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009214:	4a0a      	ldr	r2, [pc, #40]	@ (8009240 <HAL_PCD_MspInit+0xa0>)
 8009216:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800921a:	6453      	str	r3, [r2, #68]	@ 0x44
 800921c:	4b08      	ldr	r3, [pc, #32]	@ (8009240 <HAL_PCD_MspInit+0xa0>)
 800921e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009224:	60fb      	str	r3, [r7, #12]
 8009226:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009228:	2200      	movs	r2, #0
 800922a:	2100      	movs	r1, #0
 800922c:	2043      	movs	r0, #67	@ 0x43
 800922e:	f7f8 fdaa 	bl	8001d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009232:	2043      	movs	r0, #67	@ 0x43
 8009234:	f7f8 fdc3 	bl	8001dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009238:	bf00      	nop
 800923a:	3728      	adds	r7, #40	@ 0x28
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	40023800 	.word	0x40023800
 8009244:	40020000 	.word	0x40020000

08009248 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800925c:	4619      	mov	r1, r3
 800925e:	4610      	mov	r0, r2
 8009260:	f7fe fb5f 	bl	8007922 <USBD_LL_SetupStage>
}
 8009264:	bf00      	nop
 8009266:	3708      	adds	r7, #8
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}

0800926c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b082      	sub	sp, #8
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	460b      	mov	r3, r1
 8009276:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800927e:	78fa      	ldrb	r2, [r7, #3]
 8009280:	6879      	ldr	r1, [r7, #4]
 8009282:	4613      	mov	r3, r2
 8009284:	00db      	lsls	r3, r3, #3
 8009286:	4413      	add	r3, r2
 8009288:	009b      	lsls	r3, r3, #2
 800928a:	440b      	add	r3, r1
 800928c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	78fb      	ldrb	r3, [r7, #3]
 8009294:	4619      	mov	r1, r3
 8009296:	f7fe fb99 	bl	80079cc <USBD_LL_DataOutStage>
}
 800929a:	bf00      	nop
 800929c:	3708      	adds	r7, #8
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}

080092a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b082      	sub	sp, #8
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
 80092aa:	460b      	mov	r3, r1
 80092ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80092b4:	78fa      	ldrb	r2, [r7, #3]
 80092b6:	6879      	ldr	r1, [r7, #4]
 80092b8:	4613      	mov	r3, r2
 80092ba:	00db      	lsls	r3, r3, #3
 80092bc:	4413      	add	r3, r2
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	440b      	add	r3, r1
 80092c2:	3320      	adds	r3, #32
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	78fb      	ldrb	r3, [r7, #3]
 80092c8:	4619      	mov	r1, r3
 80092ca:	f7fe fc32 	bl	8007b32 <USBD_LL_DataInStage>
}
 80092ce:	bf00      	nop
 80092d0:	3708      	adds	r7, #8
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b082      	sub	sp, #8
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7fe fd6c 	bl	8007dc2 <USBD_LL_SOF>
}
 80092ea:	bf00      	nop
 80092ec:	3708      	adds	r7, #8
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}

080092f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092f2:	b580      	push	{r7, lr}
 80092f4:	b084      	sub	sp, #16
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80092fa:	2301      	movs	r3, #1
 80092fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	79db      	ldrb	r3, [r3, #7]
 8009302:	2b02      	cmp	r3, #2
 8009304:	d001      	beq.n	800930a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009306:	f7f7 fd3b 	bl	8000d80 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009310:	7bfa      	ldrb	r2, [r7, #15]
 8009312:	4611      	mov	r1, r2
 8009314:	4618      	mov	r0, r3
 8009316:	f7fe fd10 	bl	8007d3a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009320:	4618      	mov	r0, r3
 8009322:	f7fe fcb8 	bl	8007c96 <USBD_LL_Reset>
}
 8009326:	bf00      	nop
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
	...

08009330 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800933e:	4618      	mov	r0, r3
 8009340:	f7fe fd0b 	bl	8007d5a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	687a      	ldr	r2, [r7, #4]
 8009350:	6812      	ldr	r2, [r2, #0]
 8009352:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009356:	f043 0301 	orr.w	r3, r3, #1
 800935a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	7adb      	ldrb	r3, [r3, #11]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d005      	beq.n	8009370 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009364:	4b04      	ldr	r3, [pc, #16]	@ (8009378 <HAL_PCD_SuspendCallback+0x48>)
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	4a03      	ldr	r2, [pc, #12]	@ (8009378 <HAL_PCD_SuspendCallback+0x48>)
 800936a:	f043 0306 	orr.w	r3, r3, #6
 800936e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009370:	bf00      	nop
 8009372:	3708      	adds	r7, #8
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}
 8009378:	e000ed00 	.word	0xe000ed00

0800937c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800938a:	4618      	mov	r0, r3
 800938c:	f7fe fd01 	bl	8007d92 <USBD_LL_Resume>
}
 8009390:	bf00      	nop
 8009392:	3708      	adds	r7, #8
 8009394:	46bd      	mov	sp, r7
 8009396:	bd80      	pop	{r7, pc}

08009398 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	460b      	mov	r3, r1
 80093a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093aa:	78fa      	ldrb	r2, [r7, #3]
 80093ac:	4611      	mov	r1, r2
 80093ae:	4618      	mov	r0, r3
 80093b0:	f7fe fd59 	bl	8007e66 <USBD_LL_IsoOUTIncomplete>
}
 80093b4:	bf00      	nop
 80093b6:	3708      	adds	r7, #8
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	460b      	mov	r3, r1
 80093c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093ce:	78fa      	ldrb	r2, [r7, #3]
 80093d0:	4611      	mov	r1, r2
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7fe fd15 	bl	8007e02 <USBD_LL_IsoINIncomplete>
}
 80093d8:	bf00      	nop
 80093da:	3708      	adds	r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093ee:	4618      	mov	r0, r3
 80093f0:	f7fe fd6b 	bl	8007eca <USBD_LL_DevConnected>
}
 80093f4:	bf00      	nop
 80093f6:	3708      	adds	r7, #8
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800940a:	4618      	mov	r0, r3
 800940c:	f7fe fd68 	bl	8007ee0 <USBD_LL_DevDisconnected>
}
 8009410:	bf00      	nop
 8009412:	3708      	adds	r7, #8
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b082      	sub	sp, #8
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d13c      	bne.n	80094a2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009428:	4a20      	ldr	r2, [pc, #128]	@ (80094ac <USBD_LL_Init+0x94>)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a1e      	ldr	r2, [pc, #120]	@ (80094ac <USBD_LL_Init+0x94>)
 8009434:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009438:	4b1c      	ldr	r3, [pc, #112]	@ (80094ac <USBD_LL_Init+0x94>)
 800943a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800943e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009440:	4b1a      	ldr	r3, [pc, #104]	@ (80094ac <USBD_LL_Init+0x94>)
 8009442:	2204      	movs	r2, #4
 8009444:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009446:	4b19      	ldr	r3, [pc, #100]	@ (80094ac <USBD_LL_Init+0x94>)
 8009448:	2202      	movs	r2, #2
 800944a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800944c:	4b17      	ldr	r3, [pc, #92]	@ (80094ac <USBD_LL_Init+0x94>)
 800944e:	2200      	movs	r2, #0
 8009450:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009452:	4b16      	ldr	r3, [pc, #88]	@ (80094ac <USBD_LL_Init+0x94>)
 8009454:	2202      	movs	r2, #2
 8009456:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009458:	4b14      	ldr	r3, [pc, #80]	@ (80094ac <USBD_LL_Init+0x94>)
 800945a:	2200      	movs	r2, #0
 800945c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800945e:	4b13      	ldr	r3, [pc, #76]	@ (80094ac <USBD_LL_Init+0x94>)
 8009460:	2200      	movs	r2, #0
 8009462:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009464:	4b11      	ldr	r3, [pc, #68]	@ (80094ac <USBD_LL_Init+0x94>)
 8009466:	2200      	movs	r2, #0
 8009468:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800946a:	4b10      	ldr	r3, [pc, #64]	@ (80094ac <USBD_LL_Init+0x94>)
 800946c:	2200      	movs	r2, #0
 800946e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009470:	4b0e      	ldr	r3, [pc, #56]	@ (80094ac <USBD_LL_Init+0x94>)
 8009472:	2200      	movs	r2, #0
 8009474:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009476:	480d      	ldr	r0, [pc, #52]	@ (80094ac <USBD_LL_Init+0x94>)
 8009478:	f7f9 fa20 	bl	80028bc <HAL_PCD_Init>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d001      	beq.n	8009486 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009482:	f7f7 fc7d 	bl	8000d80 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009486:	2180      	movs	r1, #128	@ 0x80
 8009488:	4808      	ldr	r0, [pc, #32]	@ (80094ac <USBD_LL_Init+0x94>)
 800948a:	f7fa fc4a 	bl	8003d22 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800948e:	2240      	movs	r2, #64	@ 0x40
 8009490:	2100      	movs	r1, #0
 8009492:	4806      	ldr	r0, [pc, #24]	@ (80094ac <USBD_LL_Init+0x94>)
 8009494:	f7fa fbfe 	bl	8003c94 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009498:	2280      	movs	r2, #128	@ 0x80
 800949a:	2101      	movs	r1, #1
 800949c:	4803      	ldr	r0, [pc, #12]	@ (80094ac <USBD_LL_Init+0x94>)
 800949e:	f7fa fbf9 	bl	8003c94 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80094a2:	2300      	movs	r3, #0
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3708      	adds	r7, #8
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}
 80094ac:	20004014 	.word	0x20004014

080094b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094b8:	2300      	movs	r3, #0
 80094ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094bc:	2300      	movs	r3, #0
 80094be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7f9 fb07 	bl	8002ada <HAL_PCD_Start>
 80094cc:	4603      	mov	r3, r0
 80094ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094d0:	7bfb      	ldrb	r3, [r7, #15]
 80094d2:	4618      	mov	r0, r3
 80094d4:	f000 f942 	bl	800975c <USBD_Get_USB_Status>
 80094d8:	4603      	mov	r3, r0
 80094da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}

080094e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b084      	sub	sp, #16
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
 80094ee:	4608      	mov	r0, r1
 80094f0:	4611      	mov	r1, r2
 80094f2:	461a      	mov	r2, r3
 80094f4:	4603      	mov	r3, r0
 80094f6:	70fb      	strb	r3, [r7, #3]
 80094f8:	460b      	mov	r3, r1
 80094fa:	70bb      	strb	r3, [r7, #2]
 80094fc:	4613      	mov	r3, r2
 80094fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009500:	2300      	movs	r3, #0
 8009502:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009504:	2300      	movs	r3, #0
 8009506:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800950e:	78bb      	ldrb	r3, [r7, #2]
 8009510:	883a      	ldrh	r2, [r7, #0]
 8009512:	78f9      	ldrb	r1, [r7, #3]
 8009514:	f7f9 ffdb 	bl	80034ce <HAL_PCD_EP_Open>
 8009518:	4603      	mov	r3, r0
 800951a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800951c:	7bfb      	ldrb	r3, [r7, #15]
 800951e:	4618      	mov	r0, r3
 8009520:	f000 f91c 	bl	800975c <USBD_Get_USB_Status>
 8009524:	4603      	mov	r3, r0
 8009526:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009528:	7bbb      	ldrb	r3, [r7, #14]
}
 800952a:	4618      	mov	r0, r3
 800952c:	3710      	adds	r7, #16
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b084      	sub	sp, #16
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
 800953a:	460b      	mov	r3, r1
 800953c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800953e:	2300      	movs	r3, #0
 8009540:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009542:	2300      	movs	r3, #0
 8009544:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800954c:	78fa      	ldrb	r2, [r7, #3]
 800954e:	4611      	mov	r1, r2
 8009550:	4618      	mov	r0, r3
 8009552:	f7fa f824 	bl	800359e <HAL_PCD_EP_Close>
 8009556:	4603      	mov	r3, r0
 8009558:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800955a:	7bfb      	ldrb	r3, [r7, #15]
 800955c:	4618      	mov	r0, r3
 800955e:	f000 f8fd 	bl	800975c <USBD_Get_USB_Status>
 8009562:	4603      	mov	r3, r0
 8009564:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009566:	7bbb      	ldrb	r3, [r7, #14]
}
 8009568:	4618      	mov	r0, r3
 800956a:	3710      	adds	r7, #16
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b084      	sub	sp, #16
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	460b      	mov	r3, r1
 800957a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800957c:	2300      	movs	r3, #0
 800957e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009580:	2300      	movs	r3, #0
 8009582:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800958a:	78fa      	ldrb	r2, [r7, #3]
 800958c:	4611      	mov	r1, r2
 800958e:	4618      	mov	r0, r3
 8009590:	f7fa f8dc 	bl	800374c <HAL_PCD_EP_SetStall>
 8009594:	4603      	mov	r3, r0
 8009596:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009598:	7bfb      	ldrb	r3, [r7, #15]
 800959a:	4618      	mov	r0, r3
 800959c:	f000 f8de 	bl	800975c <USBD_Get_USB_Status>
 80095a0:	4603      	mov	r3, r0
 80095a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3710      	adds	r7, #16
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095ae:	b580      	push	{r7, lr}
 80095b0:	b084      	sub	sp, #16
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
 80095b6:	460b      	mov	r3, r1
 80095b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095ba:	2300      	movs	r3, #0
 80095bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095be:	2300      	movs	r3, #0
 80095c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80095c8:	78fa      	ldrb	r2, [r7, #3]
 80095ca:	4611      	mov	r1, r2
 80095cc:	4618      	mov	r0, r3
 80095ce:	f7fa f920 	bl	8003812 <HAL_PCD_EP_ClrStall>
 80095d2:	4603      	mov	r3, r0
 80095d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095d6:	7bfb      	ldrb	r3, [r7, #15]
 80095d8:	4618      	mov	r0, r3
 80095da:	f000 f8bf 	bl	800975c <USBD_Get_USB_Status>
 80095de:	4603      	mov	r3, r0
 80095e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3710      	adds	r7, #16
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b085      	sub	sp, #20
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	460b      	mov	r3, r1
 80095f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80095fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009600:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009604:	2b00      	cmp	r3, #0
 8009606:	da0b      	bge.n	8009620 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009608:	78fb      	ldrb	r3, [r7, #3]
 800960a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800960e:	68f9      	ldr	r1, [r7, #12]
 8009610:	4613      	mov	r3, r2
 8009612:	00db      	lsls	r3, r3, #3
 8009614:	4413      	add	r3, r2
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	440b      	add	r3, r1
 800961a:	3316      	adds	r3, #22
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	e00b      	b.n	8009638 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009620:	78fb      	ldrb	r3, [r7, #3]
 8009622:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009626:	68f9      	ldr	r1, [r7, #12]
 8009628:	4613      	mov	r3, r2
 800962a:	00db      	lsls	r3, r3, #3
 800962c:	4413      	add	r3, r2
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	440b      	add	r3, r1
 8009632:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009636:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009638:	4618      	mov	r0, r3
 800963a:	3714      	adds	r7, #20
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	460b      	mov	r3, r1
 800964e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009650:	2300      	movs	r3, #0
 8009652:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009654:	2300      	movs	r3, #0
 8009656:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800965e:	78fa      	ldrb	r2, [r7, #3]
 8009660:	4611      	mov	r1, r2
 8009662:	4618      	mov	r0, r3
 8009664:	f7f9 ff0f 	bl	8003486 <HAL_PCD_SetAddress>
 8009668:	4603      	mov	r3, r0
 800966a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800966c:	7bfb      	ldrb	r3, [r7, #15]
 800966e:	4618      	mov	r0, r3
 8009670:	f000 f874 	bl	800975c <USBD_Get_USB_Status>
 8009674:	4603      	mov	r3, r0
 8009676:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009678:	7bbb      	ldrb	r3, [r7, #14]
}
 800967a:	4618      	mov	r0, r3
 800967c:	3710      	adds	r7, #16
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}

08009682 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b086      	sub	sp, #24
 8009686:	af00      	add	r7, sp, #0
 8009688:	60f8      	str	r0, [r7, #12]
 800968a:	607a      	str	r2, [r7, #4]
 800968c:	603b      	str	r3, [r7, #0]
 800968e:	460b      	mov	r3, r1
 8009690:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009692:	2300      	movs	r3, #0
 8009694:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009696:	2300      	movs	r3, #0
 8009698:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80096a0:	7af9      	ldrb	r1, [r7, #11]
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	f7fa f817 	bl	80036d8 <HAL_PCD_EP_Transmit>
 80096aa:	4603      	mov	r3, r0
 80096ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ae:	7dfb      	ldrb	r3, [r7, #23]
 80096b0:	4618      	mov	r0, r3
 80096b2:	f000 f853 	bl	800975c <USBD_Get_USB_Status>
 80096b6:	4603      	mov	r3, r0
 80096b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80096ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3718      	adds	r7, #24
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b086      	sub	sp, #24
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	607a      	str	r2, [r7, #4]
 80096ce:	603b      	str	r3, [r7, #0]
 80096d0:	460b      	mov	r3, r1
 80096d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096d4:	2300      	movs	r3, #0
 80096d6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096d8:	2300      	movs	r3, #0
 80096da:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80096e2:	7af9      	ldrb	r1, [r7, #11]
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	f7f9 ffa3 	bl	8003632 <HAL_PCD_EP_Receive>
 80096ec:	4603      	mov	r3, r0
 80096ee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096f0:	7dfb      	ldrb	r3, [r7, #23]
 80096f2:	4618      	mov	r0, r3
 80096f4:	f000 f832 	bl	800975c <USBD_Get_USB_Status>
 80096f8:	4603      	mov	r3, r0
 80096fa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80096fc:	7dbb      	ldrb	r3, [r7, #22]
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3718      	adds	r7, #24
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}

08009706 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009706:	b580      	push	{r7, lr}
 8009708:	b082      	sub	sp, #8
 800970a:	af00      	add	r7, sp, #0
 800970c:	6078      	str	r0, [r7, #4]
 800970e:	460b      	mov	r3, r1
 8009710:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009718:	78fa      	ldrb	r2, [r7, #3]
 800971a:	4611      	mov	r1, r2
 800971c:	4618      	mov	r0, r3
 800971e:	f7f9 ffc3 	bl	80036a8 <HAL_PCD_EP_GetRxCount>
 8009722:	4603      	mov	r3, r0
}
 8009724:	4618      	mov	r0, r3
 8009726:	3708      	adds	r7, #8
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009734:	4b03      	ldr	r3, [pc, #12]	@ (8009744 <USBD_static_malloc+0x18>)
}
 8009736:	4618      	mov	r0, r3
 8009738:	370c      	adds	r7, #12
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
 8009742:	bf00      	nop
 8009744:	200044f8 	.word	0x200044f8

08009748 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009748:	b480      	push	{r7}
 800974a:	b083      	sub	sp, #12
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]

}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800975c:	b480      	push	{r7}
 800975e:	b085      	sub	sp, #20
 8009760:	af00      	add	r7, sp, #0
 8009762:	4603      	mov	r3, r0
 8009764:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009766:	2300      	movs	r3, #0
 8009768:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800976a:	79fb      	ldrb	r3, [r7, #7]
 800976c:	2b03      	cmp	r3, #3
 800976e:	d817      	bhi.n	80097a0 <USBD_Get_USB_Status+0x44>
 8009770:	a201      	add	r2, pc, #4	@ (adr r2, 8009778 <USBD_Get_USB_Status+0x1c>)
 8009772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009776:	bf00      	nop
 8009778:	08009789 	.word	0x08009789
 800977c:	0800978f 	.word	0x0800978f
 8009780:	08009795 	.word	0x08009795
 8009784:	0800979b 	.word	0x0800979b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009788:	2300      	movs	r3, #0
 800978a:	73fb      	strb	r3, [r7, #15]
    break;
 800978c:	e00b      	b.n	80097a6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800978e:	2303      	movs	r3, #3
 8009790:	73fb      	strb	r3, [r7, #15]
    break;
 8009792:	e008      	b.n	80097a6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009794:	2301      	movs	r3, #1
 8009796:	73fb      	strb	r3, [r7, #15]
    break;
 8009798:	e005      	b.n	80097a6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800979a:	2303      	movs	r3, #3
 800979c:	73fb      	strb	r3, [r7, #15]
    break;
 800979e:	e002      	b.n	80097a6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80097a0:	2303      	movs	r3, #3
 80097a2:	73fb      	strb	r3, [r7, #15]
    break;
 80097a4:	bf00      	nop
  }
  return usb_status;
 80097a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3714      	adds	r7, #20
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <sniprintf>:
 80097b4:	b40c      	push	{r2, r3}
 80097b6:	b530      	push	{r4, r5, lr}
 80097b8:	4b17      	ldr	r3, [pc, #92]	@ (8009818 <sniprintf+0x64>)
 80097ba:	1e0c      	subs	r4, r1, #0
 80097bc:	681d      	ldr	r5, [r3, #0]
 80097be:	b09d      	sub	sp, #116	@ 0x74
 80097c0:	da08      	bge.n	80097d4 <sniprintf+0x20>
 80097c2:	238b      	movs	r3, #139	@ 0x8b
 80097c4:	602b      	str	r3, [r5, #0]
 80097c6:	f04f 30ff 	mov.w	r0, #4294967295
 80097ca:	b01d      	add	sp, #116	@ 0x74
 80097cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80097d0:	b002      	add	sp, #8
 80097d2:	4770      	bx	lr
 80097d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80097d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80097dc:	bf14      	ite	ne
 80097de:	f104 33ff 	addne.w	r3, r4, #4294967295
 80097e2:	4623      	moveq	r3, r4
 80097e4:	9304      	str	r3, [sp, #16]
 80097e6:	9307      	str	r3, [sp, #28]
 80097e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80097ec:	9002      	str	r0, [sp, #8]
 80097ee:	9006      	str	r0, [sp, #24]
 80097f0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80097f4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80097f6:	ab21      	add	r3, sp, #132	@ 0x84
 80097f8:	a902      	add	r1, sp, #8
 80097fa:	4628      	mov	r0, r5
 80097fc:	9301      	str	r3, [sp, #4]
 80097fe:	f000 f9b5 	bl	8009b6c <_svfiprintf_r>
 8009802:	1c43      	adds	r3, r0, #1
 8009804:	bfbc      	itt	lt
 8009806:	238b      	movlt	r3, #139	@ 0x8b
 8009808:	602b      	strlt	r3, [r5, #0]
 800980a:	2c00      	cmp	r4, #0
 800980c:	d0dd      	beq.n	80097ca <sniprintf+0x16>
 800980e:	9b02      	ldr	r3, [sp, #8]
 8009810:	2200      	movs	r2, #0
 8009812:	701a      	strb	r2, [r3, #0]
 8009814:	e7d9      	b.n	80097ca <sniprintf+0x16>
 8009816:	bf00      	nop
 8009818:	2000012c 	.word	0x2000012c

0800981c <memset>:
 800981c:	4402      	add	r2, r0
 800981e:	4603      	mov	r3, r0
 8009820:	4293      	cmp	r3, r2
 8009822:	d100      	bne.n	8009826 <memset+0xa>
 8009824:	4770      	bx	lr
 8009826:	f803 1b01 	strb.w	r1, [r3], #1
 800982a:	e7f9      	b.n	8009820 <memset+0x4>

0800982c <strncmp>:
 800982c:	b510      	push	{r4, lr}
 800982e:	b16a      	cbz	r2, 800984c <strncmp+0x20>
 8009830:	3901      	subs	r1, #1
 8009832:	1884      	adds	r4, r0, r2
 8009834:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009838:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800983c:	429a      	cmp	r2, r3
 800983e:	d103      	bne.n	8009848 <strncmp+0x1c>
 8009840:	42a0      	cmp	r0, r4
 8009842:	d001      	beq.n	8009848 <strncmp+0x1c>
 8009844:	2a00      	cmp	r2, #0
 8009846:	d1f5      	bne.n	8009834 <strncmp+0x8>
 8009848:	1ad0      	subs	r0, r2, r3
 800984a:	bd10      	pop	{r4, pc}
 800984c:	4610      	mov	r0, r2
 800984e:	e7fc      	b.n	800984a <strncmp+0x1e>

08009850 <__errno>:
 8009850:	4b01      	ldr	r3, [pc, #4]	@ (8009858 <__errno+0x8>)
 8009852:	6818      	ldr	r0, [r3, #0]
 8009854:	4770      	bx	lr
 8009856:	bf00      	nop
 8009858:	2000012c 	.word	0x2000012c

0800985c <__libc_init_array>:
 800985c:	b570      	push	{r4, r5, r6, lr}
 800985e:	4d0d      	ldr	r5, [pc, #52]	@ (8009894 <__libc_init_array+0x38>)
 8009860:	4c0d      	ldr	r4, [pc, #52]	@ (8009898 <__libc_init_array+0x3c>)
 8009862:	1b64      	subs	r4, r4, r5
 8009864:	10a4      	asrs	r4, r4, #2
 8009866:	2600      	movs	r6, #0
 8009868:	42a6      	cmp	r6, r4
 800986a:	d109      	bne.n	8009880 <__libc_init_array+0x24>
 800986c:	4d0b      	ldr	r5, [pc, #44]	@ (800989c <__libc_init_array+0x40>)
 800986e:	4c0c      	ldr	r4, [pc, #48]	@ (80098a0 <__libc_init_array+0x44>)
 8009870:	f000 fc66 	bl	800a140 <_init>
 8009874:	1b64      	subs	r4, r4, r5
 8009876:	10a4      	asrs	r4, r4, #2
 8009878:	2600      	movs	r6, #0
 800987a:	42a6      	cmp	r6, r4
 800987c:	d105      	bne.n	800988a <__libc_init_array+0x2e>
 800987e:	bd70      	pop	{r4, r5, r6, pc}
 8009880:	f855 3b04 	ldr.w	r3, [r5], #4
 8009884:	4798      	blx	r3
 8009886:	3601      	adds	r6, #1
 8009888:	e7ee      	b.n	8009868 <__libc_init_array+0xc>
 800988a:	f855 3b04 	ldr.w	r3, [r5], #4
 800988e:	4798      	blx	r3
 8009890:	3601      	adds	r6, #1
 8009892:	e7f2      	b.n	800987a <__libc_init_array+0x1e>
 8009894:	0800a2bc 	.word	0x0800a2bc
 8009898:	0800a2bc 	.word	0x0800a2bc
 800989c:	0800a2bc 	.word	0x0800a2bc
 80098a0:	0800a2c0 	.word	0x0800a2c0

080098a4 <__retarget_lock_acquire_recursive>:
 80098a4:	4770      	bx	lr

080098a6 <__retarget_lock_release_recursive>:
 80098a6:	4770      	bx	lr

080098a8 <memcpy>:
 80098a8:	440a      	add	r2, r1
 80098aa:	4291      	cmp	r1, r2
 80098ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80098b0:	d100      	bne.n	80098b4 <memcpy+0xc>
 80098b2:	4770      	bx	lr
 80098b4:	b510      	push	{r4, lr}
 80098b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098be:	4291      	cmp	r1, r2
 80098c0:	d1f9      	bne.n	80098b6 <memcpy+0xe>
 80098c2:	bd10      	pop	{r4, pc}

080098c4 <_free_r>:
 80098c4:	b538      	push	{r3, r4, r5, lr}
 80098c6:	4605      	mov	r5, r0
 80098c8:	2900      	cmp	r1, #0
 80098ca:	d041      	beq.n	8009950 <_free_r+0x8c>
 80098cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098d0:	1f0c      	subs	r4, r1, #4
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	bfb8      	it	lt
 80098d6:	18e4      	addlt	r4, r4, r3
 80098d8:	f000 f8e0 	bl	8009a9c <__malloc_lock>
 80098dc:	4a1d      	ldr	r2, [pc, #116]	@ (8009954 <_free_r+0x90>)
 80098de:	6813      	ldr	r3, [r2, #0]
 80098e0:	b933      	cbnz	r3, 80098f0 <_free_r+0x2c>
 80098e2:	6063      	str	r3, [r4, #4]
 80098e4:	6014      	str	r4, [r2, #0]
 80098e6:	4628      	mov	r0, r5
 80098e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098ec:	f000 b8dc 	b.w	8009aa8 <__malloc_unlock>
 80098f0:	42a3      	cmp	r3, r4
 80098f2:	d908      	bls.n	8009906 <_free_r+0x42>
 80098f4:	6820      	ldr	r0, [r4, #0]
 80098f6:	1821      	adds	r1, r4, r0
 80098f8:	428b      	cmp	r3, r1
 80098fa:	bf01      	itttt	eq
 80098fc:	6819      	ldreq	r1, [r3, #0]
 80098fe:	685b      	ldreq	r3, [r3, #4]
 8009900:	1809      	addeq	r1, r1, r0
 8009902:	6021      	streq	r1, [r4, #0]
 8009904:	e7ed      	b.n	80098e2 <_free_r+0x1e>
 8009906:	461a      	mov	r2, r3
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	b10b      	cbz	r3, 8009910 <_free_r+0x4c>
 800990c:	42a3      	cmp	r3, r4
 800990e:	d9fa      	bls.n	8009906 <_free_r+0x42>
 8009910:	6811      	ldr	r1, [r2, #0]
 8009912:	1850      	adds	r0, r2, r1
 8009914:	42a0      	cmp	r0, r4
 8009916:	d10b      	bne.n	8009930 <_free_r+0x6c>
 8009918:	6820      	ldr	r0, [r4, #0]
 800991a:	4401      	add	r1, r0
 800991c:	1850      	adds	r0, r2, r1
 800991e:	4283      	cmp	r3, r0
 8009920:	6011      	str	r1, [r2, #0]
 8009922:	d1e0      	bne.n	80098e6 <_free_r+0x22>
 8009924:	6818      	ldr	r0, [r3, #0]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	6053      	str	r3, [r2, #4]
 800992a:	4408      	add	r0, r1
 800992c:	6010      	str	r0, [r2, #0]
 800992e:	e7da      	b.n	80098e6 <_free_r+0x22>
 8009930:	d902      	bls.n	8009938 <_free_r+0x74>
 8009932:	230c      	movs	r3, #12
 8009934:	602b      	str	r3, [r5, #0]
 8009936:	e7d6      	b.n	80098e6 <_free_r+0x22>
 8009938:	6820      	ldr	r0, [r4, #0]
 800993a:	1821      	adds	r1, r4, r0
 800993c:	428b      	cmp	r3, r1
 800993e:	bf04      	itt	eq
 8009940:	6819      	ldreq	r1, [r3, #0]
 8009942:	685b      	ldreq	r3, [r3, #4]
 8009944:	6063      	str	r3, [r4, #4]
 8009946:	bf04      	itt	eq
 8009948:	1809      	addeq	r1, r1, r0
 800994a:	6021      	streq	r1, [r4, #0]
 800994c:	6054      	str	r4, [r2, #4]
 800994e:	e7ca      	b.n	80098e6 <_free_r+0x22>
 8009950:	bd38      	pop	{r3, r4, r5, pc}
 8009952:	bf00      	nop
 8009954:	2000485c 	.word	0x2000485c

08009958 <sbrk_aligned>:
 8009958:	b570      	push	{r4, r5, r6, lr}
 800995a:	4e0f      	ldr	r6, [pc, #60]	@ (8009998 <sbrk_aligned+0x40>)
 800995c:	460c      	mov	r4, r1
 800995e:	6831      	ldr	r1, [r6, #0]
 8009960:	4605      	mov	r5, r0
 8009962:	b911      	cbnz	r1, 800996a <sbrk_aligned+0x12>
 8009964:	f000 fba6 	bl	800a0b4 <_sbrk_r>
 8009968:	6030      	str	r0, [r6, #0]
 800996a:	4621      	mov	r1, r4
 800996c:	4628      	mov	r0, r5
 800996e:	f000 fba1 	bl	800a0b4 <_sbrk_r>
 8009972:	1c43      	adds	r3, r0, #1
 8009974:	d103      	bne.n	800997e <sbrk_aligned+0x26>
 8009976:	f04f 34ff 	mov.w	r4, #4294967295
 800997a:	4620      	mov	r0, r4
 800997c:	bd70      	pop	{r4, r5, r6, pc}
 800997e:	1cc4      	adds	r4, r0, #3
 8009980:	f024 0403 	bic.w	r4, r4, #3
 8009984:	42a0      	cmp	r0, r4
 8009986:	d0f8      	beq.n	800997a <sbrk_aligned+0x22>
 8009988:	1a21      	subs	r1, r4, r0
 800998a:	4628      	mov	r0, r5
 800998c:	f000 fb92 	bl	800a0b4 <_sbrk_r>
 8009990:	3001      	adds	r0, #1
 8009992:	d1f2      	bne.n	800997a <sbrk_aligned+0x22>
 8009994:	e7ef      	b.n	8009976 <sbrk_aligned+0x1e>
 8009996:	bf00      	nop
 8009998:	20004858 	.word	0x20004858

0800999c <_malloc_r>:
 800999c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099a0:	1ccd      	adds	r5, r1, #3
 80099a2:	f025 0503 	bic.w	r5, r5, #3
 80099a6:	3508      	adds	r5, #8
 80099a8:	2d0c      	cmp	r5, #12
 80099aa:	bf38      	it	cc
 80099ac:	250c      	movcc	r5, #12
 80099ae:	2d00      	cmp	r5, #0
 80099b0:	4606      	mov	r6, r0
 80099b2:	db01      	blt.n	80099b8 <_malloc_r+0x1c>
 80099b4:	42a9      	cmp	r1, r5
 80099b6:	d904      	bls.n	80099c2 <_malloc_r+0x26>
 80099b8:	230c      	movs	r3, #12
 80099ba:	6033      	str	r3, [r6, #0]
 80099bc:	2000      	movs	r0, #0
 80099be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a98 <_malloc_r+0xfc>
 80099c6:	f000 f869 	bl	8009a9c <__malloc_lock>
 80099ca:	f8d8 3000 	ldr.w	r3, [r8]
 80099ce:	461c      	mov	r4, r3
 80099d0:	bb44      	cbnz	r4, 8009a24 <_malloc_r+0x88>
 80099d2:	4629      	mov	r1, r5
 80099d4:	4630      	mov	r0, r6
 80099d6:	f7ff ffbf 	bl	8009958 <sbrk_aligned>
 80099da:	1c43      	adds	r3, r0, #1
 80099dc:	4604      	mov	r4, r0
 80099de:	d158      	bne.n	8009a92 <_malloc_r+0xf6>
 80099e0:	f8d8 4000 	ldr.w	r4, [r8]
 80099e4:	4627      	mov	r7, r4
 80099e6:	2f00      	cmp	r7, #0
 80099e8:	d143      	bne.n	8009a72 <_malloc_r+0xd6>
 80099ea:	2c00      	cmp	r4, #0
 80099ec:	d04b      	beq.n	8009a86 <_malloc_r+0xea>
 80099ee:	6823      	ldr	r3, [r4, #0]
 80099f0:	4639      	mov	r1, r7
 80099f2:	4630      	mov	r0, r6
 80099f4:	eb04 0903 	add.w	r9, r4, r3
 80099f8:	f000 fb5c 	bl	800a0b4 <_sbrk_r>
 80099fc:	4581      	cmp	r9, r0
 80099fe:	d142      	bne.n	8009a86 <_malloc_r+0xea>
 8009a00:	6821      	ldr	r1, [r4, #0]
 8009a02:	1a6d      	subs	r5, r5, r1
 8009a04:	4629      	mov	r1, r5
 8009a06:	4630      	mov	r0, r6
 8009a08:	f7ff ffa6 	bl	8009958 <sbrk_aligned>
 8009a0c:	3001      	adds	r0, #1
 8009a0e:	d03a      	beq.n	8009a86 <_malloc_r+0xea>
 8009a10:	6823      	ldr	r3, [r4, #0]
 8009a12:	442b      	add	r3, r5
 8009a14:	6023      	str	r3, [r4, #0]
 8009a16:	f8d8 3000 	ldr.w	r3, [r8]
 8009a1a:	685a      	ldr	r2, [r3, #4]
 8009a1c:	bb62      	cbnz	r2, 8009a78 <_malloc_r+0xdc>
 8009a1e:	f8c8 7000 	str.w	r7, [r8]
 8009a22:	e00f      	b.n	8009a44 <_malloc_r+0xa8>
 8009a24:	6822      	ldr	r2, [r4, #0]
 8009a26:	1b52      	subs	r2, r2, r5
 8009a28:	d420      	bmi.n	8009a6c <_malloc_r+0xd0>
 8009a2a:	2a0b      	cmp	r2, #11
 8009a2c:	d917      	bls.n	8009a5e <_malloc_r+0xc2>
 8009a2e:	1961      	adds	r1, r4, r5
 8009a30:	42a3      	cmp	r3, r4
 8009a32:	6025      	str	r5, [r4, #0]
 8009a34:	bf18      	it	ne
 8009a36:	6059      	strne	r1, [r3, #4]
 8009a38:	6863      	ldr	r3, [r4, #4]
 8009a3a:	bf08      	it	eq
 8009a3c:	f8c8 1000 	streq.w	r1, [r8]
 8009a40:	5162      	str	r2, [r4, r5]
 8009a42:	604b      	str	r3, [r1, #4]
 8009a44:	4630      	mov	r0, r6
 8009a46:	f000 f82f 	bl	8009aa8 <__malloc_unlock>
 8009a4a:	f104 000b 	add.w	r0, r4, #11
 8009a4e:	1d23      	adds	r3, r4, #4
 8009a50:	f020 0007 	bic.w	r0, r0, #7
 8009a54:	1ac2      	subs	r2, r0, r3
 8009a56:	bf1c      	itt	ne
 8009a58:	1a1b      	subne	r3, r3, r0
 8009a5a:	50a3      	strne	r3, [r4, r2]
 8009a5c:	e7af      	b.n	80099be <_malloc_r+0x22>
 8009a5e:	6862      	ldr	r2, [r4, #4]
 8009a60:	42a3      	cmp	r3, r4
 8009a62:	bf0c      	ite	eq
 8009a64:	f8c8 2000 	streq.w	r2, [r8]
 8009a68:	605a      	strne	r2, [r3, #4]
 8009a6a:	e7eb      	b.n	8009a44 <_malloc_r+0xa8>
 8009a6c:	4623      	mov	r3, r4
 8009a6e:	6864      	ldr	r4, [r4, #4]
 8009a70:	e7ae      	b.n	80099d0 <_malloc_r+0x34>
 8009a72:	463c      	mov	r4, r7
 8009a74:	687f      	ldr	r7, [r7, #4]
 8009a76:	e7b6      	b.n	80099e6 <_malloc_r+0x4a>
 8009a78:	461a      	mov	r2, r3
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	42a3      	cmp	r3, r4
 8009a7e:	d1fb      	bne.n	8009a78 <_malloc_r+0xdc>
 8009a80:	2300      	movs	r3, #0
 8009a82:	6053      	str	r3, [r2, #4]
 8009a84:	e7de      	b.n	8009a44 <_malloc_r+0xa8>
 8009a86:	230c      	movs	r3, #12
 8009a88:	6033      	str	r3, [r6, #0]
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	f000 f80c 	bl	8009aa8 <__malloc_unlock>
 8009a90:	e794      	b.n	80099bc <_malloc_r+0x20>
 8009a92:	6005      	str	r5, [r0, #0]
 8009a94:	e7d6      	b.n	8009a44 <_malloc_r+0xa8>
 8009a96:	bf00      	nop
 8009a98:	2000485c 	.word	0x2000485c

08009a9c <__malloc_lock>:
 8009a9c:	4801      	ldr	r0, [pc, #4]	@ (8009aa4 <__malloc_lock+0x8>)
 8009a9e:	f7ff bf01 	b.w	80098a4 <__retarget_lock_acquire_recursive>
 8009aa2:	bf00      	nop
 8009aa4:	20004854 	.word	0x20004854

08009aa8 <__malloc_unlock>:
 8009aa8:	4801      	ldr	r0, [pc, #4]	@ (8009ab0 <__malloc_unlock+0x8>)
 8009aaa:	f7ff befc 	b.w	80098a6 <__retarget_lock_release_recursive>
 8009aae:	bf00      	nop
 8009ab0:	20004854 	.word	0x20004854

08009ab4 <__ssputs_r>:
 8009ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ab8:	688e      	ldr	r6, [r1, #8]
 8009aba:	461f      	mov	r7, r3
 8009abc:	42be      	cmp	r6, r7
 8009abe:	680b      	ldr	r3, [r1, #0]
 8009ac0:	4682      	mov	sl, r0
 8009ac2:	460c      	mov	r4, r1
 8009ac4:	4690      	mov	r8, r2
 8009ac6:	d82d      	bhi.n	8009b24 <__ssputs_r+0x70>
 8009ac8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009acc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ad0:	d026      	beq.n	8009b20 <__ssputs_r+0x6c>
 8009ad2:	6965      	ldr	r5, [r4, #20]
 8009ad4:	6909      	ldr	r1, [r1, #16]
 8009ad6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ada:	eba3 0901 	sub.w	r9, r3, r1
 8009ade:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ae2:	1c7b      	adds	r3, r7, #1
 8009ae4:	444b      	add	r3, r9
 8009ae6:	106d      	asrs	r5, r5, #1
 8009ae8:	429d      	cmp	r5, r3
 8009aea:	bf38      	it	cc
 8009aec:	461d      	movcc	r5, r3
 8009aee:	0553      	lsls	r3, r2, #21
 8009af0:	d527      	bpl.n	8009b42 <__ssputs_r+0x8e>
 8009af2:	4629      	mov	r1, r5
 8009af4:	f7ff ff52 	bl	800999c <_malloc_r>
 8009af8:	4606      	mov	r6, r0
 8009afa:	b360      	cbz	r0, 8009b56 <__ssputs_r+0xa2>
 8009afc:	6921      	ldr	r1, [r4, #16]
 8009afe:	464a      	mov	r2, r9
 8009b00:	f7ff fed2 	bl	80098a8 <memcpy>
 8009b04:	89a3      	ldrh	r3, [r4, #12]
 8009b06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009b0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b0e:	81a3      	strh	r3, [r4, #12]
 8009b10:	6126      	str	r6, [r4, #16]
 8009b12:	6165      	str	r5, [r4, #20]
 8009b14:	444e      	add	r6, r9
 8009b16:	eba5 0509 	sub.w	r5, r5, r9
 8009b1a:	6026      	str	r6, [r4, #0]
 8009b1c:	60a5      	str	r5, [r4, #8]
 8009b1e:	463e      	mov	r6, r7
 8009b20:	42be      	cmp	r6, r7
 8009b22:	d900      	bls.n	8009b26 <__ssputs_r+0x72>
 8009b24:	463e      	mov	r6, r7
 8009b26:	6820      	ldr	r0, [r4, #0]
 8009b28:	4632      	mov	r2, r6
 8009b2a:	4641      	mov	r1, r8
 8009b2c:	f000 faa8 	bl	800a080 <memmove>
 8009b30:	68a3      	ldr	r3, [r4, #8]
 8009b32:	1b9b      	subs	r3, r3, r6
 8009b34:	60a3      	str	r3, [r4, #8]
 8009b36:	6823      	ldr	r3, [r4, #0]
 8009b38:	4433      	add	r3, r6
 8009b3a:	6023      	str	r3, [r4, #0]
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b42:	462a      	mov	r2, r5
 8009b44:	f000 fac6 	bl	800a0d4 <_realloc_r>
 8009b48:	4606      	mov	r6, r0
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	d1e0      	bne.n	8009b10 <__ssputs_r+0x5c>
 8009b4e:	6921      	ldr	r1, [r4, #16]
 8009b50:	4650      	mov	r0, sl
 8009b52:	f7ff feb7 	bl	80098c4 <_free_r>
 8009b56:	230c      	movs	r3, #12
 8009b58:	f8ca 3000 	str.w	r3, [sl]
 8009b5c:	89a3      	ldrh	r3, [r4, #12]
 8009b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b62:	81a3      	strh	r3, [r4, #12]
 8009b64:	f04f 30ff 	mov.w	r0, #4294967295
 8009b68:	e7e9      	b.n	8009b3e <__ssputs_r+0x8a>
	...

08009b6c <_svfiprintf_r>:
 8009b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b70:	4698      	mov	r8, r3
 8009b72:	898b      	ldrh	r3, [r1, #12]
 8009b74:	061b      	lsls	r3, r3, #24
 8009b76:	b09d      	sub	sp, #116	@ 0x74
 8009b78:	4607      	mov	r7, r0
 8009b7a:	460d      	mov	r5, r1
 8009b7c:	4614      	mov	r4, r2
 8009b7e:	d510      	bpl.n	8009ba2 <_svfiprintf_r+0x36>
 8009b80:	690b      	ldr	r3, [r1, #16]
 8009b82:	b973      	cbnz	r3, 8009ba2 <_svfiprintf_r+0x36>
 8009b84:	2140      	movs	r1, #64	@ 0x40
 8009b86:	f7ff ff09 	bl	800999c <_malloc_r>
 8009b8a:	6028      	str	r0, [r5, #0]
 8009b8c:	6128      	str	r0, [r5, #16]
 8009b8e:	b930      	cbnz	r0, 8009b9e <_svfiprintf_r+0x32>
 8009b90:	230c      	movs	r3, #12
 8009b92:	603b      	str	r3, [r7, #0]
 8009b94:	f04f 30ff 	mov.w	r0, #4294967295
 8009b98:	b01d      	add	sp, #116	@ 0x74
 8009b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b9e:	2340      	movs	r3, #64	@ 0x40
 8009ba0:	616b      	str	r3, [r5, #20]
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ba6:	2320      	movs	r3, #32
 8009ba8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bac:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bb0:	2330      	movs	r3, #48	@ 0x30
 8009bb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009d50 <_svfiprintf_r+0x1e4>
 8009bb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009bba:	f04f 0901 	mov.w	r9, #1
 8009bbe:	4623      	mov	r3, r4
 8009bc0:	469a      	mov	sl, r3
 8009bc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bc6:	b10a      	cbz	r2, 8009bcc <_svfiprintf_r+0x60>
 8009bc8:	2a25      	cmp	r2, #37	@ 0x25
 8009bca:	d1f9      	bne.n	8009bc0 <_svfiprintf_r+0x54>
 8009bcc:	ebba 0b04 	subs.w	fp, sl, r4
 8009bd0:	d00b      	beq.n	8009bea <_svfiprintf_r+0x7e>
 8009bd2:	465b      	mov	r3, fp
 8009bd4:	4622      	mov	r2, r4
 8009bd6:	4629      	mov	r1, r5
 8009bd8:	4638      	mov	r0, r7
 8009bda:	f7ff ff6b 	bl	8009ab4 <__ssputs_r>
 8009bde:	3001      	adds	r0, #1
 8009be0:	f000 80a7 	beq.w	8009d32 <_svfiprintf_r+0x1c6>
 8009be4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009be6:	445a      	add	r2, fp
 8009be8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bea:	f89a 3000 	ldrb.w	r3, [sl]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	f000 809f 	beq.w	8009d32 <_svfiprintf_r+0x1c6>
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8009bfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bfe:	f10a 0a01 	add.w	sl, sl, #1
 8009c02:	9304      	str	r3, [sp, #16]
 8009c04:	9307      	str	r3, [sp, #28]
 8009c06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c0c:	4654      	mov	r4, sl
 8009c0e:	2205      	movs	r2, #5
 8009c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c14:	484e      	ldr	r0, [pc, #312]	@ (8009d50 <_svfiprintf_r+0x1e4>)
 8009c16:	f7f6 fae3 	bl	80001e0 <memchr>
 8009c1a:	9a04      	ldr	r2, [sp, #16]
 8009c1c:	b9d8      	cbnz	r0, 8009c56 <_svfiprintf_r+0xea>
 8009c1e:	06d0      	lsls	r0, r2, #27
 8009c20:	bf44      	itt	mi
 8009c22:	2320      	movmi	r3, #32
 8009c24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c28:	0711      	lsls	r1, r2, #28
 8009c2a:	bf44      	itt	mi
 8009c2c:	232b      	movmi	r3, #43	@ 0x2b
 8009c2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c32:	f89a 3000 	ldrb.w	r3, [sl]
 8009c36:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c38:	d015      	beq.n	8009c66 <_svfiprintf_r+0xfa>
 8009c3a:	9a07      	ldr	r2, [sp, #28]
 8009c3c:	4654      	mov	r4, sl
 8009c3e:	2000      	movs	r0, #0
 8009c40:	f04f 0c0a 	mov.w	ip, #10
 8009c44:	4621      	mov	r1, r4
 8009c46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c4a:	3b30      	subs	r3, #48	@ 0x30
 8009c4c:	2b09      	cmp	r3, #9
 8009c4e:	d94b      	bls.n	8009ce8 <_svfiprintf_r+0x17c>
 8009c50:	b1b0      	cbz	r0, 8009c80 <_svfiprintf_r+0x114>
 8009c52:	9207      	str	r2, [sp, #28]
 8009c54:	e014      	b.n	8009c80 <_svfiprintf_r+0x114>
 8009c56:	eba0 0308 	sub.w	r3, r0, r8
 8009c5a:	fa09 f303 	lsl.w	r3, r9, r3
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	9304      	str	r3, [sp, #16]
 8009c62:	46a2      	mov	sl, r4
 8009c64:	e7d2      	b.n	8009c0c <_svfiprintf_r+0xa0>
 8009c66:	9b03      	ldr	r3, [sp, #12]
 8009c68:	1d19      	adds	r1, r3, #4
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	9103      	str	r1, [sp, #12]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	bfbb      	ittet	lt
 8009c72:	425b      	neglt	r3, r3
 8009c74:	f042 0202 	orrlt.w	r2, r2, #2
 8009c78:	9307      	strge	r3, [sp, #28]
 8009c7a:	9307      	strlt	r3, [sp, #28]
 8009c7c:	bfb8      	it	lt
 8009c7e:	9204      	strlt	r2, [sp, #16]
 8009c80:	7823      	ldrb	r3, [r4, #0]
 8009c82:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c84:	d10a      	bne.n	8009c9c <_svfiprintf_r+0x130>
 8009c86:	7863      	ldrb	r3, [r4, #1]
 8009c88:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c8a:	d132      	bne.n	8009cf2 <_svfiprintf_r+0x186>
 8009c8c:	9b03      	ldr	r3, [sp, #12]
 8009c8e:	1d1a      	adds	r2, r3, #4
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	9203      	str	r2, [sp, #12]
 8009c94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c98:	3402      	adds	r4, #2
 8009c9a:	9305      	str	r3, [sp, #20]
 8009c9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009d60 <_svfiprintf_r+0x1f4>
 8009ca0:	7821      	ldrb	r1, [r4, #0]
 8009ca2:	2203      	movs	r2, #3
 8009ca4:	4650      	mov	r0, sl
 8009ca6:	f7f6 fa9b 	bl	80001e0 <memchr>
 8009caa:	b138      	cbz	r0, 8009cbc <_svfiprintf_r+0x150>
 8009cac:	9b04      	ldr	r3, [sp, #16]
 8009cae:	eba0 000a 	sub.w	r0, r0, sl
 8009cb2:	2240      	movs	r2, #64	@ 0x40
 8009cb4:	4082      	lsls	r2, r0
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	3401      	adds	r4, #1
 8009cba:	9304      	str	r3, [sp, #16]
 8009cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cc0:	4824      	ldr	r0, [pc, #144]	@ (8009d54 <_svfiprintf_r+0x1e8>)
 8009cc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cc6:	2206      	movs	r2, #6
 8009cc8:	f7f6 fa8a 	bl	80001e0 <memchr>
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d036      	beq.n	8009d3e <_svfiprintf_r+0x1d2>
 8009cd0:	4b21      	ldr	r3, [pc, #132]	@ (8009d58 <_svfiprintf_r+0x1ec>)
 8009cd2:	bb1b      	cbnz	r3, 8009d1c <_svfiprintf_r+0x1b0>
 8009cd4:	9b03      	ldr	r3, [sp, #12]
 8009cd6:	3307      	adds	r3, #7
 8009cd8:	f023 0307 	bic.w	r3, r3, #7
 8009cdc:	3308      	adds	r3, #8
 8009cde:	9303      	str	r3, [sp, #12]
 8009ce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ce2:	4433      	add	r3, r6
 8009ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ce6:	e76a      	b.n	8009bbe <_svfiprintf_r+0x52>
 8009ce8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cec:	460c      	mov	r4, r1
 8009cee:	2001      	movs	r0, #1
 8009cf0:	e7a8      	b.n	8009c44 <_svfiprintf_r+0xd8>
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	3401      	adds	r4, #1
 8009cf6:	9305      	str	r3, [sp, #20]
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	f04f 0c0a 	mov.w	ip, #10
 8009cfe:	4620      	mov	r0, r4
 8009d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d04:	3a30      	subs	r2, #48	@ 0x30
 8009d06:	2a09      	cmp	r2, #9
 8009d08:	d903      	bls.n	8009d12 <_svfiprintf_r+0x1a6>
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d0c6      	beq.n	8009c9c <_svfiprintf_r+0x130>
 8009d0e:	9105      	str	r1, [sp, #20]
 8009d10:	e7c4      	b.n	8009c9c <_svfiprintf_r+0x130>
 8009d12:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d16:	4604      	mov	r4, r0
 8009d18:	2301      	movs	r3, #1
 8009d1a:	e7f0      	b.n	8009cfe <_svfiprintf_r+0x192>
 8009d1c:	ab03      	add	r3, sp, #12
 8009d1e:	9300      	str	r3, [sp, #0]
 8009d20:	462a      	mov	r2, r5
 8009d22:	4b0e      	ldr	r3, [pc, #56]	@ (8009d5c <_svfiprintf_r+0x1f0>)
 8009d24:	a904      	add	r1, sp, #16
 8009d26:	4638      	mov	r0, r7
 8009d28:	f3af 8000 	nop.w
 8009d2c:	1c42      	adds	r2, r0, #1
 8009d2e:	4606      	mov	r6, r0
 8009d30:	d1d6      	bne.n	8009ce0 <_svfiprintf_r+0x174>
 8009d32:	89ab      	ldrh	r3, [r5, #12]
 8009d34:	065b      	lsls	r3, r3, #25
 8009d36:	f53f af2d 	bmi.w	8009b94 <_svfiprintf_r+0x28>
 8009d3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d3c:	e72c      	b.n	8009b98 <_svfiprintf_r+0x2c>
 8009d3e:	ab03      	add	r3, sp, #12
 8009d40:	9300      	str	r3, [sp, #0]
 8009d42:	462a      	mov	r2, r5
 8009d44:	4b05      	ldr	r3, [pc, #20]	@ (8009d5c <_svfiprintf_r+0x1f0>)
 8009d46:	a904      	add	r1, sp, #16
 8009d48:	4638      	mov	r0, r7
 8009d4a:	f000 f879 	bl	8009e40 <_printf_i>
 8009d4e:	e7ed      	b.n	8009d2c <_svfiprintf_r+0x1c0>
 8009d50:	0800a280 	.word	0x0800a280
 8009d54:	0800a28a 	.word	0x0800a28a
 8009d58:	00000000 	.word	0x00000000
 8009d5c:	08009ab5 	.word	0x08009ab5
 8009d60:	0800a286 	.word	0x0800a286

08009d64 <_printf_common>:
 8009d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d68:	4616      	mov	r6, r2
 8009d6a:	4698      	mov	r8, r3
 8009d6c:	688a      	ldr	r2, [r1, #8]
 8009d6e:	690b      	ldr	r3, [r1, #16]
 8009d70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d74:	4293      	cmp	r3, r2
 8009d76:	bfb8      	it	lt
 8009d78:	4613      	movlt	r3, r2
 8009d7a:	6033      	str	r3, [r6, #0]
 8009d7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d80:	4607      	mov	r7, r0
 8009d82:	460c      	mov	r4, r1
 8009d84:	b10a      	cbz	r2, 8009d8a <_printf_common+0x26>
 8009d86:	3301      	adds	r3, #1
 8009d88:	6033      	str	r3, [r6, #0]
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	0699      	lsls	r1, r3, #26
 8009d8e:	bf42      	ittt	mi
 8009d90:	6833      	ldrmi	r3, [r6, #0]
 8009d92:	3302      	addmi	r3, #2
 8009d94:	6033      	strmi	r3, [r6, #0]
 8009d96:	6825      	ldr	r5, [r4, #0]
 8009d98:	f015 0506 	ands.w	r5, r5, #6
 8009d9c:	d106      	bne.n	8009dac <_printf_common+0x48>
 8009d9e:	f104 0a19 	add.w	sl, r4, #25
 8009da2:	68e3      	ldr	r3, [r4, #12]
 8009da4:	6832      	ldr	r2, [r6, #0]
 8009da6:	1a9b      	subs	r3, r3, r2
 8009da8:	42ab      	cmp	r3, r5
 8009daa:	dc26      	bgt.n	8009dfa <_printf_common+0x96>
 8009dac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009db0:	6822      	ldr	r2, [r4, #0]
 8009db2:	3b00      	subs	r3, #0
 8009db4:	bf18      	it	ne
 8009db6:	2301      	movne	r3, #1
 8009db8:	0692      	lsls	r2, r2, #26
 8009dba:	d42b      	bmi.n	8009e14 <_printf_common+0xb0>
 8009dbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009dc0:	4641      	mov	r1, r8
 8009dc2:	4638      	mov	r0, r7
 8009dc4:	47c8      	blx	r9
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	d01e      	beq.n	8009e08 <_printf_common+0xa4>
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	6922      	ldr	r2, [r4, #16]
 8009dce:	f003 0306 	and.w	r3, r3, #6
 8009dd2:	2b04      	cmp	r3, #4
 8009dd4:	bf02      	ittt	eq
 8009dd6:	68e5      	ldreq	r5, [r4, #12]
 8009dd8:	6833      	ldreq	r3, [r6, #0]
 8009dda:	1aed      	subeq	r5, r5, r3
 8009ddc:	68a3      	ldr	r3, [r4, #8]
 8009dde:	bf0c      	ite	eq
 8009de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009de4:	2500      	movne	r5, #0
 8009de6:	4293      	cmp	r3, r2
 8009de8:	bfc4      	itt	gt
 8009dea:	1a9b      	subgt	r3, r3, r2
 8009dec:	18ed      	addgt	r5, r5, r3
 8009dee:	2600      	movs	r6, #0
 8009df0:	341a      	adds	r4, #26
 8009df2:	42b5      	cmp	r5, r6
 8009df4:	d11a      	bne.n	8009e2c <_printf_common+0xc8>
 8009df6:	2000      	movs	r0, #0
 8009df8:	e008      	b.n	8009e0c <_printf_common+0xa8>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	4652      	mov	r2, sl
 8009dfe:	4641      	mov	r1, r8
 8009e00:	4638      	mov	r0, r7
 8009e02:	47c8      	blx	r9
 8009e04:	3001      	adds	r0, #1
 8009e06:	d103      	bne.n	8009e10 <_printf_common+0xac>
 8009e08:	f04f 30ff 	mov.w	r0, #4294967295
 8009e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e10:	3501      	adds	r5, #1
 8009e12:	e7c6      	b.n	8009da2 <_printf_common+0x3e>
 8009e14:	18e1      	adds	r1, r4, r3
 8009e16:	1c5a      	adds	r2, r3, #1
 8009e18:	2030      	movs	r0, #48	@ 0x30
 8009e1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e1e:	4422      	add	r2, r4
 8009e20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e28:	3302      	adds	r3, #2
 8009e2a:	e7c7      	b.n	8009dbc <_printf_common+0x58>
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	4622      	mov	r2, r4
 8009e30:	4641      	mov	r1, r8
 8009e32:	4638      	mov	r0, r7
 8009e34:	47c8      	blx	r9
 8009e36:	3001      	adds	r0, #1
 8009e38:	d0e6      	beq.n	8009e08 <_printf_common+0xa4>
 8009e3a:	3601      	adds	r6, #1
 8009e3c:	e7d9      	b.n	8009df2 <_printf_common+0x8e>
	...

08009e40 <_printf_i>:
 8009e40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e44:	7e0f      	ldrb	r7, [r1, #24]
 8009e46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e48:	2f78      	cmp	r7, #120	@ 0x78
 8009e4a:	4691      	mov	r9, r2
 8009e4c:	4680      	mov	r8, r0
 8009e4e:	460c      	mov	r4, r1
 8009e50:	469a      	mov	sl, r3
 8009e52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e56:	d807      	bhi.n	8009e68 <_printf_i+0x28>
 8009e58:	2f62      	cmp	r7, #98	@ 0x62
 8009e5a:	d80a      	bhi.n	8009e72 <_printf_i+0x32>
 8009e5c:	2f00      	cmp	r7, #0
 8009e5e:	f000 80d2 	beq.w	800a006 <_printf_i+0x1c6>
 8009e62:	2f58      	cmp	r7, #88	@ 0x58
 8009e64:	f000 80b9 	beq.w	8009fda <_printf_i+0x19a>
 8009e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e70:	e03a      	b.n	8009ee8 <_printf_i+0xa8>
 8009e72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e76:	2b15      	cmp	r3, #21
 8009e78:	d8f6      	bhi.n	8009e68 <_printf_i+0x28>
 8009e7a:	a101      	add	r1, pc, #4	@ (adr r1, 8009e80 <_printf_i+0x40>)
 8009e7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e80:	08009ed9 	.word	0x08009ed9
 8009e84:	08009eed 	.word	0x08009eed
 8009e88:	08009e69 	.word	0x08009e69
 8009e8c:	08009e69 	.word	0x08009e69
 8009e90:	08009e69 	.word	0x08009e69
 8009e94:	08009e69 	.word	0x08009e69
 8009e98:	08009eed 	.word	0x08009eed
 8009e9c:	08009e69 	.word	0x08009e69
 8009ea0:	08009e69 	.word	0x08009e69
 8009ea4:	08009e69 	.word	0x08009e69
 8009ea8:	08009e69 	.word	0x08009e69
 8009eac:	08009fed 	.word	0x08009fed
 8009eb0:	08009f17 	.word	0x08009f17
 8009eb4:	08009fa7 	.word	0x08009fa7
 8009eb8:	08009e69 	.word	0x08009e69
 8009ebc:	08009e69 	.word	0x08009e69
 8009ec0:	0800a00f 	.word	0x0800a00f
 8009ec4:	08009e69 	.word	0x08009e69
 8009ec8:	08009f17 	.word	0x08009f17
 8009ecc:	08009e69 	.word	0x08009e69
 8009ed0:	08009e69 	.word	0x08009e69
 8009ed4:	08009faf 	.word	0x08009faf
 8009ed8:	6833      	ldr	r3, [r6, #0]
 8009eda:	1d1a      	adds	r2, r3, #4
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	6032      	str	r2, [r6, #0]
 8009ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ee4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e09d      	b.n	800a028 <_printf_i+0x1e8>
 8009eec:	6833      	ldr	r3, [r6, #0]
 8009eee:	6820      	ldr	r0, [r4, #0]
 8009ef0:	1d19      	adds	r1, r3, #4
 8009ef2:	6031      	str	r1, [r6, #0]
 8009ef4:	0606      	lsls	r6, r0, #24
 8009ef6:	d501      	bpl.n	8009efc <_printf_i+0xbc>
 8009ef8:	681d      	ldr	r5, [r3, #0]
 8009efa:	e003      	b.n	8009f04 <_printf_i+0xc4>
 8009efc:	0645      	lsls	r5, r0, #25
 8009efe:	d5fb      	bpl.n	8009ef8 <_printf_i+0xb8>
 8009f00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f04:	2d00      	cmp	r5, #0
 8009f06:	da03      	bge.n	8009f10 <_printf_i+0xd0>
 8009f08:	232d      	movs	r3, #45	@ 0x2d
 8009f0a:	426d      	negs	r5, r5
 8009f0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f10:	4859      	ldr	r0, [pc, #356]	@ (800a078 <_printf_i+0x238>)
 8009f12:	230a      	movs	r3, #10
 8009f14:	e011      	b.n	8009f3a <_printf_i+0xfa>
 8009f16:	6821      	ldr	r1, [r4, #0]
 8009f18:	6833      	ldr	r3, [r6, #0]
 8009f1a:	0608      	lsls	r0, r1, #24
 8009f1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f20:	d402      	bmi.n	8009f28 <_printf_i+0xe8>
 8009f22:	0649      	lsls	r1, r1, #25
 8009f24:	bf48      	it	mi
 8009f26:	b2ad      	uxthmi	r5, r5
 8009f28:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f2a:	4853      	ldr	r0, [pc, #332]	@ (800a078 <_printf_i+0x238>)
 8009f2c:	6033      	str	r3, [r6, #0]
 8009f2e:	bf14      	ite	ne
 8009f30:	230a      	movne	r3, #10
 8009f32:	2308      	moveq	r3, #8
 8009f34:	2100      	movs	r1, #0
 8009f36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f3a:	6866      	ldr	r6, [r4, #4]
 8009f3c:	60a6      	str	r6, [r4, #8]
 8009f3e:	2e00      	cmp	r6, #0
 8009f40:	bfa2      	ittt	ge
 8009f42:	6821      	ldrge	r1, [r4, #0]
 8009f44:	f021 0104 	bicge.w	r1, r1, #4
 8009f48:	6021      	strge	r1, [r4, #0]
 8009f4a:	b90d      	cbnz	r5, 8009f50 <_printf_i+0x110>
 8009f4c:	2e00      	cmp	r6, #0
 8009f4e:	d04b      	beq.n	8009fe8 <_printf_i+0x1a8>
 8009f50:	4616      	mov	r6, r2
 8009f52:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f56:	fb03 5711 	mls	r7, r3, r1, r5
 8009f5a:	5dc7      	ldrb	r7, [r0, r7]
 8009f5c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f60:	462f      	mov	r7, r5
 8009f62:	42bb      	cmp	r3, r7
 8009f64:	460d      	mov	r5, r1
 8009f66:	d9f4      	bls.n	8009f52 <_printf_i+0x112>
 8009f68:	2b08      	cmp	r3, #8
 8009f6a:	d10b      	bne.n	8009f84 <_printf_i+0x144>
 8009f6c:	6823      	ldr	r3, [r4, #0]
 8009f6e:	07df      	lsls	r7, r3, #31
 8009f70:	d508      	bpl.n	8009f84 <_printf_i+0x144>
 8009f72:	6923      	ldr	r3, [r4, #16]
 8009f74:	6861      	ldr	r1, [r4, #4]
 8009f76:	4299      	cmp	r1, r3
 8009f78:	bfde      	ittt	le
 8009f7a:	2330      	movle	r3, #48	@ 0x30
 8009f7c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f80:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f84:	1b92      	subs	r2, r2, r6
 8009f86:	6122      	str	r2, [r4, #16]
 8009f88:	f8cd a000 	str.w	sl, [sp]
 8009f8c:	464b      	mov	r3, r9
 8009f8e:	aa03      	add	r2, sp, #12
 8009f90:	4621      	mov	r1, r4
 8009f92:	4640      	mov	r0, r8
 8009f94:	f7ff fee6 	bl	8009d64 <_printf_common>
 8009f98:	3001      	adds	r0, #1
 8009f9a:	d14a      	bne.n	800a032 <_printf_i+0x1f2>
 8009f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa0:	b004      	add	sp, #16
 8009fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa6:	6823      	ldr	r3, [r4, #0]
 8009fa8:	f043 0320 	orr.w	r3, r3, #32
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	4833      	ldr	r0, [pc, #204]	@ (800a07c <_printf_i+0x23c>)
 8009fb0:	2778      	movs	r7, #120	@ 0x78
 8009fb2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009fb6:	6823      	ldr	r3, [r4, #0]
 8009fb8:	6831      	ldr	r1, [r6, #0]
 8009fba:	061f      	lsls	r7, r3, #24
 8009fbc:	f851 5b04 	ldr.w	r5, [r1], #4
 8009fc0:	d402      	bmi.n	8009fc8 <_printf_i+0x188>
 8009fc2:	065f      	lsls	r7, r3, #25
 8009fc4:	bf48      	it	mi
 8009fc6:	b2ad      	uxthmi	r5, r5
 8009fc8:	6031      	str	r1, [r6, #0]
 8009fca:	07d9      	lsls	r1, r3, #31
 8009fcc:	bf44      	itt	mi
 8009fce:	f043 0320 	orrmi.w	r3, r3, #32
 8009fd2:	6023      	strmi	r3, [r4, #0]
 8009fd4:	b11d      	cbz	r5, 8009fde <_printf_i+0x19e>
 8009fd6:	2310      	movs	r3, #16
 8009fd8:	e7ac      	b.n	8009f34 <_printf_i+0xf4>
 8009fda:	4827      	ldr	r0, [pc, #156]	@ (800a078 <_printf_i+0x238>)
 8009fdc:	e7e9      	b.n	8009fb2 <_printf_i+0x172>
 8009fde:	6823      	ldr	r3, [r4, #0]
 8009fe0:	f023 0320 	bic.w	r3, r3, #32
 8009fe4:	6023      	str	r3, [r4, #0]
 8009fe6:	e7f6      	b.n	8009fd6 <_printf_i+0x196>
 8009fe8:	4616      	mov	r6, r2
 8009fea:	e7bd      	b.n	8009f68 <_printf_i+0x128>
 8009fec:	6833      	ldr	r3, [r6, #0]
 8009fee:	6825      	ldr	r5, [r4, #0]
 8009ff0:	6961      	ldr	r1, [r4, #20]
 8009ff2:	1d18      	adds	r0, r3, #4
 8009ff4:	6030      	str	r0, [r6, #0]
 8009ff6:	062e      	lsls	r6, r5, #24
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	d501      	bpl.n	800a000 <_printf_i+0x1c0>
 8009ffc:	6019      	str	r1, [r3, #0]
 8009ffe:	e002      	b.n	800a006 <_printf_i+0x1c6>
 800a000:	0668      	lsls	r0, r5, #25
 800a002:	d5fb      	bpl.n	8009ffc <_printf_i+0x1bc>
 800a004:	8019      	strh	r1, [r3, #0]
 800a006:	2300      	movs	r3, #0
 800a008:	6123      	str	r3, [r4, #16]
 800a00a:	4616      	mov	r6, r2
 800a00c:	e7bc      	b.n	8009f88 <_printf_i+0x148>
 800a00e:	6833      	ldr	r3, [r6, #0]
 800a010:	1d1a      	adds	r2, r3, #4
 800a012:	6032      	str	r2, [r6, #0]
 800a014:	681e      	ldr	r6, [r3, #0]
 800a016:	6862      	ldr	r2, [r4, #4]
 800a018:	2100      	movs	r1, #0
 800a01a:	4630      	mov	r0, r6
 800a01c:	f7f6 f8e0 	bl	80001e0 <memchr>
 800a020:	b108      	cbz	r0, 800a026 <_printf_i+0x1e6>
 800a022:	1b80      	subs	r0, r0, r6
 800a024:	6060      	str	r0, [r4, #4]
 800a026:	6863      	ldr	r3, [r4, #4]
 800a028:	6123      	str	r3, [r4, #16]
 800a02a:	2300      	movs	r3, #0
 800a02c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a030:	e7aa      	b.n	8009f88 <_printf_i+0x148>
 800a032:	6923      	ldr	r3, [r4, #16]
 800a034:	4632      	mov	r2, r6
 800a036:	4649      	mov	r1, r9
 800a038:	4640      	mov	r0, r8
 800a03a:	47d0      	blx	sl
 800a03c:	3001      	adds	r0, #1
 800a03e:	d0ad      	beq.n	8009f9c <_printf_i+0x15c>
 800a040:	6823      	ldr	r3, [r4, #0]
 800a042:	079b      	lsls	r3, r3, #30
 800a044:	d413      	bmi.n	800a06e <_printf_i+0x22e>
 800a046:	68e0      	ldr	r0, [r4, #12]
 800a048:	9b03      	ldr	r3, [sp, #12]
 800a04a:	4298      	cmp	r0, r3
 800a04c:	bfb8      	it	lt
 800a04e:	4618      	movlt	r0, r3
 800a050:	e7a6      	b.n	8009fa0 <_printf_i+0x160>
 800a052:	2301      	movs	r3, #1
 800a054:	4632      	mov	r2, r6
 800a056:	4649      	mov	r1, r9
 800a058:	4640      	mov	r0, r8
 800a05a:	47d0      	blx	sl
 800a05c:	3001      	adds	r0, #1
 800a05e:	d09d      	beq.n	8009f9c <_printf_i+0x15c>
 800a060:	3501      	adds	r5, #1
 800a062:	68e3      	ldr	r3, [r4, #12]
 800a064:	9903      	ldr	r1, [sp, #12]
 800a066:	1a5b      	subs	r3, r3, r1
 800a068:	42ab      	cmp	r3, r5
 800a06a:	dcf2      	bgt.n	800a052 <_printf_i+0x212>
 800a06c:	e7eb      	b.n	800a046 <_printf_i+0x206>
 800a06e:	2500      	movs	r5, #0
 800a070:	f104 0619 	add.w	r6, r4, #25
 800a074:	e7f5      	b.n	800a062 <_printf_i+0x222>
 800a076:	bf00      	nop
 800a078:	0800a291 	.word	0x0800a291
 800a07c:	0800a2a2 	.word	0x0800a2a2

0800a080 <memmove>:
 800a080:	4288      	cmp	r0, r1
 800a082:	b510      	push	{r4, lr}
 800a084:	eb01 0402 	add.w	r4, r1, r2
 800a088:	d902      	bls.n	800a090 <memmove+0x10>
 800a08a:	4284      	cmp	r4, r0
 800a08c:	4623      	mov	r3, r4
 800a08e:	d807      	bhi.n	800a0a0 <memmove+0x20>
 800a090:	1e43      	subs	r3, r0, #1
 800a092:	42a1      	cmp	r1, r4
 800a094:	d008      	beq.n	800a0a8 <memmove+0x28>
 800a096:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a09a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a09e:	e7f8      	b.n	800a092 <memmove+0x12>
 800a0a0:	4402      	add	r2, r0
 800a0a2:	4601      	mov	r1, r0
 800a0a4:	428a      	cmp	r2, r1
 800a0a6:	d100      	bne.n	800a0aa <memmove+0x2a>
 800a0a8:	bd10      	pop	{r4, pc}
 800a0aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0b2:	e7f7      	b.n	800a0a4 <memmove+0x24>

0800a0b4 <_sbrk_r>:
 800a0b4:	b538      	push	{r3, r4, r5, lr}
 800a0b6:	4d06      	ldr	r5, [pc, #24]	@ (800a0d0 <_sbrk_r+0x1c>)
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	4608      	mov	r0, r1
 800a0be:	602b      	str	r3, [r5, #0]
 800a0c0:	f7f7 f83c 	bl	800113c <_sbrk>
 800a0c4:	1c43      	adds	r3, r0, #1
 800a0c6:	d102      	bne.n	800a0ce <_sbrk_r+0x1a>
 800a0c8:	682b      	ldr	r3, [r5, #0]
 800a0ca:	b103      	cbz	r3, 800a0ce <_sbrk_r+0x1a>
 800a0cc:	6023      	str	r3, [r4, #0]
 800a0ce:	bd38      	pop	{r3, r4, r5, pc}
 800a0d0:	20004850 	.word	0x20004850

0800a0d4 <_realloc_r>:
 800a0d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0d8:	4680      	mov	r8, r0
 800a0da:	4615      	mov	r5, r2
 800a0dc:	460c      	mov	r4, r1
 800a0de:	b921      	cbnz	r1, 800a0ea <_realloc_r+0x16>
 800a0e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0e4:	4611      	mov	r1, r2
 800a0e6:	f7ff bc59 	b.w	800999c <_malloc_r>
 800a0ea:	b92a      	cbnz	r2, 800a0f8 <_realloc_r+0x24>
 800a0ec:	f7ff fbea 	bl	80098c4 <_free_r>
 800a0f0:	2400      	movs	r4, #0
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0f8:	f000 f81a 	bl	800a130 <_malloc_usable_size_r>
 800a0fc:	4285      	cmp	r5, r0
 800a0fe:	4606      	mov	r6, r0
 800a100:	d802      	bhi.n	800a108 <_realloc_r+0x34>
 800a102:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a106:	d8f4      	bhi.n	800a0f2 <_realloc_r+0x1e>
 800a108:	4629      	mov	r1, r5
 800a10a:	4640      	mov	r0, r8
 800a10c:	f7ff fc46 	bl	800999c <_malloc_r>
 800a110:	4607      	mov	r7, r0
 800a112:	2800      	cmp	r0, #0
 800a114:	d0ec      	beq.n	800a0f0 <_realloc_r+0x1c>
 800a116:	42b5      	cmp	r5, r6
 800a118:	462a      	mov	r2, r5
 800a11a:	4621      	mov	r1, r4
 800a11c:	bf28      	it	cs
 800a11e:	4632      	movcs	r2, r6
 800a120:	f7ff fbc2 	bl	80098a8 <memcpy>
 800a124:	4621      	mov	r1, r4
 800a126:	4640      	mov	r0, r8
 800a128:	f7ff fbcc 	bl	80098c4 <_free_r>
 800a12c:	463c      	mov	r4, r7
 800a12e:	e7e0      	b.n	800a0f2 <_realloc_r+0x1e>

0800a130 <_malloc_usable_size_r>:
 800a130:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a134:	1f18      	subs	r0, r3, #4
 800a136:	2b00      	cmp	r3, #0
 800a138:	bfbc      	itt	lt
 800a13a:	580b      	ldrlt	r3, [r1, r0]
 800a13c:	18c0      	addlt	r0, r0, r3
 800a13e:	4770      	bx	lr

0800a140 <_init>:
 800a140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a142:	bf00      	nop
 800a144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a146:	bc08      	pop	{r3}
 800a148:	469e      	mov	lr, r3
 800a14a:	4770      	bx	lr

0800a14c <_fini>:
 800a14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14e:	bf00      	nop
 800a150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a152:	bc08      	pop	{r3}
 800a154:	469e      	mov	lr, r3
 800a156:	4770      	bx	lr
