$date
	Thu May 21 18:52:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module mux_tb $end
$var wire 1 ! x $end
$var reg 64 " i [63:0] $end
$var reg 6 # s [5:0] $end
$scope module uut $end
$var wire 64 $ i [63:0] $end
$var wire 6 % s [5:0] $end
$var reg 1 ! x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#100
0!
b0 #
b0 %
b1000000000000000110100 "
b1000000000000000110100 $
#200
1!
b100 #
b100 %
#300
b10101 #
b10101 %
#400
