digraph "func" {
"151568" [label = "cmp x0 , x1" ]
"151572" [label = "b.eq address" ]
"151652" [label = "mov w0 , wzr" ]
"151576" [label = "ldrb w8 , [ x0 ]" ]
"151656" [label = "ret" ]
"151580" [label = "ldrb w9 , [ x1 ]" ]
"151584" [label = "sub w10 , w8 , # address" ]
"151588" [label = "add w11 , w8 , # address" ]
"151592" [label = "sub w12 , w9 , # address" ]
"151596" [label = "cmp w10 , # address" ]
"151600" [label = "add w13 , w9 , # address" ]
"151604" [label = "csel w8 , w11 , w8 , cc" ]
"151608" [label = "cmp w12 , # address" ]
"151612" [label = "csel w9 , w13 , w9 , cc" ]
"151616" [label = "ands w8 , w8 , # address" ]
"151620" [label = "b.eq address" ]
"151660" [label = "and w9 , w9 , # address" ]
"151624" [label = "and w9 , w9 , # address" ]
"151664" [label = "sub w0 , w8 , w9" ]
"151668" [label = "ret" ]
"151628" [label = "add x0 , x0 , # address" ]
"151632" [label = "cmp w8 , w9" ]
"151636" [label = "add x1 , x1 , # address" ]
"151640" [label = "b.eq address" ]
"151644" [label = "sub w0 , w8 , w9" ]
"151648" [label = "ret" ]
"151568" -> "151572" [ label = "CFG" ]
"151572" -> "151652" [ label = "CFG" ]
"151572" -> "151576" [ label = "CFG" ]
"151652" -> "151656" [ label = "CFG" ]
"151576" -> "151580" [ label = "CFG" ]
"151576" -> "151584" [ label = "DFG" ]
"151576" -> "151588" [ label = "DFG" ]
"151576" -> "151604" [ label = "DFG" ]
"151580" -> "151584" [ label = "CFG" ]
"151580" -> "151592" [ label = "DFG" ]
"151580" -> "151600" [ label = "DFG" ]
"151580" -> "151612" [ label = "DFG" ]
"151584" -> "151588" [ label = "CFG" ]
"151584" -> "151596" [ label = "DFG" ]
"151588" -> "151592" [ label = "CFG" ]
"151588" -> "151604" [ label = "DFG" ]
"151592" -> "151596" [ label = "CFG" ]
"151592" -> "151612" [ label = "DFG" ]
"151596" -> "151600" [ label = "CFG" ]
"151596" -> "151604" [ label = "DFG" ]
"151600" -> "151604" [ label = "CFG" ]
"151600" -> "151612" [ label = "DFG" ]
"151604" -> "151608" [ label = "CFG" ]
"151604" -> "151616" [ label = "DFG" ]
"151608" -> "151612" [ label = "CFG" ]
"151612" -> "151616" [ label = "CFG" ]
"151612" -> "151660" [ label = "DFG" ]
"151612" -> "151624" [ label = "DFG" ]
"151616" -> "151620" [ label = "DFG" ]
"151616" -> "151664" [ label = "DFG" ]
"151616" -> "151632" [ label = "DFG" ]
"151616" -> "151644" [ label = "DFG" ]
"151620" -> "151660" [ label = "CFG" ]
"151620" -> "151624" [ label = "CFG" ]
"151660" -> "151664" [ label = "DFG" ]
"151624" -> "151628" [ label = "CFG" ]
"151624" -> "151632" [ label = "DFG" ]
"151624" -> "151644" [ label = "DFG" ]
"151664" -> "151668" [ label = "DFG" ]
"151628" -> "151632" [ label = "CFG" ]
"151628" -> "151576" [ label = "DFG" ]
"151628" -> "151572" [ label = "DFG" ]
"151632" -> "151636" [ label = "CFG" ]
"151632" -> "151640" [ label = "DFG" ]
"151636" -> "151640" [ label = "CFG" ]
"151636" -> "151572" [ label = "DFG" ]
"151636" -> "151580" [ label = "DFG" ]
"151640" -> "151576" [ label = "CFG" ]
"151640" -> "151644" [ label = "CFG" ]
"151644" -> "151648" [ label = "DFG" ]
}
