<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dwsms_2to1_clock_mux</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dwsms_2to1_clock_mux'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dwsms_2to1_clock_mux')">dwsms_2to1_clock_mux</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/mem/dwsms_stdlib.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/mem/dwsms_stdlib.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118845"  onclick="showContent('inst_tag_118845')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118845_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118845_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118845_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118847"  onclick="showContent('inst_tag_118847')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118847_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118847_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118847_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118849"  onclick="showContent('inst_tag_118849')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118849_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118849_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118849_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118851"  onclick="showContent('inst_tag_118851')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118851_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118851_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118851_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118853"  onclick="showContent('inst_tag_118853')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118853_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118853_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118853_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118855"  onclick="showContent('inst_tag_118855')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118855_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118855_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118857"  onclick="showContent('inst_tag_118857')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118857_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118857_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118859"  onclick="showContent('inst_tag_118859')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118859_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118859_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118861"  onclick="showContent('inst_tag_118861')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118861_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118861_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118861_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118863"  onclick="showContent('inst_tag_118863')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118863_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118863_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118863_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118865"  onclick="showContent('inst_tag_118865')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118865_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118865_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118867"  onclick="showContent('inst_tag_118867')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118867_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118867_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118867_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118869"  onclick="showContent('inst_tag_118869')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118869_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118869_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118871"  onclick="showContent('inst_tag_118871')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118871_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118871_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118873"  onclick="showContent('inst_tag_118873')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118873_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118873_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118875"  onclick="showContent('inst_tag_118875')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118875_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118875_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118877"  onclick="showContent('inst_tag_118877')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118877_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118877_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118879"  onclick="showContent('inst_tag_118879')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118879_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118879_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118881"  onclick="showContent('inst_tag_118881')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118881_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118881_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118883"  onclick="showContent('inst_tag_118883')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118883_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118883_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118883_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118885"  onclick="showContent('inst_tag_118885')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118885_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118885_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118885_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118887"  onclick="showContent('inst_tag_118887')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118887_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118887_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118887_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118889"  onclick="showContent('inst_tag_118889')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118889_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118889_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118889_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118891"  onclick="showContent('inst_tag_118891')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118891_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118891_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118891_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118893"  onclick="showContent('inst_tag_118893')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118893_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118893_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118893_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118895"  onclick="showContent('inst_tag_118895')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118895_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118895_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118895_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118897"  onclick="showContent('inst_tag_118897')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118897_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118897_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118897_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118898"  onclick="showContent('inst_tag_118898')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_21.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118898_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118898_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118898_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118899"  onclick="showContent('inst_tag_118899')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_22.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118899_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118899_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118899_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118900"  onclick="showContent('inst_tag_118900')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_int_top_22.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118900_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118900_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118900_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118901"  onclick="showContent('inst_tag_118901')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118901_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118901_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118901_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118902"  onclick="showContent('inst_tag_118902')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118902_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118902_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118902_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118903"  onclick="showContent('inst_tag_118903')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118903_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118903_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118903_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118904"  onclick="showContent('inst_tag_118904')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118904_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118904_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118904_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118905"  onclick="showContent('inst_tag_118905')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118905_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118905_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118905_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118906"  onclick="showContent('inst_tag_118906')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118906_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118906_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118906_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118907"  onclick="showContent('inst_tag_118907')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118907_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118907_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118907_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118908"  onclick="showContent('inst_tag_118908')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118908_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118908_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118908_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118909"  onclick="showContent('inst_tag_118909')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118909_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118909_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118909_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118910"  onclick="showContent('inst_tag_118910')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118910_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118910_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118910_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118911"  onclick="showContent('inst_tag_118911')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118911_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118911_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118911_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118912"  onclick="showContent('inst_tag_118912')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118912_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118912_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118912_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118913"  onclick="showContent('inst_tag_118913')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118913_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118913_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118913_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118914"  onclick="showContent('inst_tag_118914')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118914_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118914_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118914_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118915"  onclick="showContent('inst_tag_118915')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118915_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118915_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118915_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118916"  onclick="showContent('inst_tag_118916')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118916_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118916_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118916_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118917"  onclick="showContent('inst_tag_118917')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118917_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118917_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118917_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118918"  onclick="showContent('inst_tag_118918')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118918_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118918_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118918_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118919"  onclick="showContent('inst_tag_118919')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118919_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118919_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118919_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118920"  onclick="showContent('inst_tag_118920')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118920_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118920_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118920_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118921"  onclick="showContent('inst_tag_118921')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118921_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118921_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118921_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118922"  onclick="showContent('inst_tag_118922')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118922_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118922_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118922_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118923"  onclick="showContent('inst_tag_118923')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118923_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118923_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118923_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118924"  onclick="showContent('inst_tag_118924')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118924_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118924_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118924_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118925"  onclick="showContent('inst_tag_118925')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118925_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118925_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118925_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118926"  onclick="showContent('inst_tag_118926')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118926_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118926_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118926_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118927"  onclick="showContent('inst_tag_118927')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118927_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118927_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118927_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118928"  onclick="showContent('inst_tag_118928')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118928_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118928_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118928_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118929"  onclick="showContent('inst_tag_118929')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118929_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118929_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118929_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118930"  onclick="showContent('inst_tag_118930')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118930_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_0.html#inst_tag_118930_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118930_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118931"  onclick="showContent('inst_tag_118931')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118931_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118931_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118931_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118932"  onclick="showContent('inst_tag_118932')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118932_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118932_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118932_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118933"  onclick="showContent('inst_tag_118933')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_17.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118933_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118933_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118933_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118934"  onclick="showContent('inst_tag_118934')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_ilm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118934_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118934_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118934_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118935"  onclick="showContent('inst_tag_118935')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_dlm_ram.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118935_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118935_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118935_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118936"  onclick="showContent('inst_tag_118936')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118936_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118936_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118936_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118937"  onclick="showContent('inst_tag_118937')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_int_top_18.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118937_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118937_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118937_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118938"  onclick="showContent('inst_tag_118938')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_int_top_20.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118938_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118938_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118938_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118939"  onclick="showContent('inst_tag_118939')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_int_top_19.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118939_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118939_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118939_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118940"  onclick="showContent('inst_tag_118940')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118940_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118940_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118940_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118942"  onclick="showContent('inst_tag_118942')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118942_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118942_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118942_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118944"  onclick="showContent('inst_tag_118944')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118944_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118944_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118944_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118946"  onclick="showContent('inst_tag_118946')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118946_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1873_1.html#inst_tag_118946_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118946_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118846"  onclick="showContent('inst_tag_118846')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118846_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118846_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118846_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118848"  onclick="showContent('inst_tag_118848')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118848_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118848_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118848_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118850"  onclick="showContent('inst_tag_118850')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118850_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118850_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118850_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118852"  onclick="showContent('inst_tag_118852')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118852_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118852_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118852_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118854"  onclick="showContent('inst_tag_118854')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118854_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118854_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118856"  onclick="showContent('inst_tag_118856')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118856_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118856_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118856_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118858"  onclick="showContent('inst_tag_118858')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118858_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118858_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118860"  onclick="showContent('inst_tag_118860')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118860_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118860_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118860_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118862"  onclick="showContent('inst_tag_118862')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118862_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118862_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118864"  onclick="showContent('inst_tag_118864')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118864_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118864_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118864_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118866"  onclick="showContent('inst_tag_118866')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118866_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118866_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118868"  onclick="showContent('inst_tag_118868')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118868_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118868_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118870"  onclick="showContent('inst_tag_118870')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118870_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118870_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118872"  onclick="showContent('inst_tag_118872')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118872_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118872_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118874"  onclick="showContent('inst_tag_118874')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118874_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118874_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118876"  onclick="showContent('inst_tag_118876')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118876_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118876_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118878"  onclick="showContent('inst_tag_118878')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118878_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118878_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118880"  onclick="showContent('inst_tag_118880')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118880_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118880_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118882"  onclick="showContent('inst_tag_118882')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118882_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118882_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118884"  onclick="showContent('inst_tag_118884')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118884_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118884_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118884_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118886"  onclick="showContent('inst_tag_118886')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118886_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118886_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118886_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118888"  onclick="showContent('inst_tag_118888')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118888_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118888_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118888_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118890"  onclick="showContent('inst_tag_118890')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118890_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118892"  onclick="showContent('inst_tag_118892')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118892_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118892_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118892_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118894"  onclick="showContent('inst_tag_118894')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118894_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118894_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118894_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118896"  onclick="showContent('inst_tag_118896')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118896_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118896_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_0.html#inst_tag_118896_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118941"  onclick="showContent('inst_tag_118941')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118941_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118941_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118941_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118943"  onclick="showContent('inst_tag_118943')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118943_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118943_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118943_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118945"  onclick="showContent('inst_tag_118945')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118945_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118945_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118945_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118947"  onclick="showContent('inst_tag_118947')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118947_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118947_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1873_1.html#inst_tag_118947_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118948"  onclick="showContent('inst_tag_118948')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_1.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118949"  onclick="showContent('inst_tag_118949')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_1.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118950"  onclick="showContent('inst_tag_118950')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_1.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118951"  onclick="showContent('inst_tag_118951')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_10.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118952"  onclick="showContent('inst_tag_118952')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_10.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118953"  onclick="showContent('inst_tag_118953')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_10.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118954"  onclick="showContent('inst_tag_118954')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_11.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118955"  onclick="showContent('inst_tag_118955')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_11.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118956"  onclick="showContent('inst_tag_118956')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_11.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118957"  onclick="showContent('inst_tag_118957')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_12.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118958"  onclick="showContent('inst_tag_118958')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_12.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118959"  onclick="showContent('inst_tag_118959')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_12.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118960"  onclick="showContent('inst_tag_118960')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_13.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118961"  onclick="showContent('inst_tag_118961')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_13.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118962"  onclick="showContent('inst_tag_118962')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_13.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118963"  onclick="showContent('inst_tag_118963')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_14.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118964"  onclick="showContent('inst_tag_118964')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_14.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118965"  onclick="showContent('inst_tag_118965')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_14.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118966"  onclick="showContent('inst_tag_118966')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_15.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118967"  onclick="showContent('inst_tag_118967')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_15.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118968"  onclick="showContent('inst_tag_118968')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_15.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118969"  onclick="showContent('inst_tag_118969')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_16.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118970"  onclick="showContent('inst_tag_118970')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_16.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118971"  onclick="showContent('inst_tag_118971')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_16.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118972"  onclick="showContent('inst_tag_118972')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_2.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118973"  onclick="showContent('inst_tag_118973')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_2.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118974"  onclick="showContent('inst_tag_118974')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_2.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118975"  onclick="showContent('inst_tag_118975')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_3.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118976"  onclick="showContent('inst_tag_118976')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_3.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118977"  onclick="showContent('inst_tag_118977')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_3.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118978"  onclick="showContent('inst_tag_118978')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_4.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118979"  onclick="showContent('inst_tag_118979')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_4.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118980"  onclick="showContent('inst_tag_118980')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_4.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118981"  onclick="showContent('inst_tag_118981')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_5.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118982"  onclick="showContent('inst_tag_118982')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_5.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118983"  onclick="showContent('inst_tag_118983')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_5.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118984"  onclick="showContent('inst_tag_118984')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_6.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118985"  onclick="showContent('inst_tag_118985')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_6.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118986"  onclick="showContent('inst_tag_118986')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_6.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118987"  onclick="showContent('inst_tag_118987')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_7.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118988"  onclick="showContent('inst_tag_118988')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_7.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118989"  onclick="showContent('inst_tag_118989')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_7.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118990"  onclick="showContent('inst_tag_118990')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_8.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118991"  onclick="showContent('inst_tag_118991')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_8.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118992"  onclick="showContent('inst_tag_118992')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_8.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118993"  onclick="showContent('inst_tag_118993')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_9.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118994"  onclick="showContent('inst_tag_118994')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_9.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118995"  onclick="showContent('inst_tag_118995')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_int_top_9.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118996"  onclick="showContent('inst_tag_118996')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_17.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118997"  onclick="showContent('inst_tag_118997')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_17.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118998"  onclick="showContent('inst_tag_118998')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_17.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118999"  onclick="showContent('inst_tag_118999')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_18.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119000"  onclick="showContent('inst_tag_119000')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_18.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119001"  onclick="showContent('inst_tag_119001')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_18.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119002"  onclick="showContent('inst_tag_119002')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_19.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119003"  onclick="showContent('inst_tag_119003')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_19.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119004"  onclick="showContent('inst_tag_119004')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_19.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119005"  onclick="showContent('inst_tag_119005')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_20.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119006"  onclick="showContent('inst_tag_119006')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_20.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119007"  onclick="showContent('inst_tag_119007')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_20.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119008"  onclick="showContent('inst_tag_119008')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_21.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119009"  onclick="showContent('inst_tag_119009')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_21.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119010"  onclick="showContent('inst_tag_119010')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_21.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119011"  onclick="showContent('inst_tag_119011')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_22.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119012"  onclick="showContent('inst_tag_119012')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_22.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119013"  onclick="showContent('inst_tag_119013')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_22.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119014"  onclick="showContent('inst_tag_119014')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_23.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119015"  onclick="showContent('inst_tag_119015')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_23.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_119016"  onclick="showContent('inst_tag_119016')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_23.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119017"  onclick="showContent('inst_tag_119017')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_24.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119018"  onclick="showContent('inst_tag_119018')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_24.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119019"  onclick="showContent('inst_tag_119019')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_24.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119020"  onclick="showContent('inst_tag_119020')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_25.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119021"  onclick="showContent('inst_tag_119021')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_25.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119022"  onclick="showContent('inst_tag_119022')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_25.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119023"  onclick="showContent('inst_tag_119023')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_26.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119024"  onclick="showContent('inst_tag_119024')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_26.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119025"  onclick="showContent('inst_tag_119025')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_26.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119026"  onclick="showContent('inst_tag_119026')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_27.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119027"  onclick="showContent('inst_tag_119027')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_27.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119028"  onclick="showContent('inst_tag_119028')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_27.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119029"  onclick="showContent('inst_tag_119029')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_28.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119030"  onclick="showContent('inst_tag_119030')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_28.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119031"  onclick="showContent('inst_tag_119031')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_28.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119032"  onclick="showContent('inst_tag_119032')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_29.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119033"  onclick="showContent('inst_tag_119033')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_29.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119034"  onclick="showContent('inst_tag_119034')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_29.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119035"  onclick="showContent('inst_tag_119035')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_30.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119036"  onclick="showContent('inst_tag_119036')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_30.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119037"  onclick="showContent('inst_tag_119037')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_30.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119038"  onclick="showContent('inst_tag_119038')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_31.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119039"  onclick="showContent('inst_tag_119039')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_31.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119040"  onclick="showContent('inst_tag_119040')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_31.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119041"  onclick="showContent('inst_tag_119041')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_32.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119042"  onclick="showContent('inst_tag_119042')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_32.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_W_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_2.html#inst_tag_119043"  onclick="showContent('inst_tag_119043')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_32.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_CLK_R_int_dwsms_2to1_clock_mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dwsms_2to1_clock_mux'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1873.html" >dwsms_2to1_clock_mux</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
226                       begin
227        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
228        1/1                1'b0 : mux_out = mux_in0;
229        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1873.html" >dwsms_2to1_clock_mux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1873.html" >dwsms_2to1_clock_mux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
228              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
229              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
