/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [9:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [9:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_9z[2] & celloutsig_0_30z[4]);
  assign celloutsig_0_18z = ~(celloutsig_0_8z & celloutsig_0_8z);
  assign celloutsig_0_1z = ~(in_data[70] & in_data[70]);
  assign celloutsig_0_24z = ~(celloutsig_0_13z[3] & celloutsig_0_22z);
  assign celloutsig_0_50z = ~((celloutsig_0_20z | celloutsig_0_48z) & celloutsig_0_1z);
  assign celloutsig_1_19z = ~((celloutsig_1_7z[2] | _00_) & celloutsig_1_5z[5]);
  assign celloutsig_0_16z = ~((celloutsig_0_9z[1] | celloutsig_0_6z[0]) & celloutsig_0_9z[0]);
  assign celloutsig_0_21z = ~((celloutsig_0_11z | celloutsig_0_20z) & celloutsig_0_19z);
  assign celloutsig_0_26z = ~((celloutsig_0_5z[6] | celloutsig_0_15z[8]) & celloutsig_0_15z[4]);
  assign celloutsig_0_29z = ~((celloutsig_0_25z[7] | celloutsig_0_27z) & celloutsig_0_18z);
  assign celloutsig_0_51z = ~((celloutsig_0_30z[3] | celloutsig_0_32z) & (celloutsig_0_50z | celloutsig_0_13z[2]));
  assign celloutsig_1_18z = ~((in_data[111] | _01_) & (celloutsig_1_1z[9] | celloutsig_1_5z[5]));
  assign celloutsig_0_23z = ~((celloutsig_0_9z[1] | in_data[54]) & (in_data[83] | celloutsig_0_16z));
  assign celloutsig_0_27z = ~((celloutsig_0_7z[2] | celloutsig_0_22z) & (celloutsig_0_10z | celloutsig_0_3z[2]));
  assign celloutsig_0_31z = ~((celloutsig_0_6z[0] | celloutsig_0_21z) & (celloutsig_0_15z[1] | celloutsig_0_17z));
  assign celloutsig_1_2z = celloutsig_1_1z[4] | celloutsig_1_0z;
  assign celloutsig_0_53z = ~(celloutsig_0_50z ^ celloutsig_0_15z[4]);
  assign celloutsig_0_62z = ~(celloutsig_0_24z ^ celloutsig_0_26z);
  assign celloutsig_1_0z = ~(in_data[151] ^ in_data[160]);
  assign celloutsig_0_19z = ~(celloutsig_0_12z ^ celloutsig_0_11z);
  assign celloutsig_0_3z = in_data[28:21] + in_data[85:78];
  assign celloutsig_1_5z = celloutsig_1_1z[12:4] + { celloutsig_1_1z[6:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= in_data[93:90];
  reg [13:0] _27_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 14'h0000;
    else _27_ <= { celloutsig_1_5z[5:1], celloutsig_1_5z };
  assign { _02_[13:9], _01_, _02_[7:1], _00_ } = _27_;
  assign celloutsig_0_38z = { celloutsig_0_34z[7:4], celloutsig_0_31z, celloutsig_0_35z } & { celloutsig_0_36z[6:2], celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_8z } & { in_data[88:85], _03_, celloutsig_0_11z };
  assign celloutsig_0_34z = { celloutsig_0_15z[8:3], celloutsig_0_17z, celloutsig_0_21z } / { 1'h1, celloutsig_0_7z[8:2] };
  assign celloutsig_0_36z = { in_data[20:18], celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_2z } / { 1'h1, celloutsig_0_15z[7:0], celloutsig_0_12z };
  assign celloutsig_0_5z = { _03_[3], _03_, celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[4:0], _03_ };
  assign celloutsig_0_25z = { celloutsig_0_15z[6:0], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_23z } / { 1'h1, celloutsig_0_15z[6:2], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_2z = { celloutsig_0_1z, _03_ } / { 1'h1, _03_[1:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_10z = celloutsig_0_5z[6:0] >= { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_11z = celloutsig_0_5z[8:2] >= { celloutsig_0_3z[3], celloutsig_0_4z, _03_, celloutsig_0_4z };
  assign celloutsig_1_3z = ! { celloutsig_1_1z[8:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_22z = ! { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_6z = { celloutsig_0_5z[9:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[5:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_1z[9:1] % { 1'h1, celloutsig_1_1z[11:4] };
  assign celloutsig_0_9z = { celloutsig_0_7z[6:5], celloutsig_0_4z } % { 1'h1, in_data[45], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_3z[6:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_7z[5:2], celloutsig_0_11z, in_data[0] };
  assign celloutsig_0_61z = { celloutsig_0_13z[1:0], celloutsig_0_50z, celloutsig_0_51z } * { _03_[2:1], celloutsig_0_48z, celloutsig_0_53z };
  assign celloutsig_1_1z = in_data[158:146] * { in_data[162:151], celloutsig_1_0z };
  assign celloutsig_0_7z = - celloutsig_0_6z;
  assign celloutsig_0_4z = & { celloutsig_0_3z[5:3], celloutsig_0_2z };
  assign celloutsig_0_17z = | celloutsig_0_7z[9:2];
  assign celloutsig_0_20z = | { celloutsig_0_7z, celloutsig_0_3z[6:0] };
  assign celloutsig_0_8z = ~^ celloutsig_0_5z[6:1];
  assign celloutsig_0_12z = ~^ celloutsig_0_7z[3:1];
  assign celloutsig_0_32z = ^ { celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_27z };
  assign celloutsig_0_48z = ^ { _03_, celloutsig_0_31z, celloutsig_0_38z };
  assign celloutsig_0_13z = celloutsig_0_5z[3:0] >> { in_data[20], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_20z } >> { celloutsig_0_4z, celloutsig_0_29z, _03_, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_26z };
  assign { _02_[8], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
