ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB348:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "usb_device.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include "usbd_cdc_if.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  46:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Definitions for reader */
  51:Core/Src/main.c **** osThreadId_t readerHandle;
  52:Core/Src/main.c **** const osThreadAttr_t reader_attributes = {
  53:Core/Src/main.c ****   .name = "reader",
  54:Core/Src/main.c ****   .stack_size = 128 * 4,
  55:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityBelowNormal,
  56:Core/Src/main.c **** };
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_DMA_Init(void);
  65:Core/Src/main.c **** static void MX_TIM2_Init(void);
  66:Core/Src/main.c **** static void MX_ADC1_Init(void);
  67:Core/Src/main.c **** void readerTask(void *argument);
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** volatile uint16_t dmaBuffer[10000];
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****   * @brief  The application entry point.
  80:Core/Src/main.c ****   * @retval int
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  89:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 3


  90:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  91:Core/Src/main.c ****   HAL_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Configure the system clock */
  98:Core/Src/main.c ****   SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Initialize all configured peripherals */
 105:Core/Src/main.c ****   MX_GPIO_Init();
 106:Core/Src/main.c ****   MX_DMA_Init();
 107:Core/Src/main.c ****   MX_TIM2_Init();
 108:Core/Src/main.c ****   MX_ADC1_Init();
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 110:Core/Src/main.c ****   
 111:Core/Src/main.c ****   if (HAL_TIM_Base_Start(&htim2) == HAL_OK) {
 112:Core/Src/main.c ****     // Print the error or handle it
 113:Core/Src/main.c ****     //HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1);
 114:Core/Src/main.c ****     Error_Handler();  // Or any other error handling function
 115:Core/Src/main.c ****   }
 116:Core/Src/main.c ****   
 117:Core/Src/main.c ****   if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)dmaBuffer, 10000) == HAL_OK) {
 118:Core/Src/main.c ****     // Print the error or handle it
 119:Core/Src/main.c ****     //HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1);
 120:Core/Src/main.c ****     Error_Handler();  // Or any other error handling function
 121:Core/Src/main.c ****   }
 122:Core/Src/main.c ****   /* START TIM1 FOR ADC */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* START ADC */
 125:Core/Src/main.c ****   //HAL_ADC_Start_DMA(&hadc1, &dmaBuffer, 1);
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   //HAL_ADC_Start_IT(&hadc1);
 128:Core/Src/main.c ****   /* USER CODE END 2 */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Init scheduler */
 131:Core/Src/main.c ****   osKernelInitialize();
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 134:Core/Src/main.c ****   /* add mutexes, ... */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 139:Core/Src/main.c ****   /* add semaphores, ... */
 140:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 143:Core/Src/main.c ****   /* start timers, add new ones, ... */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 146:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 4


 147:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 148:Core/Src/main.c ****   /* add queues, ... */
 149:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* Create the thread(s) */
 152:Core/Src/main.c ****   /* creation of reader */
 153:Core/Src/main.c ****   readerHandle = osThreadNew(readerTask, NULL, &reader_attributes);
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 156:Core/Src/main.c ****   /* add threads, ... */
 157:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 160:Core/Src/main.c ****   /* add events, ... */
 161:Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* Start scheduler */
 164:Core/Src/main.c ****   osKernelStart();
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 167:Core/Src/main.c ****   /* Infinite loop */
 168:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 169:Core/Src/main.c ****   while (1)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     /* USER CODE END WHILE */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   /* USER CODE END 3 */
 176:Core/Src/main.c **** }
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief System Clock Configuration
 180:Core/Src/main.c ****   * @retval None
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c **** void SystemClock_Config(void)
 183:Core/Src/main.c **** {
 184:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /** Supply configuration update enable
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 198:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 203:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 5


 204:Core/Src/main.c ****   */
 205:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 206:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 207:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 208:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 219:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 227:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 228:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 229:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 230:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 231:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 234:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 235:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c **** }
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** /**
 244:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 245:Core/Src/main.c ****   * @param None
 246:Core/Src/main.c ****   * @retval None
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c **** static void MX_ADC1_Init(void)
 249:Core/Src/main.c **** {
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 256:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 6


 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /** Common config
 263:Core/Src/main.c ****   */
 264:Core/Src/main.c ****   hadc1.Instance = ADC1;
 265:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 266:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 267:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 268:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 269:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 270:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 271:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 272:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 273:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 274:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 275:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 276:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 277:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 278:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 279:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 280:Core/Src/main.c ****   {
 281:Core/Src/main.c ****     Error_Handler();
 282:Core/Src/main.c ****   }
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /** Configure the ADC multi-mode
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 287:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /** Configure Regular Channel
 293:Core/Src/main.c ****   */
 294:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 295:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 296:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 297:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 298:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 299:Core/Src/main.c ****   sConfig.Offset = 0;
 300:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 301:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 302:Core/Src/main.c ****   {
 303:Core/Src/main.c ****     Error_Handler();
 304:Core/Src/main.c ****   }
 305:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** }
 310:Core/Src/main.c **** 
 311:Core/Src/main.c **** /**
 312:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 313:Core/Src/main.c ****   * @param None
 314:Core/Src/main.c ****   * @retval None
 315:Core/Src/main.c ****   */
 316:Core/Src/main.c **** static void MX_TIM2_Init(void)
 317:Core/Src/main.c **** {
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 7


 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 324:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 329:Core/Src/main.c ****   htim2.Instance = TIM2;
 330:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 331:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 332:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 333:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 334:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 335:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 336:Core/Src/main.c ****   {
 337:Core/Src/main.c ****     Error_Handler();
 338:Core/Src/main.c ****   }
 339:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 340:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 341:Core/Src/main.c ****   {
 342:Core/Src/main.c ****     Error_Handler();
 343:Core/Src/main.c ****   }
 344:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 345:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 346:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 347:Core/Src/main.c ****   {
 348:Core/Src/main.c ****     Error_Handler();
 349:Core/Src/main.c ****   }
 350:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** }
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** /**
 357:Core/Src/main.c ****   * Enable DMA controller clock
 358:Core/Src/main.c ****   */
 359:Core/Src/main.c **** static void MX_DMA_Init(void)
 360:Core/Src/main.c **** {
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* DMA controller clock enable */
 363:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* DMA interrupt init */
 366:Core/Src/main.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
 367:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 368:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 369:Core/Src/main.c **** 
 370:Core/Src/main.c **** }
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** /**
 373:Core/Src/main.c ****   * @brief GPIO Initialization Function
 374:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 8


 375:Core/Src/main.c ****   * @retval None
 376:Core/Src/main.c ****   */
 377:Core/Src/main.c **** static void MX_GPIO_Init(void)
 378:Core/Src/main.c **** {
  27              		.loc 1 378 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              		.cfi_def_cfa_offset 48
 379:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 379 3 view .LVU1
  39              		.loc 1 379 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0394     		str	r4, [sp, #12]
  42 0008 0494     		str	r4, [sp, #16]
  43 000a 0594     		str	r4, [sp, #20]
  44 000c 0694     		str	r4, [sp, #24]
  45 000e 0794     		str	r4, [sp, #28]
 380:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 381:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 384:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  46              		.loc 1 384 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 384 3 view .LVU4
  49              		.loc 1 384 3 view .LVU5
  50 0010 154B     		ldr	r3, .L3
  51 0012 D3F8E020 		ldr	r2, [r3, #224]
  52 0016 42F01002 		orr	r2, r2, #16
  53 001a C3F8E020 		str	r2, [r3, #224]
  54              		.loc 1 384 3 view .LVU6
  55 001e D3F8E020 		ldr	r2, [r3, #224]
  56 0022 02F01002 		and	r2, r2, #16
  57 0026 0192     		str	r2, [sp, #4]
  58              		.loc 1 384 3 view .LVU7
  59 0028 019A     		ldr	r2, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 384 3 view .LVU8
 385:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 385 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 385 3 view .LVU10
  65              		.loc 1 385 3 view .LVU11
  66 002a D3F8E020 		ldr	r2, [r3, #224]
  67 002e 42F00102 		orr	r2, r2, #1
  68 0032 C3F8E020 		str	r2, [r3, #224]
  69              		.loc 1 385 3 view .LVU12
  70 0036 D3F8E030 		ldr	r3, [r3, #224]
  71 003a 03F00103 		and	r3, r3, #1
  72 003e 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 9


  73              		.loc 1 385 3 view .LVU13
  74 0040 029B     		ldr	r3, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 385 3 view .LVU14
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 388:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
  77              		.loc 1 388 3 view .LVU15
  78 0042 0A4D     		ldr	r5, .L3+4
  79 0044 2246     		mov	r2, r4
  80 0046 0421     		movs	r1, #4
  81 0048 2846     		mov	r0, r5
  82 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL0:
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /*Configure GPIO pin : GREEN_LED_Pin */
 391:Core/Src/main.c ****   GPIO_InitStruct.Pin = GREEN_LED_Pin;
  84              		.loc 1 391 3 view .LVU16
  85              		.loc 1 391 23 is_stmt 0 view .LVU17
  86 004e 0423     		movs	r3, #4
  87 0050 0393     		str	r3, [sp, #12]
 392:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  88              		.loc 1 392 3 is_stmt 1 view .LVU18
  89              		.loc 1 392 24 is_stmt 0 view .LVU19
  90 0052 0123     		movs	r3, #1
  91 0054 0493     		str	r3, [sp, #16]
 393:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  92              		.loc 1 393 3 is_stmt 1 view .LVU20
  93              		.loc 1 393 24 is_stmt 0 view .LVU21
  94 0056 0594     		str	r4, [sp, #20]
 394:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95              		.loc 1 394 3 is_stmt 1 view .LVU22
  96              		.loc 1 394 25 is_stmt 0 view .LVU23
  97 0058 0694     		str	r4, [sp, #24]
 395:Core/Src/main.c ****   HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
  98              		.loc 1 395 3 is_stmt 1 view .LVU24
  99 005a 03A9     		add	r1, sp, #12
 100 005c 2846     		mov	r0, r5
 101 005e FFF7FEFF 		bl	HAL_GPIO_Init
 102              	.LVL1:
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 398:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 399:Core/Src/main.c **** }
 103              		.loc 1 399 1 is_stmt 0 view .LVU25
 104 0062 09B0     		add	sp, sp, #36
 105              		.cfi_def_cfa_offset 12
 106              		@ sp needed
 107 0064 30BD     		pop	{r4, r5, pc}
 108              	.L4:
 109 0066 00BF     		.align	2
 110              	.L3:
 111 0068 00440258 		.word	1476543488
 112 006c 00100258 		.word	1476530176
 113              		.cfi_endproc
 114              	.LFE348:
 116              		.section	.text.MX_DMA_Init,"ax",%progbits
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 10


 117              		.align	1
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	MX_DMA_Init:
 123              	.LFB347:
 360:Core/Src/main.c **** 
 124              		.loc 1 360 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 8
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 00B5     		push	{lr}
 129              		.cfi_def_cfa_offset 4
 130              		.cfi_offset 14, -4
 131 0002 83B0     		sub	sp, sp, #12
 132              		.cfi_def_cfa_offset 16
 363:Core/Src/main.c **** 
 133              		.loc 1 363 3 view .LVU27
 134              	.LBB6:
 363:Core/Src/main.c **** 
 135              		.loc 1 363 3 view .LVU28
 363:Core/Src/main.c **** 
 136              		.loc 1 363 3 view .LVU29
 137 0004 0B4B     		ldr	r3, .L7
 138 0006 D3F8D820 		ldr	r2, [r3, #216]
 139 000a 42F00102 		orr	r2, r2, #1
 140 000e C3F8D820 		str	r2, [r3, #216]
 363:Core/Src/main.c **** 
 141              		.loc 1 363 3 view .LVU30
 142 0012 D3F8D830 		ldr	r3, [r3, #216]
 143 0016 03F00103 		and	r3, r3, #1
 144 001a 0193     		str	r3, [sp, #4]
 363:Core/Src/main.c **** 
 145              		.loc 1 363 3 view .LVU31
 146 001c 019B     		ldr	r3, [sp, #4]
 147              	.LBE6:
 363:Core/Src/main.c **** 
 148              		.loc 1 363 3 view .LVU32
 367:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 149              		.loc 1 367 3 view .LVU33
 150 001e 0022     		movs	r2, #0
 151 0020 0521     		movs	r1, #5
 152 0022 0B20     		movs	r0, #11
 153 0024 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 154              	.LVL2:
 368:Core/Src/main.c **** 
 155              		.loc 1 368 3 view .LVU34
 156 0028 0B20     		movs	r0, #11
 157 002a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 158              	.LVL3:
 370:Core/Src/main.c **** 
 159              		.loc 1 370 1 is_stmt 0 view .LVU35
 160 002e 03B0     		add	sp, sp, #12
 161              		.cfi_def_cfa_offset 4
 162              		@ sp needed
 163 0030 5DF804FB 		ldr	pc, [sp], #4
 164              	.L8:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 11


 165              		.align	2
 166              	.L7:
 167 0034 00440258 		.word	1476543488
 168              		.cfi_endproc
 169              	.LFE347:
 171              		.section	.text.readerTask,"ax",%progbits
 172              		.align	1
 173              		.global	readerTask
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	readerTask:
 179              	.LVL4:
 180              	.LFB351:
 400:Core/Src/main.c **** 
 401:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 402:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 403:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1);
 404:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc1);
 405:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)dmaBuffer, 10000);
 406:Core/Src/main.c **** }
 407:Core/Src/main.c **** 
 408:Core/Src/main.c **** void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 409:Core/Src/main.c ****   //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 410:Core/Src/main.c **** }
 411:Core/Src/main.c **** /* USER CODE END 4 */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c **** /* USER CODE BEGIN Header_readerTask */
 414:Core/Src/main.c **** /**
 415:Core/Src/main.c ****   * @brief  Function implementing the reader thread.
 416:Core/Src/main.c ****   * @param  argument: Not used
 417:Core/Src/main.c ****   * @retval None
 418:Core/Src/main.c ****   */
 419:Core/Src/main.c **** /* USER CODE END Header_readerTask */
 420:Core/Src/main.c **** void readerTask(void *argument)
 421:Core/Src/main.c **** {
 181              		.loc 1 421 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ Volatile: function does not return.
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		.loc 1 421 1 is_stmt 0 view .LVU37
 187 0000 08B5     		push	{r3, lr}
 188              		.cfi_def_cfa_offset 8
 189              		.cfi_offset 3, -8
 190              		.cfi_offset 14, -4
 422:Core/Src/main.c ****   /* init code for USB_DEVICE */
 423:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 191              		.loc 1 423 3 is_stmt 1 view .LVU38
 192 0002 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 193              	.LVL5:
 194              	.L10:
 424:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 425:Core/Src/main.c ****   /* Infinite loop */
 426:Core/Src/main.c ****   for(;;)
 195              		.loc 1 426 3 view .LVU39
 427:Core/Src/main.c ****   {
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 12


 428:Core/Src/main.c ****     osDelay(1);
 196              		.loc 1 428 5 discriminator 1 view .LVU40
 197 0006 0120     		movs	r0, #1
 198 0008 FFF7FEFF 		bl	osDelay
 199              	.LVL6:
 426:Core/Src/main.c ****   {
 200              		.loc 1 426 3 view .LVU41
 201 000c FBE7     		b	.L10
 202              		.cfi_endproc
 203              	.LFE351:
 205              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_ADC_ConvCpltCallback
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_ADC_ConvCpltCallback:
 213              	.LVL7:
 214              	.LFB349:
 402:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1);
 215              		.loc 1 402 55 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 402:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1);
 219              		.loc 1 402 55 is_stmt 0 view .LVU43
 220 0000 10B5     		push	{r4, lr}
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 4, -8
 223              		.cfi_offset 14, -4
 403:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc1);
 224              		.loc 1 403 3 is_stmt 1 view .LVU44
 225 0002 0122     		movs	r2, #1
 226 0004 0421     		movs	r1, #4
 227 0006 0748     		ldr	r0, .L14
 228              	.LVL8:
 403:Core/Src/main.c ****   HAL_ADC_Stop_DMA(&hadc1);
 229              		.loc 1 403 3 is_stmt 0 view .LVU45
 230 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 231              	.LVL9:
 404:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)dmaBuffer, 10000);
 232              		.loc 1 404 3 is_stmt 1 view .LVU46
 233 000c 064C     		ldr	r4, .L14+4
 234 000e 2046     		mov	r0, r4
 235 0010 FFF7FEFF 		bl	HAL_ADC_Stop_DMA
 236              	.LVL10:
 405:Core/Src/main.c **** }
 237              		.loc 1 405 3 view .LVU47
 238 0014 42F21072 		movw	r2, #10000
 239 0018 0449     		ldr	r1, .L14+8
 240 001a 2046     		mov	r0, r4
 241 001c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 242              	.LVL11:
 406:Core/Src/main.c **** 
 243              		.loc 1 406 1 is_stmt 0 view .LVU48
 244 0020 10BD     		pop	{r4, pc}
 245              	.L15:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 13


 246 0022 00BF     		.align	2
 247              	.L14:
 248 0024 00100258 		.word	1476530176
 249 0028 00000000 		.word	hadc1
 250 002c 00000000 		.word	dmaBuffer
 251              		.cfi_endproc
 252              	.LFE349:
 254              		.section	.text.HAL_ADC_ConvHalfCpltCallback,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_ADC_ConvHalfCpltCallback
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	HAL_ADC_ConvHalfCpltCallback:
 262              	.LVL12:
 263              	.LFB350:
 408:Core/Src/main.c ****   //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 264              		.loc 1 408 59 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 410:Core/Src/main.c **** /* USER CODE END 4 */
 269              		.loc 1 410 1 view .LVU50
 270 0000 7047     		bx	lr
 271              		.cfi_endproc
 272              	.LFE350:
 274              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 275              		.align	1
 276              		.global	HAL_TIM_PeriodElapsedCallback
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 281              	HAL_TIM_PeriodElapsedCallback:
 282              	.LVL13:
 283              	.LFB352:
 429:Core/Src/main.c ****   }
 430:Core/Src/main.c ****   /* USER CODE END 5 */
 431:Core/Src/main.c **** }
 432:Core/Src/main.c **** 
 433:Core/Src/main.c **** /**
 434:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 435:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 436:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 437:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 438:Core/Src/main.c ****   * @param  htim : TIM handle
 439:Core/Src/main.c ****   * @retval None
 440:Core/Src/main.c ****   */
 441:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 442:Core/Src/main.c **** {
 284              		.loc 1 442 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		.loc 1 442 1 is_stmt 0 view .LVU52
 289 0000 08B5     		push	{r3, lr}
 290              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 14


 291              		.cfi_offset 3, -8
 292              		.cfi_offset 14, -4
 443:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 444:Core/Src/main.c ****   // if (htim == &htim16){
 445:Core/Src/main.c ****   //   //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 446:Core/Src/main.c ****   //   HAL_ADC_Start(&hadc1);
 447:Core/Src/main.c ****   //   HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 448:Core/Src/main.c ****   //   adcVal = HAL_ADC_GetValue(&hadc1);
 449:Core/Src/main.c ****   //   HAL_ADC_Stop(&hadc1);
 450:Core/Src/main.c ****   //   osMessageQueuePut(messageHandle, &adcVal, 0, 0);
 451:Core/Src/main.c ****   // }
 452:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 453:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 293              		.loc 1 453 3 is_stmt 1 view .LVU53
 294              		.loc 1 453 11 is_stmt 0 view .LVU54
 295 0002 0268     		ldr	r2, [r0]
 296              		.loc 1 453 6 view .LVU55
 297 0004 034B     		ldr	r3, .L21
 298 0006 9A42     		cmp	r2, r3
 299 0008 00D0     		beq	.L20
 300              	.LVL14:
 301              	.L17:
 454:Core/Src/main.c ****     HAL_IncTick();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 459:Core/Src/main.c **** }
 302              		.loc 1 459 1 view .LVU56
 303 000a 08BD     		pop	{r3, pc}
 304              	.LVL15:
 305              	.L20:
 454:Core/Src/main.c ****     HAL_IncTick();
 306              		.loc 1 454 5 is_stmt 1 view .LVU57
 307 000c FFF7FEFF 		bl	HAL_IncTick
 308              	.LVL16:
 309              		.loc 1 459 1 is_stmt 0 view .LVU58
 310 0010 FBE7     		b	.L17
 311              	.L22:
 312 0012 00BF     		.align	2
 313              	.L21:
 314 0014 00100040 		.word	1073745920
 315              		.cfi_endproc
 316              	.LFE352:
 318              		.section	.text.Error_Handler,"ax",%progbits
 319              		.align	1
 320              		.global	Error_Handler
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 325              	Error_Handler:
 326              	.LFB353:
 460:Core/Src/main.c **** 
 461:Core/Src/main.c **** /**
 462:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 463:Core/Src/main.c ****   * @retval None
 464:Core/Src/main.c ****   */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 15


 465:Core/Src/main.c **** void Error_Handler(void)
 466:Core/Src/main.c **** {
 327              		.loc 1 466 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ Volatile: function does not return.
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              		@ link register save eliminated.
 467:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 468:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 469:Core/Src/main.c ****   __disable_irq();
 333              		.loc 1 469 3 view .LVU60
 334              	.LBB7:
 335              	.LBI7:
 336              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 16


  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 17


 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 18


 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 337              		.loc 2 207 27 view .LVU61
 338              	.LBB8:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 339              		.loc 2 209 3 view .LVU62
 340              		.syntax unified
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 19


 341              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 342 0000 72B6     		cpsid i
 343              	@ 0 "" 2
 344              		.thumb
 345              		.syntax unified
 346              	.L24:
 347              	.LBE8:
 348              	.LBE7:
 470:Core/Src/main.c ****   while (1)
 349              		.loc 1 470 3 view .LVU63
 471:Core/Src/main.c ****   {
 472:Core/Src/main.c ****   }
 350              		.loc 1 472 3 view .LVU64
 470:Core/Src/main.c ****   while (1)
 351              		.loc 1 470 9 view .LVU65
 352 0002 FEE7     		b	.L24
 353              		.cfi_endproc
 354              	.LFE353:
 356              		.section	.text.MX_TIM2_Init,"ax",%progbits
 357              		.align	1
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	MX_TIM2_Init:
 363              	.LFB346:
 317:Core/Src/main.c **** 
 364              		.loc 1 317 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 32
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368 0000 00B5     		push	{lr}
 369              		.cfi_def_cfa_offset 4
 370              		.cfi_offset 14, -4
 371 0002 89B0     		sub	sp, sp, #36
 372              		.cfi_def_cfa_offset 40
 323:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 373              		.loc 1 323 3 view .LVU67
 323:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 374              		.loc 1 323 26 is_stmt 0 view .LVU68
 375 0004 0023     		movs	r3, #0
 376 0006 0493     		str	r3, [sp, #16]
 377 0008 0593     		str	r3, [sp, #20]
 378 000a 0693     		str	r3, [sp, #24]
 379 000c 0793     		str	r3, [sp, #28]
 324:Core/Src/main.c **** 
 380              		.loc 1 324 3 is_stmt 1 view .LVU69
 324:Core/Src/main.c **** 
 381              		.loc 1 324 27 is_stmt 0 view .LVU70
 382 000e 0193     		str	r3, [sp, #4]
 383 0010 0293     		str	r3, [sp, #8]
 384 0012 0393     		str	r3, [sp, #12]
 329:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 385              		.loc 1 329 3 is_stmt 1 view .LVU71
 329:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 386              		.loc 1 329 18 is_stmt 0 view .LVU72
 387 0014 1348     		ldr	r0, .L33
 388 0016 4FF08042 		mov	r2, #1073741824
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 20


 389 001a 0260     		str	r2, [r0]
 330:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 390              		.loc 1 330 3 is_stmt 1 view .LVU73
 330:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 391              		.loc 1 330 24 is_stmt 0 view .LVU74
 392 001c 4360     		str	r3, [r0, #4]
 331:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 393              		.loc 1 331 3 is_stmt 1 view .LVU75
 331:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 394              		.loc 1 331 26 is_stmt 0 view .LVU76
 395 001e 8360     		str	r3, [r0, #8]
 332:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 396              		.loc 1 332 3 is_stmt 1 view .LVU77
 332:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 397              		.loc 1 332 21 is_stmt 0 view .LVU78
 398 0020 40F2E732 		movw	r2, #999
 399 0024 C260     		str	r2, [r0, #12]
 333:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 400              		.loc 1 333 3 is_stmt 1 view .LVU79
 333:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 401              		.loc 1 333 28 is_stmt 0 view .LVU80
 402 0026 0361     		str	r3, [r0, #16]
 334:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 403              		.loc 1 334 3 is_stmt 1 view .LVU81
 334:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 404              		.loc 1 334 32 is_stmt 0 view .LVU82
 405 0028 8361     		str	r3, [r0, #24]
 335:Core/Src/main.c ****   {
 406              		.loc 1 335 3 is_stmt 1 view .LVU83
 335:Core/Src/main.c ****   {
 407              		.loc 1 335 7 is_stmt 0 view .LVU84
 408 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 409              	.LVL17:
 335:Core/Src/main.c ****   {
 410              		.loc 1 335 6 discriminator 1 view .LVU85
 411 002e 98B9     		cbnz	r0, .L30
 339:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 412              		.loc 1 339 3 is_stmt 1 view .LVU86
 339:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 413              		.loc 1 339 34 is_stmt 0 view .LVU87
 414 0030 4FF48053 		mov	r3, #4096
 415 0034 0493     		str	r3, [sp, #16]
 340:Core/Src/main.c ****   {
 416              		.loc 1 340 3 is_stmt 1 view .LVU88
 340:Core/Src/main.c ****   {
 417              		.loc 1 340 7 is_stmt 0 view .LVU89
 418 0036 04A9     		add	r1, sp, #16
 419 0038 0A48     		ldr	r0, .L33
 420 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 421              	.LVL18:
 340:Core/Src/main.c ****   {
 422              		.loc 1 340 6 discriminator 1 view .LVU90
 423 003e 68B9     		cbnz	r0, .L31
 344:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 424              		.loc 1 344 3 is_stmt 1 view .LVU91
 344:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 425              		.loc 1 344 37 is_stmt 0 view .LVU92
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 21


 426 0040 2023     		movs	r3, #32
 427 0042 0193     		str	r3, [sp, #4]
 345:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 428              		.loc 1 345 3 is_stmt 1 view .LVU93
 345:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 429              		.loc 1 345 33 is_stmt 0 view .LVU94
 430 0044 0023     		movs	r3, #0
 431 0046 0393     		str	r3, [sp, #12]
 346:Core/Src/main.c ****   {
 432              		.loc 1 346 3 is_stmt 1 view .LVU95
 346:Core/Src/main.c ****   {
 433              		.loc 1 346 7 is_stmt 0 view .LVU96
 434 0048 01A9     		add	r1, sp, #4
 435 004a 0648     		ldr	r0, .L33
 436 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 437              	.LVL19:
 346:Core/Src/main.c ****   {
 438              		.loc 1 346 6 discriminator 1 view .LVU97
 439 0050 30B9     		cbnz	r0, .L32
 354:Core/Src/main.c **** 
 440              		.loc 1 354 1 view .LVU98
 441 0052 09B0     		add	sp, sp, #36
 442              		.cfi_remember_state
 443              		.cfi_def_cfa_offset 4
 444              		@ sp needed
 445 0054 5DF804FB 		ldr	pc, [sp], #4
 446              	.L30:
 447              		.cfi_restore_state
 337:Core/Src/main.c ****   }
 448              		.loc 1 337 5 is_stmt 1 view .LVU99
 449 0058 FFF7FEFF 		bl	Error_Handler
 450              	.LVL20:
 451              	.L31:
 342:Core/Src/main.c ****   }
 452              		.loc 1 342 5 view .LVU100
 453 005c FFF7FEFF 		bl	Error_Handler
 454              	.LVL21:
 455              	.L32:
 348:Core/Src/main.c ****   }
 456              		.loc 1 348 5 view .LVU101
 457 0060 FFF7FEFF 		bl	Error_Handler
 458              	.LVL22:
 459              	.L34:
 460              		.align	2
 461              	.L33:
 462 0064 00000000 		.word	htim2
 463              		.cfi_endproc
 464              	.LFE346:
 466              		.section	.text.MX_ADC1_Init,"ax",%progbits
 467              		.align	1
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 472              	MX_ADC1_Init:
 473              	.LFB345:
 249:Core/Src/main.c **** 
 474              		.loc 1 249 1 view -0
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 22


 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 40
 477              		@ frame_needed = 0, uses_anonymous_args = 0
 478 0000 00B5     		push	{lr}
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 14, -4
 481 0002 8BB0     		sub	sp, sp, #44
 482              		.cfi_def_cfa_offset 48
 255:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 483              		.loc 1 255 3 view .LVU103
 255:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 484              		.loc 1 255 24 is_stmt 0 view .LVU104
 485 0004 0023     		movs	r3, #0
 486 0006 0793     		str	r3, [sp, #28]
 487 0008 0893     		str	r3, [sp, #32]
 488 000a 0993     		str	r3, [sp, #36]
 256:Core/Src/main.c **** 
 489              		.loc 1 256 3 is_stmt 1 view .LVU105
 256:Core/Src/main.c **** 
 490              		.loc 1 256 26 is_stmt 0 view .LVU106
 491 000c 0093     		str	r3, [sp]
 492 000e 0193     		str	r3, [sp, #4]
 493 0010 0293     		str	r3, [sp, #8]
 494 0012 0393     		str	r3, [sp, #12]
 495 0014 0493     		str	r3, [sp, #16]
 496 0016 0593     		str	r3, [sp, #20]
 497 0018 0693     		str	r3, [sp, #24]
 264:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 498              		.loc 1 264 3 is_stmt 1 view .LVU107
 264:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 499              		.loc 1 264 18 is_stmt 0 view .LVU108
 500 001a 1F48     		ldr	r0, .L43
 501 001c 1F4A     		ldr	r2, .L43+4
 502 001e 0260     		str	r2, [r0]
 265:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 503              		.loc 1 265 3 is_stmt 1 view .LVU109
 265:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 504              		.loc 1 265 29 is_stmt 0 view .LVU110
 505 0020 4360     		str	r3, [r0, #4]
 266:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 506              		.loc 1 266 3 is_stmt 1 view .LVU111
 266:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 507              		.loc 1 266 25 is_stmt 0 view .LVU112
 508 0022 8360     		str	r3, [r0, #8]
 267:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 509              		.loc 1 267 3 is_stmt 1 view .LVU113
 267:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 510              		.loc 1 267 27 is_stmt 0 view .LVU114
 511 0024 C360     		str	r3, [r0, #12]
 268:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 512              		.loc 1 268 3 is_stmt 1 view .LVU115
 268:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 513              		.loc 1 268 27 is_stmt 0 view .LVU116
 514 0026 0422     		movs	r2, #4
 515 0028 0261     		str	r2, [r0, #16]
 269:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 516              		.loc 1 269 3 is_stmt 1 view .LVU117
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 23


 269:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 517              		.loc 1 269 31 is_stmt 0 view .LVU118
 518 002a 0375     		strb	r3, [r0, #20]
 270:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 519              		.loc 1 270 3 is_stmt 1 view .LVU119
 270:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 520              		.loc 1 270 33 is_stmt 0 view .LVU120
 521 002c 4375     		strb	r3, [r0, #21]
 271:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 522              		.loc 1 271 3 is_stmt 1 view .LVU121
 271:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 523              		.loc 1 271 30 is_stmt 0 view .LVU122
 524 002e 0122     		movs	r2, #1
 525 0030 8261     		str	r2, [r0, #24]
 272:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 526              		.loc 1 272 3 is_stmt 1 view .LVU123
 272:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 527              		.loc 1 272 36 is_stmt 0 view .LVU124
 528 0032 0377     		strb	r3, [r0, #28]
 273:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 529              		.loc 1 273 3 is_stmt 1 view .LVU125
 273:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 530              		.loc 1 273 31 is_stmt 0 view .LVU126
 531 0034 4FF4AC62 		mov	r2, #1376
 532 0038 4262     		str	r2, [r0, #36]
 274:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 533              		.loc 1 274 3 is_stmt 1 view .LVU127
 274:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 534              		.loc 1 274 35 is_stmt 0 view .LVU128
 535 003a 4FF44062 		mov	r2, #3072
 536 003e 8262     		str	r2, [r0, #40]
 275:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 537              		.loc 1 275 3 is_stmt 1 view .LVU129
 275:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 538              		.loc 1 275 39 is_stmt 0 view .LVU130
 539 0040 C362     		str	r3, [r0, #44]
 276:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 540              		.loc 1 276 3 is_stmt 1 view .LVU131
 276:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 541              		.loc 1 276 22 is_stmt 0 view .LVU132
 542 0042 0363     		str	r3, [r0, #48]
 277:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 543              		.loc 1 277 3 is_stmt 1 view .LVU133
 277:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 544              		.loc 1 277 27 is_stmt 0 view .LVU134
 545 0044 4363     		str	r3, [r0, #52]
 278:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 546              		.loc 1 278 3 is_stmt 1 view .LVU135
 278:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 547              		.loc 1 278 31 is_stmt 0 view .LVU136
 548 0046 80F83830 		strb	r3, [r0, #56]
 279:Core/Src/main.c ****   {
 549              		.loc 1 279 3 is_stmt 1 view .LVU137
 279:Core/Src/main.c ****   {
 550              		.loc 1 279 7 is_stmt 0 view .LVU138
 551 004a FFF7FEFF 		bl	HAL_ADC_Init
 552              	.LVL23:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 24


 279:Core/Src/main.c ****   {
 553              		.loc 1 279 6 discriminator 1 view .LVU139
 554 004e E0B9     		cbnz	r0, .L40
 286:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 555              		.loc 1 286 3 is_stmt 1 view .LVU140
 286:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 556              		.loc 1 286 18 is_stmt 0 view .LVU141
 557 0050 0023     		movs	r3, #0
 558 0052 0793     		str	r3, [sp, #28]
 287:Core/Src/main.c ****   {
 559              		.loc 1 287 3 is_stmt 1 view .LVU142
 287:Core/Src/main.c ****   {
 560              		.loc 1 287 7 is_stmt 0 view .LVU143
 561 0054 07A9     		add	r1, sp, #28
 562 0056 1048     		ldr	r0, .L43
 563 0058 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 564              	.LVL24:
 287:Core/Src/main.c ****   {
 565              		.loc 1 287 6 discriminator 1 view .LVU144
 566 005c B8B9     		cbnz	r0, .L41
 294:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 567              		.loc 1 294 3 is_stmt 1 view .LVU145
 294:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 568              		.loc 1 294 19 is_stmt 0 view .LVU146
 569 005e 104B     		ldr	r3, .L43+8
 570 0060 0093     		str	r3, [sp]
 295:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 571              		.loc 1 295 3 is_stmt 1 view .LVU147
 295:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 572              		.loc 1 295 16 is_stmt 0 view .LVU148
 573 0062 0623     		movs	r3, #6
 574 0064 0193     		str	r3, [sp, #4]
 296:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 575              		.loc 1 296 3 is_stmt 1 view .LVU149
 296:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 576              		.loc 1 296 24 is_stmt 0 view .LVU150
 577 0066 0023     		movs	r3, #0
 578 0068 0293     		str	r3, [sp, #8]
 297:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 579              		.loc 1 297 3 is_stmt 1 view .LVU151
 297:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 580              		.loc 1 297 22 is_stmt 0 view .LVU152
 581 006a 40F2FF72 		movw	r2, #2047
 582 006e 0392     		str	r2, [sp, #12]
 298:Core/Src/main.c ****   sConfig.Offset = 0;
 583              		.loc 1 298 3 is_stmt 1 view .LVU153
 298:Core/Src/main.c ****   sConfig.Offset = 0;
 584              		.loc 1 298 24 is_stmt 0 view .LVU154
 585 0070 0422     		movs	r2, #4
 586 0072 0492     		str	r2, [sp, #16]
 299:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 587              		.loc 1 299 3 is_stmt 1 view .LVU155
 299:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 588              		.loc 1 299 18 is_stmt 0 view .LVU156
 589 0074 0593     		str	r3, [sp, #20]
 300:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 590              		.loc 1 300 3 is_stmt 1 view .LVU157
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 25


 300:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 591              		.loc 1 300 34 is_stmt 0 view .LVU158
 592 0076 8DF81930 		strb	r3, [sp, #25]
 301:Core/Src/main.c ****   {
 593              		.loc 1 301 3 is_stmt 1 view .LVU159
 301:Core/Src/main.c ****   {
 594              		.loc 1 301 7 is_stmt 0 view .LVU160
 595 007a 6946     		mov	r1, sp
 596 007c 0648     		ldr	r0, .L43
 597 007e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 598              	.LVL25:
 301:Core/Src/main.c ****   {
 599              		.loc 1 301 6 discriminator 1 view .LVU161
 600 0082 30B9     		cbnz	r0, .L42
 309:Core/Src/main.c **** 
 601              		.loc 1 309 1 view .LVU162
 602 0084 0BB0     		add	sp, sp, #44
 603              		.cfi_remember_state
 604              		.cfi_def_cfa_offset 4
 605              		@ sp needed
 606 0086 5DF804FB 		ldr	pc, [sp], #4
 607              	.L40:
 608              		.cfi_restore_state
 281:Core/Src/main.c ****   }
 609              		.loc 1 281 5 is_stmt 1 view .LVU163
 610 008a FFF7FEFF 		bl	Error_Handler
 611              	.LVL26:
 612              	.L41:
 289:Core/Src/main.c ****   }
 613              		.loc 1 289 5 view .LVU164
 614 008e FFF7FEFF 		bl	Error_Handler
 615              	.LVL27:
 616              	.L42:
 303:Core/Src/main.c ****   }
 617              		.loc 1 303 5 view .LVU165
 618 0092 FFF7FEFF 		bl	Error_Handler
 619              	.LVL28:
 620              	.L44:
 621 0096 00BF     		.align	2
 622              	.L43:
 623 0098 00000000 		.word	hadc1
 624 009c 00200240 		.word	1073881088
 625 00a0 0800900C 		.word	210763784
 626              		.cfi_endproc
 627              	.LFE345:
 629              		.section	.text.SystemClock_Config,"ax",%progbits
 630              		.align	1
 631              		.global	SystemClock_Config
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 636              	SystemClock_Config:
 637              	.LFB344:
 183:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 638              		.loc 1 183 1 view -0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 120
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 26


 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642 0000 00B5     		push	{lr}
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 14, -4
 645 0002 9FB0     		sub	sp, sp, #124
 646              		.cfi_def_cfa_offset 128
 184:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 647              		.loc 1 184 3 view .LVU167
 184:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 648              		.loc 1 184 22 is_stmt 0 view .LVU168
 649 0004 4C22     		movs	r2, #76
 650 0006 0021     		movs	r1, #0
 651 0008 0BA8     		add	r0, sp, #44
 652 000a FFF7FEFF 		bl	memset
 653              	.LVL29:
 185:Core/Src/main.c **** 
 654              		.loc 1 185 3 is_stmt 1 view .LVU169
 185:Core/Src/main.c **** 
 655              		.loc 1 185 22 is_stmt 0 view .LVU170
 656 000e 2022     		movs	r2, #32
 657 0010 0021     		movs	r1, #0
 658 0012 03A8     		add	r0, sp, #12
 659 0014 FFF7FEFF 		bl	memset
 660              	.LVL30:
 189:Core/Src/main.c **** 
 661              		.loc 1 189 3 is_stmt 1 view .LVU171
 662 0018 0220     		movs	r0, #2
 663 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 664              	.LVL31:
 193:Core/Src/main.c **** 
 665              		.loc 1 193 3 view .LVU172
 666              	.LBB9:
 193:Core/Src/main.c **** 
 667              		.loc 1 193 3 view .LVU173
 668 001e 0023     		movs	r3, #0
 669 0020 0093     		str	r3, [sp]
 193:Core/Src/main.c **** 
 670              		.loc 1 193 3 view .LVU174
 193:Core/Src/main.c **** 
 671              		.loc 1 193 3 discriminator 2 view .LVU175
 672 0022 3A4B     		ldr	r3, .L53
 673 0024 DA6A     		ldr	r2, [r3, #44]
 674 0026 22F00102 		bic	r2, r2, #1
 675 002a DA62     		str	r2, [r3, #44]
 193:Core/Src/main.c **** 
 676              		.loc 1 193 3 discriminator 2 view .LVU176
 677 002c DB6A     		ldr	r3, [r3, #44]
 678 002e 03F00103 		and	r3, r3, #1
 679 0032 0093     		str	r3, [sp]
 193:Core/Src/main.c **** 
 680              		.loc 1 193 3 discriminator 2 view .LVU177
 681 0034 364B     		ldr	r3, .L53+4
 682 0036 9A69     		ldr	r2, [r3, #24]
 683 0038 42F44042 		orr	r2, r2, #49152
 684 003c 9A61     		str	r2, [r3, #24]
 193:Core/Src/main.c **** 
 685              		.loc 1 193 3 discriminator 2 view .LVU178
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 27


 686 003e 9B69     		ldr	r3, [r3, #24]
 687 0040 03F44043 		and	r3, r3, #49152
 688 0044 0093     		str	r3, [sp]
 193:Core/Src/main.c **** 
 689              		.loc 1 193 3 discriminator 4 view .LVU179
 690 0046 009B     		ldr	r3, [sp]
 691              	.LBE9:
 193:Core/Src/main.c **** 
 692              		.loc 1 193 3 discriminator 4 view .LVU180
 195:Core/Src/main.c **** 
 693              		.loc 1 195 3 view .LVU181
 694              	.L46:
 195:Core/Src/main.c **** 
 695              		.loc 1 195 48 discriminator 1 view .LVU182
 195:Core/Src/main.c **** 
 696              		.loc 1 195 9 discriminator 1 view .LVU183
 195:Core/Src/main.c **** 
 697              		.loc 1 195 10 is_stmt 0 discriminator 1 view .LVU184
 698 0048 314B     		ldr	r3, .L53+4
 699 004a 9B69     		ldr	r3, [r3, #24]
 195:Core/Src/main.c **** 
 700              		.loc 1 195 9 discriminator 1 view .LVU185
 701 004c 13F4005F 		tst	r3, #8192
 702 0050 FAD0     		beq	.L46
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 703              		.loc 1 197 3 is_stmt 1 view .LVU186
 704              	.LBB10:
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 705              		.loc 1 197 3 view .LVU187
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 706              		.loc 1 197 3 view .LVU188
 707 0052 304B     		ldr	r3, .L53+8
 708 0054 D3F8F420 		ldr	r2, [r3, #244]
 709 0058 42F00202 		orr	r2, r2, #2
 710 005c C3F8F420 		str	r2, [r3, #244]
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 711              		.loc 1 197 3 view .LVU189
 712 0060 D3F8F430 		ldr	r3, [r3, #244]
 713 0064 03F00203 		and	r3, r3, #2
 714 0068 0193     		str	r3, [sp, #4]
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 715              		.loc 1 197 3 view .LVU190
 716 006a 019B     		ldr	r3, [sp, #4]
 717              	.LBE10:
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 718              		.loc 1 197 3 view .LVU191
 198:Core/Src/main.c **** 
 719              		.loc 1 198 3 view .LVU192
 720              	.LBB11:
 198:Core/Src/main.c **** 
 721              		.loc 1 198 3 view .LVU193
 722 006c 0023     		movs	r3, #0
 723 006e 0293     		str	r3, [sp, #8]
 198:Core/Src/main.c **** 
 724              		.loc 1 198 3 view .LVU194
 198:Core/Src/main.c **** 
 725              		.loc 1 198 3 discriminator 1 view .LVU195
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 28


 726 0070 274B     		ldr	r3, .L53+4
 727 0072 9A69     		ldr	r2, [r3, #24]
 728 0074 42F44042 		orr	r2, r2, #49152
 729 0078 9A61     		str	r2, [r3, #24]
 198:Core/Src/main.c **** 
 730              		.loc 1 198 3 discriminator 1 view .LVU196
 731 007a 9B69     		ldr	r3, [r3, #24]
 732 007c 03F44043 		and	r3, r3, #49152
 733 0080 0293     		str	r3, [sp, #8]
 198:Core/Src/main.c **** 
 734              		.loc 1 198 3 discriminator 1 view .LVU197
 735 0082 224B     		ldr	r3, .L53
 736 0084 DA6A     		ldr	r2, [r3, #44]
 737 0086 42F00102 		orr	r2, r2, #1
 738 008a DA62     		str	r2, [r3, #44]
 198:Core/Src/main.c **** 
 739              		.loc 1 198 3 discriminator 1 view .LVU198
 740 008c DB6A     		ldr	r3, [r3, #44]
 741 008e 03F00103 		and	r3, r3, #1
 742 0092 0293     		str	r3, [sp, #8]
 198:Core/Src/main.c **** 
 743              		.loc 1 198 3 discriminator 4 view .LVU199
 744 0094 029B     		ldr	r3, [sp, #8]
 745              	.LBE11:
 198:Core/Src/main.c **** 
 746              		.loc 1 198 3 discriminator 4 view .LVU200
 200:Core/Src/main.c **** 
 747              		.loc 1 200 3 view .LVU201
 748              	.L47:
 200:Core/Src/main.c **** 
 749              		.loc 1 200 48 discriminator 1 view .LVU202
 200:Core/Src/main.c **** 
 750              		.loc 1 200 9 discriminator 1 view .LVU203
 200:Core/Src/main.c **** 
 751              		.loc 1 200 10 is_stmt 0 discriminator 1 view .LVU204
 752 0096 1E4B     		ldr	r3, .L53+4
 753 0098 9B69     		ldr	r3, [r3, #24]
 200:Core/Src/main.c **** 
 754              		.loc 1 200 9 discriminator 1 view .LVU205
 755 009a 13F4005F 		tst	r3, #8192
 756 009e FAD0     		beq	.L47
 205:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 757              		.loc 1 205 3 is_stmt 1 view .LVU206
 205:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 758              		.loc 1 205 36 is_stmt 0 view .LVU207
 759 00a0 2223     		movs	r3, #34
 760 00a2 0B93     		str	r3, [sp, #44]
 206:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 761              		.loc 1 206 3 is_stmt 1 view .LVU208
 206:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 762              		.loc 1 206 30 is_stmt 0 view .LVU209
 763 00a4 0123     		movs	r3, #1
 764 00a6 0E93     		str	r3, [sp, #56]
 207:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 765              		.loc 1 207 3 is_stmt 1 view .LVU210
 207:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 766              		.loc 1 207 41 is_stmt 0 view .LVU211
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 29


 767 00a8 4022     		movs	r2, #64
 768 00aa 0F92     		str	r2, [sp, #60]
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 769              		.loc 1 208 3 is_stmt 1 view .LVU212
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 770              		.loc 1 208 32 is_stmt 0 view .LVU213
 771 00ac 1193     		str	r3, [sp, #68]
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 772              		.loc 1 209 3 is_stmt 1 view .LVU214
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 773              		.loc 1 209 34 is_stmt 0 view .LVU215
 774 00ae 0223     		movs	r3, #2
 775 00b0 1493     		str	r3, [sp, #80]
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 776              		.loc 1 210 3 is_stmt 1 view .LVU216
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 777              		.loc 1 210 35 is_stmt 0 view .LVU217
 778 00b2 0022     		movs	r2, #0
 779 00b4 1592     		str	r2, [sp, #84]
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 780              		.loc 1 211 3 is_stmt 1 view .LVU218
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 781              		.loc 1 211 30 is_stmt 0 view .LVU219
 782 00b6 0421     		movs	r1, #4
 783 00b8 1691     		str	r1, [sp, #88]
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 784              		.loc 1 212 3 is_stmt 1 view .LVU220
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 785              		.loc 1 212 30 is_stmt 0 view .LVU221
 786 00ba 3C21     		movs	r1, #60
 787 00bc 1791     		str	r1, [sp, #92]
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 788              		.loc 1 213 3 is_stmt 1 view .LVU222
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 789              		.loc 1 213 30 is_stmt 0 view .LVU223
 790 00be 1893     		str	r3, [sp, #96]
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 791              		.loc 1 214 3 is_stmt 1 view .LVU224
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 792              		.loc 1 214 30 is_stmt 0 view .LVU225
 793 00c0 1993     		str	r3, [sp, #100]
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 794              		.loc 1 215 3 is_stmt 1 view .LVU226
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 795              		.loc 1 215 30 is_stmt 0 view .LVU227
 796 00c2 1A93     		str	r3, [sp, #104]
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 797              		.loc 1 216 3 is_stmt 1 view .LVU228
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 798              		.loc 1 216 32 is_stmt 0 view .LVU229
 799 00c4 0C23     		movs	r3, #12
 800 00c6 1B93     		str	r3, [sp, #108]
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 801              		.loc 1 217 3 is_stmt 1 view .LVU230
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 802              		.loc 1 217 35 is_stmt 0 view .LVU231
 803 00c8 1C92     		str	r2, [sp, #112]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 30


 218:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804              		.loc 1 218 3 is_stmt 1 view .LVU232
 218:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 805              		.loc 1 218 34 is_stmt 0 view .LVU233
 806 00ca 1D92     		str	r2, [sp, #116]
 219:Core/Src/main.c ****   {
 807              		.loc 1 219 3 is_stmt 1 view .LVU234
 219:Core/Src/main.c ****   {
 808              		.loc 1 219 7 is_stmt 0 view .LVU235
 809 00cc 0BA8     		add	r0, sp, #44
 810 00ce FFF7FEFF 		bl	HAL_RCC_OscConfig
 811              	.LVL32:
 219:Core/Src/main.c ****   {
 812              		.loc 1 219 6 discriminator 1 view .LVU236
 813 00d2 B0B9     		cbnz	r0, .L51
 226:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 814              		.loc 1 226 3 is_stmt 1 view .LVU237
 226:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 815              		.loc 1 226 31 is_stmt 0 view .LVU238
 816 00d4 3F23     		movs	r3, #63
 817 00d6 0393     		str	r3, [sp, #12]
 229:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 818              		.loc 1 229 3 is_stmt 1 view .LVU239
 229:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 819              		.loc 1 229 34 is_stmt 0 view .LVU240
 820 00d8 0323     		movs	r3, #3
 821 00da 0493     		str	r3, [sp, #16]
 230:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 822              		.loc 1 230 3 is_stmt 1 view .LVU241
 230:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 823              		.loc 1 230 35 is_stmt 0 view .LVU242
 824 00dc 0023     		movs	r3, #0
 825 00de 0593     		str	r3, [sp, #20]
 231:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 826              		.loc 1 231 3 is_stmt 1 view .LVU243
 231:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 827              		.loc 1 231 35 is_stmt 0 view .LVU244
 828 00e0 0823     		movs	r3, #8
 829 00e2 0693     		str	r3, [sp, #24]
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 830              		.loc 1 232 3 is_stmt 1 view .LVU245
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 831              		.loc 1 232 36 is_stmt 0 view .LVU246
 832 00e4 4023     		movs	r3, #64
 833 00e6 0793     		str	r3, [sp, #28]
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 834              		.loc 1 233 3 is_stmt 1 view .LVU247
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 835              		.loc 1 233 36 is_stmt 0 view .LVU248
 836 00e8 0893     		str	r3, [sp, #32]
 234:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 837              		.loc 1 234 3 is_stmt 1 view .LVU249
 234:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 838              		.loc 1 234 36 is_stmt 0 view .LVU250
 839 00ea 4FF48062 		mov	r2, #1024
 840 00ee 0992     		str	r2, [sp, #36]
 235:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 31


 841              		.loc 1 235 3 is_stmt 1 view .LVU251
 235:Core/Src/main.c **** 
 842              		.loc 1 235 36 is_stmt 0 view .LVU252
 843 00f0 0A93     		str	r3, [sp, #40]
 237:Core/Src/main.c ****   {
 844              		.loc 1 237 3 is_stmt 1 view .LVU253
 237:Core/Src/main.c ****   {
 845              		.loc 1 237 7 is_stmt 0 view .LVU254
 846 00f2 0421     		movs	r1, #4
 847 00f4 03A8     		add	r0, sp, #12
 848 00f6 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 849              	.LVL33:
 237:Core/Src/main.c ****   {
 850              		.loc 1 237 6 discriminator 1 view .LVU255
 851 00fa 20B9     		cbnz	r0, .L52
 241:Core/Src/main.c **** 
 852              		.loc 1 241 1 view .LVU256
 853 00fc 1FB0     		add	sp, sp, #124
 854              		.cfi_remember_state
 855              		.cfi_def_cfa_offset 4
 856              		@ sp needed
 857 00fe 5DF804FB 		ldr	pc, [sp], #4
 858              	.L51:
 859              		.cfi_restore_state
 221:Core/Src/main.c ****   }
 860              		.loc 1 221 5 is_stmt 1 view .LVU257
 861 0102 FFF7FEFF 		bl	Error_Handler
 862              	.LVL34:
 863              	.L52:
 239:Core/Src/main.c ****   }
 864              		.loc 1 239 5 view .LVU258
 865 0106 FFF7FEFF 		bl	Error_Handler
 866              	.LVL35:
 867              	.L54:
 868 010a 00BF     		.align	2
 869              	.L53:
 870 010c 00040058 		.word	1476396032
 871 0110 00480258 		.word	1476544512
 872 0114 00440258 		.word	1476543488
 873              		.cfi_endproc
 874              	.LFE344:
 876              		.section	.text.main,"ax",%progbits
 877              		.align	1
 878              		.global	main
 879              		.syntax unified
 880              		.thumb
 881              		.thumb_func
 883              	main:
 884              	.LFB343:
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 885              		.loc 1 83 1 view -0
 886              		.cfi_startproc
 887              		@ Volatile: function does not return.
 888              		@ args = 0, pretend = 0, frame = 0
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 890 0000 08B5     		push	{r3, lr}
 891              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 32


 892              		.cfi_offset 3, -8
 893              		.cfi_offset 14, -4
  91:Core/Src/main.c **** 
 894              		.loc 1 91 3 view .LVU260
 895 0002 FFF7FEFF 		bl	HAL_Init
 896              	.LVL36:
  98:Core/Src/main.c **** 
 897              		.loc 1 98 3 view .LVU261
 898 0006 FFF7FEFF 		bl	SystemClock_Config
 899              	.LVL37:
 105:Core/Src/main.c ****   MX_DMA_Init();
 900              		.loc 1 105 3 view .LVU262
 901 000a FFF7FEFF 		bl	MX_GPIO_Init
 902              	.LVL38:
 106:Core/Src/main.c ****   MX_TIM2_Init();
 903              		.loc 1 106 3 view .LVU263
 904 000e FFF7FEFF 		bl	MX_DMA_Init
 905              	.LVL39:
 107:Core/Src/main.c ****   MX_ADC1_Init();
 906              		.loc 1 107 3 view .LVU264
 907 0012 FFF7FEFF 		bl	MX_TIM2_Init
 908              	.LVL40:
 108:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 909              		.loc 1 108 3 view .LVU265
 910 0016 FFF7FEFF 		bl	MX_ADC1_Init
 911              	.LVL41:
 111:Core/Src/main.c ****     // Print the error or handle it
 912              		.loc 1 111 3 view .LVU266
 111:Core/Src/main.c ****     // Print the error or handle it
 913              		.loc 1 111 7 is_stmt 0 view .LVU267
 914 001a 0D48     		ldr	r0, .L60
 915 001c FFF7FEFF 		bl	HAL_TIM_Base_Start
 916              	.LVL42:
 111:Core/Src/main.c ****     // Print the error or handle it
 917              		.loc 1 111 6 discriminator 1 view .LVU268
 918 0020 08B9     		cbnz	r0, .L56
 114:Core/Src/main.c ****   }
 919              		.loc 1 114 5 is_stmt 1 view .LVU269
 920 0022 FFF7FEFF 		bl	Error_Handler
 921              	.LVL43:
 922              	.L56:
 117:Core/Src/main.c ****     // Print the error or handle it
 923              		.loc 1 117 3 view .LVU270
 117:Core/Src/main.c ****     // Print the error or handle it
 924              		.loc 1 117 7 is_stmt 0 view .LVU271
 925 0026 42F21072 		movw	r2, #10000
 926 002a 0A49     		ldr	r1, .L60+4
 927 002c 0A48     		ldr	r0, .L60+8
 928 002e FFF7FEFF 		bl	HAL_ADC_Start_DMA
 929              	.LVL44:
 117:Core/Src/main.c ****     // Print the error or handle it
 930              		.loc 1 117 6 discriminator 1 view .LVU272
 931 0032 08B9     		cbnz	r0, .L57
 120:Core/Src/main.c ****   }
 932              		.loc 1 120 5 is_stmt 1 view .LVU273
 933 0034 FFF7FEFF 		bl	Error_Handler
 934              	.LVL45:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 33


 935              	.L57:
 131:Core/Src/main.c **** 
 936              		.loc 1 131 3 view .LVU274
 937 0038 FFF7FEFF 		bl	osKernelInitialize
 938              	.LVL46:
 153:Core/Src/main.c **** 
 939              		.loc 1 153 3 view .LVU275
 153:Core/Src/main.c **** 
 940              		.loc 1 153 18 is_stmt 0 view .LVU276
 941 003c 074A     		ldr	r2, .L60+12
 942 003e 0021     		movs	r1, #0
 943 0040 0748     		ldr	r0, .L60+16
 944 0042 FFF7FEFF 		bl	osThreadNew
 945              	.LVL47:
 153:Core/Src/main.c **** 
 946              		.loc 1 153 16 discriminator 1 view .LVU277
 947 0046 074B     		ldr	r3, .L60+20
 948 0048 1860     		str	r0, [r3]
 164:Core/Src/main.c **** 
 949              		.loc 1 164 3 is_stmt 1 view .LVU278
 950 004a FFF7FEFF 		bl	osKernelStart
 951              	.LVL48:
 952              	.L58:
 169:Core/Src/main.c ****   {
 953              		.loc 1 169 3 view .LVU279
 174:Core/Src/main.c ****   /* USER CODE END 3 */
 954              		.loc 1 174 3 view .LVU280
 169:Core/Src/main.c ****   {
 955              		.loc 1 169 9 view .LVU281
 956 004e FEE7     		b	.L58
 957              	.L61:
 958              		.align	2
 959              	.L60:
 960 0050 00000000 		.word	htim2
 961 0054 00000000 		.word	dmaBuffer
 962 0058 00000000 		.word	hadc1
 963 005c 00000000 		.word	reader_attributes
 964 0060 00000000 		.word	readerTask
 965 0064 00000000 		.word	readerHandle
 966              		.cfi_endproc
 967              	.LFE343:
 969              		.global	dmaBuffer
 970              		.section	.bss.dmaBuffer,"aw",%nobits
 971              		.align	2
 974              	dmaBuffer:
 975 0000 00000000 		.space	20000
 975      00000000 
 975      00000000 
 975      00000000 
 975      00000000 
 976              		.global	reader_attributes
 977              		.section	.rodata.str1.4,"aMS",%progbits,1
 978              		.align	2
 979              	.LC0:
 980 0000 72656164 		.ascii	"reader\000"
 980      657200
 981              		.section	.rodata.reader_attributes,"a"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 34


 982              		.align	2
 985              	reader_attributes:
 986 0000 00000000 		.word	.LC0
 987 0004 00000000 		.space	16
 987      00000000 
 987      00000000 
 987      00000000 
 988 0014 00020000 		.word	512
 989 0018 10000000 		.word	16
 990 001c 00000000 		.space	8
 990      00000000 
 991              		.global	readerHandle
 992              		.section	.bss.readerHandle,"aw",%nobits
 993              		.align	2
 996              	readerHandle:
 997 0000 00000000 		.space	4
 998              		.global	htim2
 999              		.section	.bss.htim2,"aw",%nobits
 1000              		.align	2
 1003              	htim2:
 1004 0000 00000000 		.space	76
 1004      00000000 
 1004      00000000 
 1004      00000000 
 1004      00000000 
 1005              		.global	hdma_adc1
 1006              		.section	.bss.hdma_adc1,"aw",%nobits
 1007              		.align	2
 1010              	hdma_adc1:
 1011 0000 00000000 		.space	120
 1011      00000000 
 1011      00000000 
 1011      00000000 
 1011      00000000 
 1012              		.global	hadc1
 1013              		.section	.bss.hadc1,"aw",%nobits
 1014              		.align	2
 1017              	hadc1:
 1018 0000 00000000 		.space	100
 1018      00000000 
 1018      00000000 
 1018      00000000 
 1018      00000000 
 1019              		.text
 1020              	.Letext0:
 1021              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 1022              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1023              		.file 5 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1024              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1025              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1026              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1027              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1028              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1029              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 1030              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 1031              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1032              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 35


 1033              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1034              		.file 16 "USB_DEVICE/App/usb_device.h"
 1035              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1036              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 1037              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 1038              		.file 20 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 36


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:111    .text.MX_GPIO_Init:00000068 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:117    .text.MX_DMA_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:122    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:167    .text.MX_DMA_Init:00000034 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:172    .text.readerTask:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:178    .text.readerTask:00000000 readerTask
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:206    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:212    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:248    .text.HAL_ADC_ConvCpltCallback:00000024 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:1017   .bss.hadc1:00000000 hadc1
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:974    .bss.dmaBuffer:00000000 dmaBuffer
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:255    .text.HAL_ADC_ConvHalfCpltCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:261    .text.HAL_ADC_ConvHalfCpltCallback:00000000 HAL_ADC_ConvHalfCpltCallback
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:275    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:281    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:314    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:319    .text.Error_Handler:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:325    .text.Error_Handler:00000000 Error_Handler
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:357    .text.MX_TIM2_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:362    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:462    .text.MX_TIM2_Init:00000064 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:1003   .bss.htim2:00000000 htim2
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:467    .text.MX_ADC1_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:472    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:623    .text.MX_ADC1_Init:00000098 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:630    .text.SystemClock_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:636    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:870    .text.SystemClock_Config:0000010c $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:877    .text.main:00000000 $t
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:883    .text.main:00000000 main
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:960    .text.main:00000050 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:985    .rodata.reader_attributes:00000000 reader_attributes
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:996    .bss.readerHandle:00000000 readerHandle
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:971    .bss.dmaBuffer:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:978    .rodata.str1.4:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:982    .rodata.reader_attributes:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:993    .bss.readerHandle:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:1000   .bss.htim2:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:1010   .bss.hdma_adc1:00000000 hdma_adc1
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:1007   .bss.hdma_adc1:00000000 $d
C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s:1014   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
MX_USB_DEVICE_Init
osDelay
HAL_ADC_Stop_DMA
HAL_ADC_Start_DMA
HAL_IncTick
HAL_TIM_Base_Init
ARM GAS  C:\Users\gamin\AppData\Local\Temp\cc0qfemk.s 			page 37


HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start
osKernelInitialize
osThreadNew
osKernelStart
