/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p72v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 50172.600000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007249;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003684") ;
            }
            fall_power("scalar") {
                values ("0.003684") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007098;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003684") ;
            }
            fall_power("scalar") {
                values ("0.003684") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001686;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.877141, 0.890868, 0.908076, 0.932164, 0.967088" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003684") ;
            }
            fall_power("scalar") {
                values ("0.003684") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004042 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.163643, 0.178895, 0.198014, 0.224779, 0.263584" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.311128, 0.326379, 0.345498, 0.372263, 0.411068" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.974601, 0.989853, 1.008973, 1.035737, 1.074542" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.974601" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.028945") ;
            }
            fall_power("scalar") {
                values ("0.114327") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.968674") ;
            }
            fall_power("scalar") {
                values ("0.107631") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.998809") ;
            }
            fall_power("scalar") {
                values ("0.110979") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005808") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001844 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.256260, 0.270045, 0.287647, 0.322459, 0.378551",\
              "0.242909, 0.256694, 0.274296, 0.309107, 0.365200",\
              "0.228233, 0.242018, 0.259619, 0.294431, 0.350524",\
              "0.206693, 0.220478, 0.238080, 0.272892, 0.328984",\
              "0.181944, 0.195730, 0.213331, 0.248143, 0.304235"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.256260, 0.270045, 0.287647, 0.322459, 0.378551",\
              "0.242909, 0.256694, 0.274296, 0.309107, 0.365200",\
              "0.228233, 0.242018, 0.259619, 0.294431, 0.350524",\
              "0.206693, 0.220478, 0.238080, 0.272892, 0.328984",\
              "0.181944, 0.195730, 0.213331, 0.248143, 0.304235"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.136147, 0.130030, 0.121288, 0.109306, 0.091633",\
              "0.157154, 0.151037, 0.142295, 0.130314, 0.112641",\
              "0.182681, 0.176564, 0.167822, 0.155841, 0.138167",\
              "0.219271, 0.213154, 0.204411, 0.192430, 0.174757",\
              "0.272067, 0.265950, 0.257208, 0.245227, 0.227553"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.136147, 0.130030, 0.121288, 0.109306, 0.091633",\
              "0.157154, 0.151037, 0.142295, 0.130314, 0.112641",\
              "0.182681, 0.176564, 0.167822, 0.155841, 0.138167",\
              "0.219271, 0.213154, 0.204411, 0.192430, 0.174757",\
              "0.272067, 0.265950, 0.257208, 0.245227, 0.227553"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003684") ;
            }
            fall_power("scalar") {
                values ("0.003684") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001263 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.191252, 0.204742, 0.222903, 0.254795, 0.303430",\
              "0.176328, 0.189819, 0.207979, 0.239871, 0.288506",\
              "0.158173, 0.171664, 0.189824, 0.221717, 0.270350",\
              "0.132046, 0.145536, 0.163696, 0.195588, 0.244223",\
              "0.094716, 0.108206, 0.126366, 0.158259, 0.206893"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.191252, 0.204742, 0.222903, 0.254795, 0.303430",\
              "0.176328, 0.189819, 0.207979, 0.239871, 0.288506",\
              "0.158173, 0.171664, 0.189824, 0.221717, 0.270350",\
              "0.132046, 0.145536, 0.163696, 0.195588, 0.244223",\
              "0.094716, 0.108206, 0.126366, 0.158259, 0.206893"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.249661, 0.244155, 0.235260, 0.222192, 0.203211",\
              "0.270669, 0.265162, 0.256268, 0.243199, 0.224219",\
              "0.296195, 0.290689, 0.281794, 0.268726, 0.249745",\
              "0.332785, 0.327278, 0.318384, 0.305315, 0.286335",\
              "0.385581, 0.380075, 0.371180, 0.358112, 0.339131"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.249661, 0.244155, 0.235260, 0.222192, 0.203211",\
              "0.270669, 0.265162, 0.256268, 0.243199, 0.224219",\
              "0.296195, 0.290689, 0.281794, 0.268726, 0.249745",\
              "0.332785, 0.327278, 0.318384, 0.305315, 0.286335",\
              "0.385581, 0.380075, 0.371180, 0.358112, 0.339131"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027816") ;
            }
            fall_power("scalar") {
                values ("0.027816") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001613 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141109, 0.157161, 0.176959, 0.211453, 0.263385",\
              "0.126186, 0.142238, 0.162036, 0.196529, 0.248462",\
              "0.108031, 0.124082, 0.143881, 0.178374, 0.230306",\
              "0.081903, 0.097955, 0.117753, 0.152247, 0.204178",\
              "0.044574, 0.060625, 0.080424, 0.114917, 0.166849"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141109, 0.157161, 0.176959, 0.211453, 0.263385",\
              "0.126186, 0.142238, 0.162036, 0.196529, 0.248462",\
              "0.108031, 0.124082, 0.143881, 0.178374, 0.230306",\
              "0.081903, 0.097955, 0.117753, 0.152247, 0.204178",\
              "0.044574, 0.060625, 0.080424, 0.114917, 0.166849"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.337395, 0.321012, 0.301055, 0.267330, 0.223417",\
              "0.352401, 0.336017, 0.316060, 0.282335, 0.238422",\
              "0.370634, 0.354251, 0.334294, 0.300569, 0.256656",\
              "0.396769, 0.380386, 0.360429, 0.326704, 0.282791",\
              "0.434481, 0.418098, 0.398141, 0.364416, 0.320503"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.337395, 0.321012, 0.301055, 0.267330, 0.223417",\
              "0.352401, 0.336017, 0.316060, 0.282335, 0.238422",\
              "0.370634, 0.354251, 0.334294, 0.300569, 0.256656",\
              "0.396769, 0.380386, 0.360429, 0.326704, 0.282791",\
              "0.434481, 0.418098, 0.398141, 0.364416, 0.320503"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009826") ;
            }
            fall_power("scalar") {
                values ("0.009826") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001699 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.156234, 0.172286, 0.192229, 0.226578, 0.278509",\
              "0.142883, 0.158935, 0.178878, 0.213226, 0.265158",\
              "0.128207, 0.144258, 0.164202, 0.198550, 0.250482",\
              "0.106667, 0.122719, 0.142662, 0.177011, 0.228942",\
              "0.081918, 0.097970, 0.117913, 0.152262, 0.204194"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.156234, 0.172286, 0.192229, 0.226578, 0.278509",\
              "0.142883, 0.158935, 0.178878, 0.213226, 0.265158",\
              "0.128207, 0.144258, 0.164202, 0.198550, 0.250482",\
              "0.106667, 0.122719, 0.142662, 0.177011, 0.228942",\
              "0.081918, 0.097970, 0.117913, 0.152262, 0.204194"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272180, 0.257045, 0.239174, 0.211212, 0.170530",\
              "0.287185, 0.272050, 0.254179, 0.226217, 0.185535",\
              "0.305419, 0.290284, 0.272412, 0.244450, 0.203769",\
              "0.331554, 0.316419, 0.298548, 0.270586, 0.229904",\
              "0.369266, 0.354131, 0.336260, 0.308297, 0.267616"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272180, 0.257045, 0.239174, 0.211212, 0.170530",\
              "0.287185, 0.272050, 0.254179, 0.226217, 0.185535",\
              "0.305419, 0.290284, 0.272412, 0.244450, 0.203769",\
              "0.331554, 0.316419, 0.298548, 0.270586, 0.229904",\
              "0.369266, 0.354131, 0.336260, 0.308297, 0.267616"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006764") ;
            }
            fall_power("scalar") {
                values ("0.006764") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004060 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.302359, 0.310140, 0.315893, 0.324748, 0.334743" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.701104, 0.708885, 0.714638, 0.723492, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.701104, 0.708885, 0.714638, 0.723492, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.701104" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.599815") ;
            }
            fall_power("scalar") {
                values ("0.899719") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006658") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001842 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282433, 0.296738, 0.315532, 0.349615, 0.405519",\
              "0.266510, 0.280815, 0.299609, 0.333693, 0.389596",\
              "0.249550, 0.263855, 0.282649, 0.316732, 0.372636",\
              "0.227487, 0.241792, 0.260586, 0.294669, 0.350573",\
              "0.199428, 0.213733, 0.232527, 0.266611, 0.322515"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282433, 0.296738, 0.315532, 0.349615, 0.405519",\
              "0.266510, 0.280815, 0.299609, 0.333693, 0.389596",\
              "0.249550, 0.263855, 0.282649, 0.316732, 0.372636",\
              "0.227487, 0.241792, 0.260586, 0.294669, 0.350573",\
              "0.199428, 0.213733, 0.232527, 0.266611, 0.322515"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134465, 0.128335, 0.119620, 0.107454, 0.089761",\
              "0.144735, 0.138605, 0.129889, 0.117723, 0.100031",\
              "0.153016, 0.146886, 0.138170, 0.126004, 0.108312",\
              "0.165523, 0.159393, 0.150677, 0.138511, 0.120819",\
              "0.179678, 0.173547, 0.164832, 0.152666, 0.134973"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.134465, 0.128335, 0.119620, 0.107454, 0.089761",\
              "0.144735, 0.138605, 0.129889, 0.117723, 0.100031",\
              "0.153016, 0.146886, 0.138170, 0.126004, 0.108312",\
              "0.165523, 0.159393, 0.150677, 0.138511, 0.120819",\
              "0.179678, 0.173547, 0.164832, 0.152666, 0.134973"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004250") ;
            }
            fall_power("scalar") {
                values ("0.004250") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001258 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.188321, 0.198882, 0.210325, 0.227334, 0.250465",\
              "0.180755, 0.191316, 0.202759, 0.219768, 0.242899",\
              "0.174875, 0.185436, 0.196879, 0.213888, 0.237020",\
              "0.166018, 0.176579, 0.188022, 0.205031, 0.228162",\
              "0.155852, 0.166413, 0.177856, 0.194865, 0.217996"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.188321, 0.198882, 0.210325, 0.227334, 0.250465",\
              "0.180755, 0.191316, 0.202759, 0.219768, 0.242899",\
              "0.174875, 0.185436, 0.196879, 0.213888, 0.237020",\
              "0.166018, 0.176579, 0.188022, 0.205031, 0.228162",\
              "0.155852, 0.166413, 0.177856, 0.194865, 0.217996"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170965, 0.166040, 0.160006, 0.151427, 0.139803",\
              "0.181234, 0.176309, 0.170275, 0.161697, 0.150073",\
              "0.189515, 0.184590, 0.178556, 0.169978, 0.158354",\
              "0.202022, 0.197097, 0.191063, 0.182485, 0.170861",\
              "0.216177, 0.211252, 0.205218, 0.196639, 0.185015"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170965, 0.166040, 0.160006, 0.151427, 0.139803",\
              "0.181234, 0.176309, 0.170275, 0.161697, 0.150073",\
              "0.189515, 0.184590, 0.178556, 0.169978, 0.158354",\
              "0.202022, 0.197097, 0.191063, 0.182485, 0.170861",\
              "0.216177, 0.211252, 0.205218, 0.196639, 0.185015"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027816") ;
            }
            fall_power("scalar") {
                values ("0.027816") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.334929, 0.374013, 0.411681, 0.480700, 0.613010",\
              "0.342711, 0.381795, 0.419463, 0.488481, 0.620792",\
              "0.348464, 0.387547, 0.425216, 0.494234, 0.626544",\
              "0.357318, 0.396402, 0.434070, 0.503089, 0.635398",\
              "0.367313, 0.406398, 0.444065, 0.513084, 0.645394"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.334929, 0.374013, 0.411681, 0.480700, 0.613010",\
              "0.342711, 0.381795, 0.419463, 0.488481, 0.620792",\
              "0.348464, 0.387547, 0.425216, 0.494234, 0.626544",\
              "0.357318, 0.396402, 0.434070, 0.503089, 0.635398",\
              "0.367313, 0.406398, 0.444065, 0.513084, 0.645394"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.193097, 0.219423, 0.246615, 0.297736, 0.398932",\
              "0.200508, 0.226834, 0.254026, 0.305147, 0.406344",\
              "0.205987, 0.232313, 0.259505, 0.310626, 0.411822",\
              "0.214420, 0.240746, 0.267938, 0.319058, 0.420255",\
              "0.223939, 0.250265, 0.277457, 0.328578, 0.429775"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.193097, 0.219423, 0.246615, 0.297736, 0.398932",\
              "0.200508, 0.226834, 0.254026, 0.305147, 0.406344",\
              "0.205987, 0.232313, 0.259505, 0.310626, 0.411822",\
              "0.214420, 0.240746, 0.267938, 0.319058, 0.420255",\
              "0.223939, 0.250265, 0.277457, 0.328578, 0.429775"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.028273, 0.083654, 0.149796, 0.283598, 0.566400" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.028273, 0.083654, 0.149796, 0.283598, 0.566400" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.019450, 0.065175, 0.114232, 0.218003, 0.428663" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.019450, 0.065175, 0.114232, 0.218003, 0.428663" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003129, 0.003129, 0.003129, 0.003129, 0.003129") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 21.795696;
  }
  


}   /* cell() */

}   /* library() */

