<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Sarveswara Reddy Sathi - Performance Modeling and SoC Architecture Optimization</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            line-height: 1.6;
            margin: 0;
            padding: 0;
            background-color: #f4f4f4;
        }
        header {
            background: #333;
            color: #fff;
            padding: 1rem 0;
            text-align: center;
            width: 100%;
        }
        nav {
            display: flex;
            flex-direction: column;
            align-items: center;
            background: #444;
            padding: 1rem;
            height: 100vh;
            width: 250px;
            position: fixed;
            left: 0;
            top: 0;
            overflow-y: auto;
        }
        nav img {
            border-radius: 50%;
            width: 160px;
            height: 160px;
            object-fit: cover;
            margin-bottom: 1rem;
        }
        nav a {
            color: #fff;
            padding: 1rem;
            text-decoration: none;
            width: 100%;
            text-align: center;
        }
        nav a:hover {
            background: #555;
        }
        .container {
            margin-left: 270px;
            padding: 2rem;
        }
        footer {
            background: #333;
            color: #fff;
            text-align: center;
            padding: 1rem 0;
            margin-top: 2rem;
            width: calc(100% - 270px);
        }
        footer a {
            color: #fff;
            text-decoration: none;
        }
    </style>
</head>
<body>
    <nav>
        <img src="profile.jpg" alt="Sarveswara Reddy Sathi">
        <h2>Sarveswara Reddy Sathi</h2>
        <p>PhD Candidate at ECE, HKUST</p>
        <p>Hong Kong SAR, China</p>
        <a href="#home">Home</a>
        <a href="mailto:ssreddy@connect.ust.hk">Email</a>
        <a href="https://github.com/your-github-username">GitHub</a>
        <a href="https://scholar.google.com/citations?user=your-google-scholar-id">Google Scholar</a>
        <a href="https://orcid.org/your-orcid-id">ORCID</a>
    </nav>
    <div class="container">
        <header>
            <h1>Welcome to My Personal Website</h1>
            <p>Here you can find information about my work, research, and background.</p>
        </header>
        <div id="home">
            <h2>Home</h2>
            <p>Welcome to my personal website. Here you can find information about my work, research, and background.</p>
        </div>
        <div id="publications">
            <h2>Publications</h2>
            <p>List of publications goes here.</p>
        </div>
        <div id="talks">
            <h2>Talks</h2>
            <p>List of talks goes here.</p>
        </div>
        <div id="cv">
            <h2>CV</h2>
            <p><strong>Sarveswara Reddy Sathi</strong></p>
            <p><a href="mailto:ssreddy@connect.ust.hk">ssreddy@connect.ust.hk</a></p>
            <p><a href="https://www.linkedin.com/in/sathi-sarveswara-reddy/">LinkedIn</a></p>
            <h3>Career Overview</h3>
            <p>Experienced professional in performance modeling and SoC Architecture optimization with publications in esteemed journals.</p>
            <h3>Education</h3>
            <ul>
                <li>PhD in Electronic and Computer Engineering, HKUST, Feb 2023 — Present</li>
                <li>MPhil in Electronic and Computer Engineering, HKUST, Feb 2020 — Feb 2022</li>
                <li>Bachelor of Technology in Electronics and Communication Engineering, Amrita Vishwa Vidyapeetham University, Aug 2015 — May 2019</li>
            </ul>
            <h3>Skills</h3>
            <ul>
                <li>Technical Skills: RTL/SOC Design, PPA Optimization, Design Space Exploration, Digital Design</li>
                <li>Languages/Libraries: C, Verilog, Matlab, Assembly Language</li>
                <li>Tools/Software: Vivado, Vivado HLS, Xilinx FPGA</li>
            </ul>
            <h3>Experience</h3>
            <p>Senior Engineer (R&D) – AI Core Performance Modelling, Huawei, Hong Kong (June 2022 — Present)</p>
            <p>FPGA Design Engineer, Megh Computing (Feb 2022 — May 2022)</p>
            <p>Intern & Research Assistant, Intel-Xilinx RCSL Lab, HKUST (May 2019 — Jan 2020)</p>
            <h3>Research & Projects</h3>
            <p>Details about research and projects go here.</p>
            <h3>Achievements</h3>
            <p>Details about achievements go here.</p>
            <h3>Areas of Interest</h3>
            <ul>
                <li>Computer Architecture</li>
                <li>Reconfigurable Computing (FPGA)</li>
                <li>Hardware Cryptography</li>
            </ul>
            <p>PhD Principal Investigator: Dr. Wei Zhang, HKUST, Hong Kong, <a href="https://ece.hkust.edu.hk/eeweiz">Website</a></p>
        </div>
        <div id="about">
            <h2>About Me</h2>
            <h3>Industry</h3>
            <p>I’m currently a senior digital design engineer at Huawei Hong Kong Research Center (HKRC), specializing in micro-architecture design for AI-GPU cores.</p>
            <h3>Academic</h3>
            <p>I’m a PhD student in the Reconfigurable Computing System Lab (RCSL) at HKUST, focusing on architectural optimization and modeling of AI-GPUs.</p>
        </div>
    </div>
    <footer>
        <p>Contact Information: <a href="mailto:ssreddy@connect.ust.hk">Email</a> | <a href="https://github.com/your-github-username">GitHub</a> | <a href="https://scholar.google.com/citations?user=your-google-scholar-id">Google Scholar</a> | <a href="https://orcid.org/your-orcid-id">ORCID</a></p>
        <p>© 2025 Sarveswara Reddy Sathi</p>
    </footer>
</body>
</html>
