//
// File created by:  irun
// Do not modify this file
//
-uvmhome
/stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d
-assert
-sv
-define
NONE
-incdir
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv
-incdir
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv
-incdir
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv
-incdir
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib
-incdir
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv
-incdir
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/tests
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_pkg.sv
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_pkg.sv
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_defines.v
-F
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/oc_uart.irunargs
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_defines.svh
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_pkg.sv
-assert_count_traces
-nowarn
COVSEC
+tcl+/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/scripts/assert_opt.tcl
+svseed+random
-nclibdirpath
.
+UVM_VERBOSITY=MEDIUM
+UVM_TESTNAME=apb_uart_rx_tx
+define+UART_ABV_ON
+define+LITLE_ENDIAN
-assert_logging_error_off
+define+DYNAMIC_SIM
-propfile_vlog
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/receiver_vunit.psl
-propfile_vlog
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/rx_fifo_vunit.psl
-propfile_vlog
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/transmitter_vunit.psl
-propfile_vlog
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/tx_fifo_vunit.psl
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv/uart_ctrl_top.sv
-covfile
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/scripts/covfile.cf
-coverage
functional
-covoverwrite
-covtest
apb_uart_rx_tx
-covdut
uart_ctrl_top
+tcl+/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/scripts/run_batch.tcl
