<div align="center">

![header](https://capsule-render.vercel.app/api?type=waving&color=B0C4DE&height=300&section=header&text=Hye-In's%20GitHub&fontSize=70&fontColor=FFFFFF)
  
### ðŸŒ± Programming Languages ðŸŒ±
<img src="https://img.shields.io/badge/Verilog-02D8B4?style=flat-square&logo=Verilog&logoColor=white"/></a>
<img src="https://img.shields.io/badge/VHDL-75BAFF?style=flat-square&logo=VHDL&logoColor=white"/></a>

<img src="https://img.shields.io/badge/Python-3766AB?style=flat-square&logo=Python&logoColor=white"/></a> 
<img src="https://img.shields.io/badge/C-A8B8CC?style=flat-square&logo=C&logoColor=white"/></a>
<img src="https://img.shields.io/badge/C++-00599C?style=flat-square&logo=C%2B%2B&logoColor=white"/></a>

<!--
### ðŸ”­Graduate school LaboratoryðŸ”­ 
### Artificial Intelligence Hardware
#### Hardware Design & State Machine Design
#### Handshake Protocol
#### Timing Diagram
#### * Hardware Acclerator & Memory interface
#### * Solve Memory Interface Bottleneck

##### * Dual-buffer(DDR SDRAM)
###### * Data Prefetcher
##### * MMU(Matrix Multiplication Unit)
###### * Virtual-physical address translate
###### * MAC Calculation & RCU & ISM & PB
###### * FPGA(Arria10) - Quartus II, Questasim Simulation Tool & Modelsim
###### * Gate level Simulation & RTL Simulation
-->

### ðŸ’« My Github Stats ðŸ’«
![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=hyeinlee725&show_icons=true&theme=buefy)s
</div>

<!--
**hyeinlee725/hyeinlee725** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
Here are some ideas to get you started:
- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
