#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Sep 14 16:25:36 2016
# Process ID: 32357
# Current directory: /home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example
# Command line: vivado -source /home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_ex.tcl
# Log file: /home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/vivado.log
# Journal file: /home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_ex.tcl
# set srcIpDir "/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0"
# set extractDir "ip"
# create_project -name gig_ethernet_pcs_pma_0_example -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5798.270 ; gain = 93.945 ; free physical = 392 ; free virtual = 7977
# set_property part xc7vx485tffg1761-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language VERILOG [current_project]
# set_property coreContainer.enable true [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir gig_ethernet_pcs_pma_0.xci]] -name gig_ethernet_pcs_pma_0
# reset_target {open_example} [get_ips gig_ethernet_pcs_pma_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips gig_ethernet_pcs_pma_0]] [get_ips gig_ethernet_pcs_pma_0]
# add_files -scan_for_includes -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir example_design/gig_ethernet_pcs_pma_0_sgmii_phy_clk_gen.v]] \
#   [list [file join $srcIpDir example_design/gig_ethernet_pcs_pma_0_sgmii_phy_reset_gen.v]] \
#   [list [file join $srcIpDir example_design/gig_ethernet_pcs_pma_0_idelayctrl.v]] \
#   [list [file join $srcIpDir example_design/gig_ethernet_pcs_pma_0_support.v]] \
#   [list [file join $srcIpDir example_design/gig_ethernet_pcs_pma_0_sync_block_ex.v]] \
#   [list [file join $srcIpDir example_design/gig_ethernet_pcs_pma_0_example_design.v]]
# add_files -quiet -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir example_design/gig_ethernet_pcs_pma_0_example_design.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir simulation/demo_tb.v]] \
#   [list [file join $srcIpDir simulation/stimulus_tb.v]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/demo_tb.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/stimulus_tb.v]]]
# import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
# set_property TOP [lindex [find_top] 0] [current_fileset]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xsim/gig_ethernet_pcs_pma_0.sh'
INFO: [exportsim-Tcl-25] Exported '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xsim/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/modelsim/gig_ethernet_pcs_pma_0.sh'
INFO: [exportsim-Tcl-25] Exported '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/modelsim/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/questa/gig_ethernet_pcs_pma_0.sh'
INFO: [exportsim-Tcl-25] Exported '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/questa/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/ies/gig_ethernet_pcs_pma_0.sh'
INFO: [exportsim-Tcl-25] Exported '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/ies/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/vcs/gig_ethernet_pcs_pma_0.sh'
INFO: [exportsim-Tcl-25] Exported '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/vcs/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/riviera/gig_ethernet_pcs_pma_0.sh'
INFO: [exportsim-Tcl-25] Exported '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/riviera/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/activehdl/gig_ethernet_pcs_pma_0.sh'
INFO: [exportsim-Tcl-25] Exported '/home/mrenda/research/xvc_microserver/cores/managed_ip_project/gig_ethernet_pcs_pma_0_example/gig_ethernet_pcs_pma_0_example.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/activehdl/configure_gt.tcl'
# file delete -force $extractDir
# set dfile [file join [file dirname [info script]] oepdone.txt]
# if { [ catch { set doneFile [open $dfile w] } ] } {
# } else { 
#   puts $doneFile "Open Example Project DONE"
#   close $doneFile
# }
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 14 16:26:59 2016...
