timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use NMOS_4T_65417822_X1_Y1_1678951901 NMOS_4T_65417822_X1_Y1_1678951901_0 1 0 1204 0 -1 1512
use PMOS_S_3683112_X1_Y1_1678951903 PMOS_S_3683112_X1_Y1_1678951903_0 -1 0 516 0 1 1512
use NMOS_S_96839798_X1_Y1_1678951902 NMOS_S_96839798_X1_Y1_1678951902_0 1 0 1720 0 -1 1764
use DCL_PMOS_S_45230142_X1_Y1_1678951900 DCL_PMOS_S_45230142_X1_Y1_1678951900_0 1 0 516 0 1 1512
use SCM_PMOS_67707602_X1_Y1_1678951904 SCM_PMOS_67707602_X1_Y1_1678951904_0 -1 0 1720 0 1 1512
use CMB_NMOS_2_97597727_0_0_1678951899 CMB_NMOS_2_97597727_0_0_1678951899_0 -1 0 1204 0 -1 1512
node "INN" 0 0 1376 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "INP" 0 0 1892 840 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 258 714 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1548_1316#" 1 224.077 1548 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30688 1208 3584 240 0 0 0 0 0 0 0 0
node "m1_1430_1400#" 1 116.721 1430 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 11200 512 0 0 0 0 0 0 0 0
node "m1_398_1484#" 2 215.165 398 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22848 928 12992 688 0 0 0 0 0 0 0 0
node "OUT" 1 156.086 312 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "m1_1462_1652#" 1 79.259 1462 1652 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "VDD" 4 12.8291 140 2240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66192 2476 10752 720 0 0 0 0 0 0 0 0
node "li_1179_151#" 32 257.61 1179 151 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 29680 1284 3584 240 0 0 0 0 0 0 0 0
node "li_1093_1243#" 54 210.667 1093 1243 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 25536 1248 8288 408 0 0 0 0 0 0 0 0
node "li_405_1831#" 163 382.465 405 1831 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31100 1344 57456 2388 12992 576 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "OUT" "li_1093_1243#" 6.2339
cap "li_405_1831#" "li_1093_1243#" 31.5747
cap "VDD" "li_1093_1243#" 1.47291
cap "li_405_1831#" "m1_1462_1652#" 8.43944
cap "li_405_1831#" "li_1179_151#" 7.20213
cap "m1_398_1484#" "li_1093_1243#" 0.213914
cap "OUT" "m1_1430_1400#" 1.49503
cap "m1_1548_1316#" "li_1093_1243#" 22.6742
cap "m1_398_1484#" "m1_1430_1400#" 7.56377
cap "m1_1462_1652#" "m1_1548_1316#" 34.4
cap "VDD" "OUT" 6.47641
cap "VDD" "li_405_1831#" 234.078
cap "li_1179_151#" "li_1093_1243#" 8.88681
cap "OUT" "m1_398_1484#" 74.6108
cap "li_405_1831#" "m1_398_1484#" 86.699
cap "VDD" "m1_398_1484#" 0.204071
cap "m1_1430_1400#" "li_1093_1243#" 5.8064
cap "m1_1462_1652#" "m1_1430_1400#" 10.1709
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "VDD" 12.9649
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "OUT" 48.4687
cap "GND" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 40.4467
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "INN" -4.53717
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 0.965969
cap "INP" "GND" 1.38061
cap "INP" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 0.0259989
cap "GND" "INN" 12.1482
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "GND" 11.6595
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "INN" 35.4914
cap "VDD" "OUT" 3.76553
cap "GND" "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" -9.84875
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" 1.34842
cap "OUT" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" -0.670082
cap "VDD" "GND" 102.683
cap "OUT" "GND" 18.3747
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 1.0629
cap "VDD" "INN" 3.39902
cap "GND" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 4.36877
cap "INP" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 1.58775
cap "INP" "GND" 111.644
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "INN" 0.402819
cap "GND" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 57.4727
cap "INP" "OUT" 0.0341169
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "OUT" -0.596862
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "INN" 19.1696
cap "GND" "OUT" 0.11168
cap "INP" "INN" 14.1387
cap "GND" "VDD" 22.0161
cap "INP" "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" -2.91798
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "INN" 6.56084
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 0.319968
cap "GND" "INN" 35.3474
cap "GND" "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" 58.9137
cap "INP" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 0.481151
cap "GND" "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" 23.5683
cap "GND" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 6.73698
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "VDD" 78.8862
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 194.016
cap "INN" "VDD" 0.0380643
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "OUT" 0.00323713
cap "GND" "VDD" 98.4139
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "VDD" 1953.79
cap "GND" "OUT" 4.60991
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "OUT" 10.1052
cap "INP" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 0.0393216
cap "INN" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 0.0220278
cap "VDD" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 522.901
cap "OUT" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 78.8109
cap "GND" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 4.98163
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" 40.6533
cap "INN" "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" 0.0273825
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 40.0366
cap "OUT" "VDD" 86.4323
cap "INP" "GND" -12.5425
cap "GND" "OUT" 0.0627627
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 11.0364
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 213.136
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "VDD" 0.230633
cap "INP" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 1.15466
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "VDD" 175.482
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "OUT" 0.753193
cap "INN" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 0.957719
cap "GND" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" 44.3196
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" 0.0951993
cap "OUT" "VDD" 0.0586795
cap "GND" "VDD" 44.9908
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "INP" 0.120454
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "INP" -2.26859
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "OUT" 0.0247936
cap "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "GND" 0.38957
cap "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "VDD" 13.9284
cap "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "GND" 5.39147
cap "INP" "OUT" 0.0193733
merge "CMB_NMOS_2_97597727_0_0_1678951899_0/VSUBS" "CMB_NMOS_2_97597727_0_0_1678951899_0/m1_312_728#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "CMB_NMOS_2_97597727_0_0_1678951899_0/m1_312_728#" "CMB_NMOS_2_97597727_0_0_1678951899_0/NMOS_S_96839798_X1_Y1_1678951897_1678951899_0/a_230_525#"
merge "CMB_NMOS_2_97597727_0_0_1678951899_0/NMOS_S_96839798_X1_Y1_1678951897_1678951899_0/a_230_525#" "SCM_PMOS_67707602_X1_Y1_1678951904_0/VSUBS"
merge "SCM_PMOS_67707602_X1_Y1_1678951904_0/VSUBS" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/VSUBS"
merge "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/VSUBS" "NMOS_S_96839798_X1_Y1_1678951902_0/a_147_525#"
merge "NMOS_S_96839798_X1_Y1_1678951902_0/a_147_525#" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_147_525#"
merge "NMOS_4T_65417822_X1_Y1_1678951901_0/a_147_525#" "m1_1548_1316#"
merge "m1_1548_1316#" "li_1093_1243#"
merge "li_1093_1243#" "PMOS_S_3683112_X1_Y1_1678951903_0/VSUBS"
merge "PMOS_S_3683112_X1_Y1_1678951903_0/VSUBS" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_241_1232#"
merge "NMOS_4T_65417822_X1_Y1_1678951901_0/a_241_1232#" "VSUBS"
merge "VSUBS" "li_1179_151#"
merge "SCM_PMOS_67707602_X1_Y1_1678951904_0/a_402_462#" "NMOS_S_96839798_X1_Y1_1678951902_0/a_230_525#" -2184.96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9520 -788 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_96839798_X1_Y1_1678951902_0/a_230_525#" "m1_1462_1652#"
merge "m1_1462_1652#" "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#"
merge "PMOS_S_3683112_X1_Y1_1678951903_0/a_200_252#" "li_405_1831#"
merge "SCM_PMOS_67707602_X1_Y1_1678951904_0/w_0_0#" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/w_0_0#" -3034.18 0 0 0 0 0 -6048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/w_0_0#" "PMOS_S_3683112_X1_Y1_1678951903_0/w_0_0#"
merge "PMOS_S_3683112_X1_Y1_1678951903_0/w_0_0#" "VDD"
merge "CMB_NMOS_2_97597727_0_0_1678951899_0/SCM_NMOS_62702031_X1_Y1_1678951898_1678951899_0/a_200_252#" "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" -1106.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -352 0 0 0 0 0 0 0 0
merge "DCL_PMOS_S_45230142_X1_Y1_1678951900_0/a_200_252#" "m1_398_1484#"
merge "SCM_PMOS_67707602_X1_Y1_1678951904_0/a_200_252#" "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" -418.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 -1792 -176 0 0 0 0 0 0 0 0
merge "NMOS_4T_65417822_X1_Y1_1678951901_0/a_230_525#" "m1_1430_1400#"
merge "NMOS_4T_65417822_X1_Y1_1678951901_0/a_200_252#" "INN" -84.6492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "CMB_NMOS_2_97597727_0_0_1678951899_0/SCM_NMOS_62702031_X1_Y1_1678951898_1678951899_0/a_402_525#" "PMOS_S_3683112_X1_Y1_1678951903_0/a_230_462#" -330.86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_3683112_X1_Y1_1678951903_0/a_230_462#" "OUT"
