// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sobel_filter_core_HH_
#define _sobel_filter_core_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "image_filter_mac_eOg.h"
#include "image_filter_mac_fYi.h"
#include "sobel_filter_corebkb.h"
#include "sobel_filter_coredEe.h"

namespace ap_rtl {

struct sobel_filter_core : public sc_module {
    // Port declarations 81
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > src_data_stream_0_V_dout;
    sc_in< sc_logic > src_data_stream_0_V_empty_n;
    sc_out< sc_logic > src_data_stream_0_V_read;
    sc_in< sc_lv<8> > src_data_stream_1_V_dout;
    sc_in< sc_logic > src_data_stream_1_V_empty_n;
    sc_out< sc_logic > src_data_stream_1_V_read;
    sc_out< sc_lv<8> > dst_data_stream_0_V_din;
    sc_in< sc_logic > dst_data_stream_0_V_full_n;
    sc_out< sc_logic > dst_data_stream_0_V_write;
    sc_out< sc_lv<8> > dst_data_stream_1_V_din;
    sc_in< sc_logic > dst_data_stream_1_V_full_n;
    sc_out< sc_logic > dst_data_stream_1_V_write;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_in< sc_lv<32> > C_XR0C0_channel_dout;
    sc_in< sc_logic > C_XR0C0_channel_empty_n;
    sc_out< sc_logic > C_XR0C0_channel_read;
    sc_in< sc_lv<32> > C_XR0C1_channel_dout;
    sc_in< sc_logic > C_XR0C1_channel_empty_n;
    sc_out< sc_logic > C_XR0C1_channel_read;
    sc_in< sc_lv<32> > C_XR0C2_channel_dout;
    sc_in< sc_logic > C_XR0C2_channel_empty_n;
    sc_out< sc_logic > C_XR0C2_channel_read;
    sc_in< sc_lv<32> > C_XR1C0_channel_dout;
    sc_in< sc_logic > C_XR1C0_channel_empty_n;
    sc_out< sc_logic > C_XR1C0_channel_read;
    sc_in< sc_lv<32> > C_XR1C1_channel_dout;
    sc_in< sc_logic > C_XR1C1_channel_empty_n;
    sc_out< sc_logic > C_XR1C1_channel_read;
    sc_in< sc_lv<32> > C_XR1C2_channel_dout;
    sc_in< sc_logic > C_XR1C2_channel_empty_n;
    sc_out< sc_logic > C_XR1C2_channel_read;
    sc_in< sc_lv<32> > C_XR2C0_channel_dout;
    sc_in< sc_logic > C_XR2C0_channel_empty_n;
    sc_out< sc_logic > C_XR2C0_channel_read;
    sc_in< sc_lv<32> > C_XR2C1_channel_dout;
    sc_in< sc_logic > C_XR2C1_channel_empty_n;
    sc_out< sc_logic > C_XR2C1_channel_read;
    sc_in< sc_lv<32> > C_XR2C2_channel_dout;
    sc_in< sc_logic > C_XR2C2_channel_empty_n;
    sc_out< sc_logic > C_XR2C2_channel_read;
    sc_in< sc_lv<32> > C_YR0C0_channel_dout;
    sc_in< sc_logic > C_YR0C0_channel_empty_n;
    sc_out< sc_logic > C_YR0C0_channel_read;
    sc_in< sc_lv<32> > C_YR0C1_channel_dout;
    sc_in< sc_logic > C_YR0C1_channel_empty_n;
    sc_out< sc_logic > C_YR0C1_channel_read;
    sc_in< sc_lv<32> > C_YR0C2_channel_dout;
    sc_in< sc_logic > C_YR0C2_channel_empty_n;
    sc_out< sc_logic > C_YR0C2_channel_read;
    sc_in< sc_lv<32> > C_YR1C0_channel_dout;
    sc_in< sc_logic > C_YR1C0_channel_empty_n;
    sc_out< sc_logic > C_YR1C0_channel_read;
    sc_in< sc_lv<32> > C_YR1C1_channel_dout;
    sc_in< sc_logic > C_YR1C1_channel_empty_n;
    sc_out< sc_logic > C_YR1C1_channel_read;
    sc_in< sc_lv<32> > C_YR1C2_channel_dout;
    sc_in< sc_logic > C_YR1C2_channel_empty_n;
    sc_out< sc_logic > C_YR1C2_channel_read;
    sc_in< sc_lv<32> > C_YR2C0_channel_dout;
    sc_in< sc_logic > C_YR2C0_channel_empty_n;
    sc_out< sc_logic > C_YR2C0_channel_read;
    sc_in< sc_lv<32> > C_YR2C1_channel_dout;
    sc_in< sc_logic > C_YR2C1_channel_empty_n;
    sc_out< sc_logic > C_YR2C1_channel_read;
    sc_in< sc_lv<32> > c_high_thresh_channe_dout;
    sc_in< sc_logic > c_high_thresh_channe_empty_n;
    sc_out< sc_logic > c_high_thresh_channe_read;
    sc_in< sc_lv<32> > c_low_thresh_channel_1_dout;
    sc_in< sc_logic > c_low_thresh_channel_1_empty_n;
    sc_out< sc_logic > c_low_thresh_channel_1_read;
    sc_in< sc_lv<32> > c_invert_channel_dout;
    sc_in< sc_logic > c_invert_channel_empty_n;
    sc_out< sc_logic > c_invert_channel_read;


    // Module declarations
    sobel_filter_core(sc_module_name name);
    SC_HAS_PROCESS(sobel_filter_core);

    ~sobel_filter_core();

    sc_trace_file* mVcdFile;

    sobel_filter_corebkb* buff_A_val_0_U;
    sobel_filter_corebkb* buff_A_val_1_U;
    sobel_filter_coredEe* buff_A_val_2_U;
    image_filter_mac_eOg<1,1,8,8,16,16>* image_filter_mac_eOg_U52;
    image_filter_mac_eOg<1,1,8,8,16,16>* image_filter_mac_eOg_U53;
    image_filter_mac_eOg<1,1,8,8,16,16>* image_filter_mac_eOg_U54;
    image_filter_mac_eOg<1,1,8,8,16,16>* image_filter_mac_eOg_U55;
    image_filter_mac_fYi<1,1,8,8,16,16>* image_filter_mac_fYi_U56;
    image_filter_mac_fYi<1,1,8,8,16,16>* image_filter_mac_fYi_U57;
    image_filter_mac_eOg<1,1,8,8,16,16>* image_filter_mac_eOg_U58;
    image_filter_mac_eOg<1,1,8,8,16,16>* image_filter_mac_eOg_U59;
    image_filter_mac_eOg<1,1,8,8,16,16>* image_filter_mac_eOg_U60;
    image_filter_mac_eOg<1,1,8,8,16,16>* image_filter_mac_eOg_U61;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > src_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > exitcond_i_reg_1314;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314;
    sc_signal< sc_lv<1> > or_cond_i_i_i_reg_1346;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346;
    sc_signal< sc_logic > src_data_stream_1_V_blk_n;
    sc_signal< sc_logic > dst_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > or_cond3_i_i_i_reg_1355;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355;
    sc_signal< sc_logic > dst_data_stream_1_V_blk_n;
    sc_signal< sc_logic > C_XR0C0_channel_blk_n;
    sc_signal< sc_logic > C_XR0C1_channel_blk_n;
    sc_signal< sc_logic > C_XR0C2_channel_blk_n;
    sc_signal< sc_logic > C_XR1C0_channel_blk_n;
    sc_signal< sc_logic > C_XR1C1_channel_blk_n;
    sc_signal< sc_logic > C_XR1C2_channel_blk_n;
    sc_signal< sc_logic > C_XR2C0_channel_blk_n;
    sc_signal< sc_logic > C_XR2C1_channel_blk_n;
    sc_signal< sc_logic > C_XR2C2_channel_blk_n;
    sc_signal< sc_logic > C_YR0C0_channel_blk_n;
    sc_signal< sc_logic > C_YR0C1_channel_blk_n;
    sc_signal< sc_logic > C_YR0C2_channel_blk_n;
    sc_signal< sc_logic > C_YR1C0_channel_blk_n;
    sc_signal< sc_logic > C_YR1C1_channel_blk_n;
    sc_signal< sc_logic > C_YR1C2_channel_blk_n;
    sc_signal< sc_logic > C_YR2C0_channel_blk_n;
    sc_signal< sc_logic > C_YR2C1_channel_blk_n;
    sc_signal< sc_logic > c_high_thresh_channe_blk_n;
    sc_signal< sc_logic > c_low_thresh_channel_1_blk_n;
    sc_signal< sc_logic > c_invert_channel_blk_n;
    sc_signal< sc_lv<12> > col_assign_i_reg_391;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_condition_188;
    sc_signal< bool > ap_condition_196;
    sc_signal< sc_lv<32> > c_high_thresh_channe_1_reg_1155;
    sc_signal< bool > ap_condition_245;
    sc_signal< sc_lv<32> > c_low_thresh_channel_reg_1160;
    sc_signal< sc_lv<12> > rows_cast_i_i_cast_i_fu_411_p1;
    sc_signal< sc_lv<13> > tmp_31_i_i_cast_i_fu_421_p1;
    sc_signal< sc_lv<12> > cols_cast_i_i_cast_i_fu_425_p1;
    sc_signal< sc_lv<13> > tmp_32_i_i_cast_i_fu_435_p1;
    sc_signal< sc_lv<12> > tmp_3_i_fu_439_p2;
    sc_signal< sc_lv<12> > tmp_6_i_fu_445_p2;
    sc_signal< sc_lv<16> > tmp_36_0_i_i_i_i_fu_519_p1;
    sc_signal< sc_lv<16> > tmp_36_0_i_i_i_i_reg_1195;
    sc_signal< sc_lv<16> > tmp_38_0_i_i_i_i_fu_523_p1;
    sc_signal< sc_lv<16> > tmp_38_0_i_i_i_i_reg_1200;
    sc_signal< sc_lv<16> > tmp_36_0_1_i_i_i_i_fu_527_p1;
    sc_signal< sc_lv<16> > tmp_36_0_1_i_i_i_i_reg_1205;
    sc_signal< sc_lv<16> > tmp_38_0_1_i_i_i_i_fu_531_p1;
    sc_signal< sc_lv<16> > tmp_38_0_1_i_i_i_i_reg_1210;
    sc_signal< sc_lv<16> > tmp_36_0_2_i_i_i_i_fu_535_p1;
    sc_signal< sc_lv<16> > tmp_36_0_2_i_i_i_i_reg_1215;
    sc_signal< sc_lv<16> > tmp_38_0_2_i_i_i_i_fu_539_p1;
    sc_signal< sc_lv<16> > tmp_38_0_2_i_i_i_i_reg_1220;
    sc_signal< sc_lv<16> > tmp_36_1_i_i_i_i_fu_543_p1;
    sc_signal< sc_lv<16> > tmp_36_1_i_i_i_i_reg_1225;
    sc_signal< sc_lv<16> > tmp_38_1_i_i_i_i_fu_547_p1;
    sc_signal< sc_lv<16> > tmp_38_1_i_i_i_i_reg_1230;
    sc_signal< sc_lv<16> > tmp_36_1_1_i_i_i_i_fu_551_p1;
    sc_signal< sc_lv<16> > tmp_36_1_1_i_i_i_i_reg_1235;
    sc_signal< sc_lv<16> > tmp_38_1_1_i_i_i_i_fu_555_p1;
    sc_signal< sc_lv<16> > tmp_38_1_1_i_i_i_i_reg_1240;
    sc_signal< sc_lv<16> > tmp_36_1_2_i_i_i_i_fu_559_p1;
    sc_signal< sc_lv<16> > tmp_36_1_2_i_i_i_i_reg_1245;
    sc_signal< sc_lv<16> > tmp_38_1_2_i_i_i_i_fu_563_p1;
    sc_signal< sc_lv<16> > tmp_38_1_2_i_i_i_i_reg_1250;
    sc_signal< sc_lv<16> > tmp_36_2_i_i_i_i_fu_567_p1;
    sc_signal< sc_lv<16> > tmp_36_2_i_i_i_i_reg_1255;
    sc_signal< sc_lv<16> > tmp_38_2_i_i_i_i_fu_571_p1;
    sc_signal< sc_lv<16> > tmp_38_2_i_i_i_i_reg_1260;
    sc_signal< sc_lv<16> > tmp_36_2_1_i_i_i_i_fu_575_p1;
    sc_signal< sc_lv<16> > tmp_36_2_1_i_i_i_i_reg_1265;
    sc_signal< sc_lv<16> > tmp_38_2_1_i_i_i_i_fu_579_p1;
    sc_signal< sc_lv<16> > tmp_38_2_1_i_i_i_i_reg_1270;
    sc_signal< sc_lv<16> > tmp_36_2_2_i_i_i_i_fu_583_p1;
    sc_signal< sc_lv<16> > tmp_36_2_2_i_i_i_i_reg_1275;
    sc_signal< sc_lv<1> > tmp_30_i_i_i_i_fu_587_p2;
    sc_signal< sc_lv<1> > tmp_30_i_i_i_i_reg_1280;
    sc_signal< sc_lv<1> > exitcond1_i_fu_597_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > row_fu_602_p2;
    sc_signal< sc_lv<12> > row_reg_1289;
    sc_signal< sc_lv<1> > tmp_34_i_i_i_fu_608_p2;
    sc_signal< sc_lv<1> > tmp_34_i_i_i_reg_1294;
    sc_signal< sc_lv<1> > icmp_fu_623_p2;
    sc_signal< sc_lv<1> > icmp_reg_1299;
    sc_signal< sc_lv<1> > tmp_36_i_i_i_fu_629_p2;
    sc_signal< sc_lv<1> > tmp_36_i_i_i_reg_1304;
    sc_signal< sc_lv<1> > tmp_37_i_i_i_fu_635_p2;
    sc_signal< sc_lv<1> > tmp_37_i_i_i_reg_1309;
    sc_signal< sc_lv<1> > exitcond_i_fu_644_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
    sc_signal< sc_lv<12> > col_fu_649_p2;
    sc_signal< sc_lv<12> > col_reg_1318;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_39_i_i_i_fu_655_p2;
    sc_signal< sc_lv<1> > tmp_39_i_i_i_reg_1323;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323;
    sc_signal< sc_lv<64> > tmp_40_i_i_i_fu_660_p1;
    sc_signal< sc_lv<64> > tmp_40_i_i_i_reg_1330;
    sc_signal< sc_lv<11> > buff_A_val_1_addr_reg_1335;
    sc_signal< sc_lv<1> > or_cond_i_i_i_fu_666_p2;
    sc_signal< sc_lv<1> > tmp_45_i_i_i_fu_671_p2;
    sc_signal< sc_lv<1> > tmp_45_i_i_i_reg_1350;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_tmp_45_i_i_i_reg_1350;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_tmp_45_i_i_i_reg_1350;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_tmp_45_i_i_i_reg_1350;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350;
    sc_signal< sc_lv<1> > or_cond3_i_i_i_fu_682_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_or_cond3_i_i_i_reg_1355;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_or_cond3_i_i_i_reg_1355;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_or_cond3_i_i_i_reg_1355;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355;
    sc_signal< sc_lv<8> > buff_C_val_1_0_loa_reg_1359;
    sc_signal< sc_lv<1> > icmp6_fu_720_p2;
    sc_signal< sc_lv<1> > icmp6_reg_1369;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_icmp6_reg_1369;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_icmp6_reg_1369;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_icmp6_reg_1369;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_icmp6_reg_1369;
    sc_signal< sc_lv<8> > buff_C_val_0_0_i_i_1_reg_1374;
    sc_signal< sc_lv<8> > buff_C_val_0_1_i_i_1_reg_1379;
    sc_signal< sc_lv<8> > buff_C_val_1_1_i_i_1_reg_1384;
    sc_signal< sc_lv<8> > buff_C_val_2_0_1_fu_747_p3;
    sc_signal< sc_lv<8> > buff_C_val_2_0_1_reg_1389;
    sc_signal< sc_lv<8> > buff_C_val_1_0_1_fu_754_p3;
    sc_signal< sc_lv<8> > buff_C_val_1_0_1_reg_1394;
    sc_signal< sc_lv<16> > tmp_37_0_i_i_i_i_fu_771_p2;
    sc_signal< sc_lv<16> > tmp_37_0_i_i_i_i_reg_1399;
    sc_signal< sc_lv<16> > tmp_39_0_i_i_i_i_fu_776_p2;
    sc_signal< sc_lv<16> > tmp_39_0_i_i_i_i_reg_1404;
    sc_signal< sc_lv<16> > tmp_37_1_1_i_i_i_i_fu_785_p2;
    sc_signal< sc_lv<16> > tmp_37_1_1_i_i_i_i_reg_1409;
    sc_signal< sc_lv<16> > tmp_39_1_1_i_i_i_i_fu_790_p2;
    sc_signal< sc_lv<16> > tmp_39_1_1_i_i_i_i_reg_1414;
    sc_signal< sc_lv<16> > tmp_37_2_1_i_i_i_i_fu_799_p2;
    sc_signal< sc_lv<16> > tmp_37_2_1_i_i_i_i_reg_1419;
    sc_signal< sc_lv<16> > tmp_39_2_1_i_i_i_i_fu_804_p2;
    sc_signal< sc_lv<16> > tmp_39_2_1_i_i_i_i_reg_1424;
    sc_signal< sc_lv<16> > tmp_37_2_2_i_i_i_i_fu_813_p2;
    sc_signal< sc_lv<16> > tmp_37_2_2_i_i_i_i_reg_1429;
    sc_signal< sc_lv<16> > tmp4_i_fu_869_p2;
    sc_signal< sc_lv<16> > tmp4_i_reg_1435;
    sc_signal< sc_lv<16> > grp_fu_1039_p3;
    sc_signal< sc_lv<16> > tmp5_i_reg_1440;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<16> > grp_fu_1063_p3;
    sc_signal< sc_lv<16> > tmp7_i_reg_1445;
    sc_signal< sc_lv<16> > tmp11_i_fu_873_p2;
    sc_signal< sc_lv<16> > tmp11_i_reg_1450;
    sc_signal< sc_lv<16> > grp_fu_1045_p3;
    sc_signal< sc_lv<16> > tmp12_i_reg_1455;
    sc_signal< sc_lv<16> > grp_fu_1070_p3;
    sc_signal< sc_lv<16> > tmp14_i_reg_1460;
    sc_signal< sc_lv<16> > tmp_19_i_i_i_i_fu_907_p3;
    sc_signal< sc_lv<16> > tmp_19_i_i_i_i_reg_1465;
    sc_signal< sc_lv<16> > tmp_22_i_i_i_i_fu_927_p3;
    sc_signal< sc_lv<16> > tmp_22_i_i_i_i_reg_1470;
    sc_signal< sc_lv<8> > tmp_22_fu_935_p1;
    sc_signal< sc_lv<8> > tmp_22_reg_1475;
    sc_signal< sc_lv<8> > tmp_23_fu_939_p1;
    sc_signal< sc_lv<8> > tmp_23_reg_1480;
    sc_signal< sc_lv<8> > edge_val1_i_i_i_i_fu_963_p3;
    sc_signal< sc_lv<8> > edge_val1_i_i_i_i_reg_1485;
    sc_signal< sc_lv<1> > tmp_27_i_i_i_i_fu_975_p2;
    sc_signal< sc_lv<1> > tmp_27_i_i_i_i_reg_1490;
    sc_signal< sc_lv<1> > tmp_28_i_i_i_i_fu_980_p2;
    sc_signal< sc_lv<1> > tmp_28_i_i_i_i_reg_1496;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<11> > buff_A_val_0_address0;
    sc_signal< sc_logic > buff_A_val_0_ce0;
    sc_signal< sc_lv<8> > buff_A_val_0_q0;
    sc_signal< sc_lv<11> > buff_A_val_0_address1;
    sc_signal< sc_logic > buff_A_val_0_ce1;
    sc_signal< sc_logic > buff_A_val_0_we1;
    sc_signal< sc_lv<11> > buff_A_val_1_address0;
    sc_signal< sc_logic > buff_A_val_1_ce0;
    sc_signal< sc_lv<8> > buff_A_val_1_q0;
    sc_signal< sc_logic > buff_A_val_1_ce1;
    sc_signal< sc_logic > buff_A_val_1_we1;
    sc_signal< sc_lv<11> > buff_A_val_2_address0;
    sc_signal< sc_logic > buff_A_val_2_ce0;
    sc_signal< sc_logic > buff_A_val_2_we0;
    sc_signal< sc_lv<11> > buff_A_val_2_address1;
    sc_signal< sc_logic > buff_A_val_2_ce1;
    sc_signal< sc_lv<8> > buff_A_val_2_q1;
    sc_signal< sc_lv<12> > row_i_i_i_reg_380;
    sc_signal< sc_lv<1> > ap_CS_fsm_state11;
    sc_signal< sc_lv<12> > col_assign_i_phi_fu_395_p4;
    sc_signal< sc_lv<64> > tmp_42_i_i_i_fu_692_p1;
    sc_signal< sc_lv<64> > tmp_43_i_i_i_fu_705_p1;
    sc_signal< sc_lv<8> > buff_C_val_1_0_fu_118;
    sc_signal< sc_lv<8> > buff_C_val_0_0_i_i_s_fu_122;
    sc_signal< sc_lv<8> > buff_C_val_0_0_2_fu_760_p3;
    sc_signal< sc_lv<8> > buff_C_val_0_1_i_i_s_fu_126;
    sc_signal< sc_lv<8> > buff_C_val_0_0_fu_130;
    sc_signal< sc_lv<8> > buff_C_val_1_0_i_i_s_fu_134;
    sc_signal< sc_lv<8> > buff_C_val_1_1_i_i_s_fu_138;
    sc_signal< sc_lv<8> > buff_C_val_2_1_i_i_s_fu_142;
    sc_signal< sc_lv<8> > buff_C_val_2_0_i_i_s_fu_146;
    sc_signal< sc_lv<11> > tmp_fu_403_p1;
    sc_signal< sc_lv<12> > tmp_31_i_i_i_fu_415_p2;
    sc_signal< sc_lv<11> > tmp_1_fu_407_p1;
    sc_signal< sc_lv<12> > tmp_32_i_i_i_fu_429_p2;
    sc_signal< sc_lv<8> > tmp_2_fu_451_p1;
    sc_signal< sc_lv<8> > tmp_11_fu_487_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_455_p1;
    sc_signal< sc_lv<8> > tmp_12_fu_491_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_459_p1;
    sc_signal< sc_lv<8> > tmp_13_fu_495_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_463_p1;
    sc_signal< sc_lv<8> > tmp_14_fu_499_p1;
    sc_signal< sc_lv<8> > tmp_6_fu_467_p1;
    sc_signal< sc_lv<8> > tmp_15_fu_503_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_471_p1;
    sc_signal< sc_lv<8> > tmp_16_fu_507_p1;
    sc_signal< sc_lv<8> > tmp_8_fu_475_p1;
    sc_signal< sc_lv<8> > tmp_17_fu_511_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_479_p1;
    sc_signal< sc_lv<8> > tmp_18_fu_515_p1;
    sc_signal< sc_lv<8> > tmp_10_fu_483_p1;
    sc_signal< sc_lv<11> > tmp_19_fu_613_p4;
    sc_signal< sc_lv<13> > row_cast_cast_i_i_i_fu_593_p1;
    sc_signal< sc_lv<13> > col_assign_cast_cast_fu_640_p1;
    sc_signal< sc_lv<1> > tmp_46_i_i_i_fu_676_p2;
    sc_signal< sc_lv<11> > tmp_21_fu_710_p4;
    sc_signal< sc_lv<8> > tmp_37_0_i_i_i_i_fu_771_p0;
    sc_signal< sc_lv<8> > tmp_37_0_i_i_i_i_fu_771_p1;
    sc_signal< sc_lv<16> > tmp_35_0_i_i_i_i_fu_767_p1;
    sc_signal< sc_lv<8> > tmp_39_0_i_i_i_i_fu_776_p0;
    sc_signal< sc_lv<8> > tmp_39_0_i_i_i_i_fu_776_p1;
    sc_signal< sc_lv<8> > tmp_37_1_1_i_i_i_i_fu_785_p0;
    sc_signal< sc_lv<8> > tmp_37_1_1_i_i_i_i_fu_785_p1;
    sc_signal< sc_lv<16> > tmp_35_1_1_i_i_i_i_fu_781_p1;
    sc_signal< sc_lv<8> > tmp_39_1_1_i_i_i_i_fu_790_p0;
    sc_signal< sc_lv<8> > tmp_39_1_1_i_i_i_i_fu_790_p1;
    sc_signal< sc_lv<8> > tmp_37_2_1_i_i_i_i_fu_799_p0;
    sc_signal< sc_lv<8> > tmp_37_2_1_i_i_i_i_fu_799_p1;
    sc_signal< sc_lv<16> > tmp_35_2_1_i_i_i_i_fu_795_p1;
    sc_signal< sc_lv<8> > tmp_39_2_1_i_i_i_i_fu_804_p0;
    sc_signal< sc_lv<8> > tmp_39_2_1_i_i_i_i_fu_804_p1;
    sc_signal< sc_lv<8> > tmp_37_2_2_i_i_i_i_fu_813_p0;
    sc_signal< sc_lv<8> > tmp_37_2_2_i_i_i_i_fu_813_p1;
    sc_signal< sc_lv<16> > grp_fu_1091_p3;
    sc_signal< sc_lv<16> > grp_fu_1077_p3;
    sc_signal< sc_lv<16> > grp_fu_1098_p3;
    sc_signal< sc_lv<16> > grp_fu_1084_p3;
    sc_signal< sc_lv<16> > tmp8_i_fu_877_p2;
    sc_signal< sc_lv<16> > tmp15_i_fu_886_p2;
    sc_signal< sc_lv<16> > x_weight_2_2_2_i_i_i_fu_881_p2;
    sc_signal< sc_lv<1> > tmp_17_i_i_i_i_fu_895_p2;
    sc_signal< sc_lv<16> > tmp_18_i_i_i_i_fu_901_p2;
    sc_signal< sc_lv<16> > y_weight_2_2_2_i_i_i_fu_890_p2;
    sc_signal< sc_lv<1> > tmp_20_i_i_i_i_fu_915_p2;
    sc_signal< sc_lv<16> > tmp_21_i_i_i_i_fu_921_p2;
    sc_signal< sc_lv<16> > edge_weight_fu_943_p2;
    sc_signal< sc_lv<8> > tmp_25_i_i_i_i_fu_953_p2;
    sc_signal< sc_lv<1> > tmp_23_i_i_i_i_fu_947_p2;
    sc_signal< sc_lv<8> > edge_val_fu_957_p2;
    sc_signal< sc_lv<32> > tmp_26_i_i_i_i_fu_971_p1;
    sc_signal< sc_lv<1> > tmp1_i_fu_989_p2;
    sc_signal< sc_lv<1> > tmp_i_fu_985_p2;
    sc_signal< sc_lv<1> > tmp_i_10_fu_1006_p2;
    sc_signal< sc_lv<8> > p_edge_val_i_i_i_i_fu_999_p3;
    sc_signal< sc_lv<8> > edge_val_1_fu_1010_p3;
    sc_signal< sc_lv<8> > edge_val_2_fu_1017_p2;
    sc_signal< sc_lv<1> > or_cond4_i_i_i_fu_993_p2;
    sc_signal< sc_lv<8> > edge_val_4_fu_1023_p3;
    sc_signal< sc_lv<8> > grp_fu_1039_p0;
    sc_signal< sc_lv<8> > grp_fu_1039_p1;
    sc_signal< sc_lv<16> > tmp_35_0_1_i_i_i_i_fu_854_p1;
    sc_signal< sc_lv<8> > grp_fu_1045_p0;
    sc_signal< sc_lv<8> > grp_fu_1045_p1;
    sc_signal< sc_lv<8> > grp_fu_1051_p0;
    sc_signal< sc_lv<8> > grp_fu_1051_p1;
    sc_signal< sc_lv<16> > tmp_35_0_2_i_i_i_i_fu_857_p1;
    sc_signal< sc_lv<8> > grp_fu_1057_p0;
    sc_signal< sc_lv<8> > grp_fu_1057_p1;
    sc_signal< sc_lv<8> > grp_fu_1063_p0;
    sc_signal< sc_lv<8> > grp_fu_1063_p1;
    sc_signal< sc_lv<16> > tmp_35_1_i_i_i_i_fu_860_p1;
    sc_signal< sc_lv<16> > grp_fu_1051_p3;
    sc_signal< sc_lv<8> > grp_fu_1070_p0;
    sc_signal< sc_lv<8> > grp_fu_1070_p1;
    sc_signal< sc_lv<16> > grp_fu_1057_p3;
    sc_signal< sc_lv<8> > grp_fu_1077_p0;
    sc_signal< sc_lv<8> > grp_fu_1077_p1;
    sc_signal< sc_lv<16> > tmp_35_1_2_i_i_i_i_fu_863_p1;
    sc_signal< sc_lv<8> > grp_fu_1084_p0;
    sc_signal< sc_lv<8> > grp_fu_1084_p1;
    sc_signal< sc_lv<8> > grp_fu_1091_p0;
    sc_signal< sc_lv<8> > grp_fu_1091_p1;
    sc_signal< sc_lv<16> > tmp_35_2_i_i_i_i_fu_866_p1;
    sc_signal< sc_lv<8> > grp_fu_1098_p0;
    sc_signal< sc_lv<8> > grp_fu_1098_p1;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_lv<16> > tmp_37_2_2_i_i_i_i_fu_813_p10;
    sc_signal< bool > ap_condition_201;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_FF;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_C_XR0C0_channel_blk_n();
    void thread_C_XR0C0_channel_read();
    void thread_C_XR0C1_channel_blk_n();
    void thread_C_XR0C1_channel_read();
    void thread_C_XR0C2_channel_blk_n();
    void thread_C_XR0C2_channel_read();
    void thread_C_XR1C0_channel_blk_n();
    void thread_C_XR1C0_channel_read();
    void thread_C_XR1C1_channel_blk_n();
    void thread_C_XR1C1_channel_read();
    void thread_C_XR1C2_channel_blk_n();
    void thread_C_XR1C2_channel_read();
    void thread_C_XR2C0_channel_blk_n();
    void thread_C_XR2C0_channel_read();
    void thread_C_XR2C1_channel_blk_n();
    void thread_C_XR2C1_channel_read();
    void thread_C_XR2C2_channel_blk_n();
    void thread_C_XR2C2_channel_read();
    void thread_C_YR0C0_channel_blk_n();
    void thread_C_YR0C0_channel_read();
    void thread_C_YR0C1_channel_blk_n();
    void thread_C_YR0C1_channel_read();
    void thread_C_YR0C2_channel_blk_n();
    void thread_C_YR0C2_channel_read();
    void thread_C_YR1C0_channel_blk_n();
    void thread_C_YR1C0_channel_read();
    void thread_C_YR1C1_channel_blk_n();
    void thread_C_YR1C1_channel_read();
    void thread_C_YR1C2_channel_blk_n();
    void thread_C_YR1C2_channel_read();
    void thread_C_YR2C0_channel_blk_n();
    void thread_C_YR2C0_channel_read();
    void thread_C_YR2C1_channel_blk_n();
    void thread_C_YR2C1_channel_read();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_condition_188();
    void thread_ap_condition_196();
    void thread_ap_condition_201();
    void thread_ap_condition_245();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_buff_A_val_0_address0();
    void thread_buff_A_val_0_address1();
    void thread_buff_A_val_0_ce0();
    void thread_buff_A_val_0_ce1();
    void thread_buff_A_val_0_we1();
    void thread_buff_A_val_1_address0();
    void thread_buff_A_val_1_ce0();
    void thread_buff_A_val_1_ce1();
    void thread_buff_A_val_1_we1();
    void thread_buff_A_val_2_address0();
    void thread_buff_A_val_2_address1();
    void thread_buff_A_val_2_ce0();
    void thread_buff_A_val_2_ce1();
    void thread_buff_A_val_2_we0();
    void thread_buff_C_val_0_0_2_fu_760_p3();
    void thread_buff_C_val_1_0_1_fu_754_p3();
    void thread_buff_C_val_2_0_1_fu_747_p3();
    void thread_c_high_thresh_channe_blk_n();
    void thread_c_high_thresh_channe_read();
    void thread_c_invert_channel_blk_n();
    void thread_c_invert_channel_read();
    void thread_c_low_thresh_channel_1_blk_n();
    void thread_c_low_thresh_channel_1_read();
    void thread_col_assign_cast_cast_fu_640_p1();
    void thread_col_assign_i_phi_fu_395_p4();
    void thread_col_fu_649_p2();
    void thread_cols_cast_i_i_cast_i_fu_425_p1();
    void thread_dst_data_stream_0_V_blk_n();
    void thread_dst_data_stream_0_V_din();
    void thread_dst_data_stream_0_V_write();
    void thread_dst_data_stream_1_V_blk_n();
    void thread_dst_data_stream_1_V_din();
    void thread_dst_data_stream_1_V_write();
    void thread_edge_val1_i_i_i_i_fu_963_p3();
    void thread_edge_val_1_fu_1010_p3();
    void thread_edge_val_2_fu_1017_p2();
    void thread_edge_val_4_fu_1023_p3();
    void thread_edge_val_fu_957_p2();
    void thread_edge_weight_fu_943_p2();
    void thread_exitcond1_i_fu_597_p2();
    void thread_exitcond_i_fu_644_p2();
    void thread_grp_fu_1039_p0();
    void thread_grp_fu_1039_p1();
    void thread_grp_fu_1045_p0();
    void thread_grp_fu_1045_p1();
    void thread_grp_fu_1051_p0();
    void thread_grp_fu_1051_p1();
    void thread_grp_fu_1057_p0();
    void thread_grp_fu_1057_p1();
    void thread_grp_fu_1063_p0();
    void thread_grp_fu_1063_p1();
    void thread_grp_fu_1070_p0();
    void thread_grp_fu_1070_p1();
    void thread_grp_fu_1077_p0();
    void thread_grp_fu_1077_p1();
    void thread_grp_fu_1084_p0();
    void thread_grp_fu_1084_p1();
    void thread_grp_fu_1091_p0();
    void thread_grp_fu_1091_p1();
    void thread_grp_fu_1098_p0();
    void thread_grp_fu_1098_p1();
    void thread_icmp6_fu_720_p2();
    void thread_icmp_fu_623_p2();
    void thread_or_cond3_i_i_i_fu_682_p2();
    void thread_or_cond4_i_i_i_fu_993_p2();
    void thread_or_cond_i_i_i_fu_666_p2();
    void thread_p_edge_val_i_i_i_i_fu_999_p3();
    void thread_row_cast_cast_i_i_i_fu_593_p1();
    void thread_row_fu_602_p2();
    void thread_rows_cast_i_i_cast_i_fu_411_p1();
    void thread_src_data_stream_0_V_blk_n();
    void thread_src_data_stream_0_V_read();
    void thread_src_data_stream_1_V_blk_n();
    void thread_src_data_stream_1_V_read();
    void thread_tmp11_i_fu_873_p2();
    void thread_tmp15_i_fu_886_p2();
    void thread_tmp1_i_fu_989_p2();
    void thread_tmp4_i_fu_869_p2();
    void thread_tmp8_i_fu_877_p2();
    void thread_tmp_10_fu_483_p1();
    void thread_tmp_11_fu_487_p1();
    void thread_tmp_12_fu_491_p1();
    void thread_tmp_13_fu_495_p1();
    void thread_tmp_14_fu_499_p1();
    void thread_tmp_15_fu_503_p1();
    void thread_tmp_16_fu_507_p1();
    void thread_tmp_17_fu_511_p1();
    void thread_tmp_17_i_i_i_i_fu_895_p2();
    void thread_tmp_18_fu_515_p1();
    void thread_tmp_18_i_i_i_i_fu_901_p2();
    void thread_tmp_19_fu_613_p4();
    void thread_tmp_19_i_i_i_i_fu_907_p3();
    void thread_tmp_1_fu_407_p1();
    void thread_tmp_20_i_i_i_i_fu_915_p2();
    void thread_tmp_21_fu_710_p4();
    void thread_tmp_21_i_i_i_i_fu_921_p2();
    void thread_tmp_22_fu_935_p1();
    void thread_tmp_22_i_i_i_i_fu_927_p3();
    void thread_tmp_23_fu_939_p1();
    void thread_tmp_23_i_i_i_i_fu_947_p2();
    void thread_tmp_25_i_i_i_i_fu_953_p2();
    void thread_tmp_26_i_i_i_i_fu_971_p1();
    void thread_tmp_27_i_i_i_i_fu_975_p2();
    void thread_tmp_28_i_i_i_i_fu_980_p2();
    void thread_tmp_2_fu_451_p1();
    void thread_tmp_30_i_i_i_i_fu_587_p2();
    void thread_tmp_31_i_i_cast_i_fu_421_p1();
    void thread_tmp_31_i_i_i_fu_415_p2();
    void thread_tmp_32_i_i_cast_i_fu_435_p1();
    void thread_tmp_32_i_i_i_fu_429_p2();
    void thread_tmp_34_i_i_i_fu_608_p2();
    void thread_tmp_35_0_1_i_i_i_i_fu_854_p1();
    void thread_tmp_35_0_2_i_i_i_i_fu_857_p1();
    void thread_tmp_35_0_i_i_i_i_fu_767_p1();
    void thread_tmp_35_1_1_i_i_i_i_fu_781_p1();
    void thread_tmp_35_1_2_i_i_i_i_fu_863_p1();
    void thread_tmp_35_1_i_i_i_i_fu_860_p1();
    void thread_tmp_35_2_1_i_i_i_i_fu_795_p1();
    void thread_tmp_35_2_i_i_i_i_fu_866_p1();
    void thread_tmp_36_0_1_i_i_i_i_fu_527_p1();
    void thread_tmp_36_0_2_i_i_i_i_fu_535_p1();
    void thread_tmp_36_0_i_i_i_i_fu_519_p1();
    void thread_tmp_36_1_1_i_i_i_i_fu_551_p1();
    void thread_tmp_36_1_2_i_i_i_i_fu_559_p1();
    void thread_tmp_36_1_i_i_i_i_fu_543_p1();
    void thread_tmp_36_2_1_i_i_i_i_fu_575_p1();
    void thread_tmp_36_2_2_i_i_i_i_fu_583_p1();
    void thread_tmp_36_2_i_i_i_i_fu_567_p1();
    void thread_tmp_36_i_i_i_fu_629_p2();
    void thread_tmp_37_0_i_i_i_i_fu_771_p0();
    void thread_tmp_37_0_i_i_i_i_fu_771_p1();
    void thread_tmp_37_0_i_i_i_i_fu_771_p2();
    void thread_tmp_37_1_1_i_i_i_i_fu_785_p0();
    void thread_tmp_37_1_1_i_i_i_i_fu_785_p1();
    void thread_tmp_37_1_1_i_i_i_i_fu_785_p2();
    void thread_tmp_37_2_1_i_i_i_i_fu_799_p0();
    void thread_tmp_37_2_1_i_i_i_i_fu_799_p1();
    void thread_tmp_37_2_1_i_i_i_i_fu_799_p2();
    void thread_tmp_37_2_2_i_i_i_i_fu_813_p0();
    void thread_tmp_37_2_2_i_i_i_i_fu_813_p1();
    void thread_tmp_37_2_2_i_i_i_i_fu_813_p10();
    void thread_tmp_37_2_2_i_i_i_i_fu_813_p2();
    void thread_tmp_37_i_i_i_fu_635_p2();
    void thread_tmp_38_0_1_i_i_i_i_fu_531_p1();
    void thread_tmp_38_0_2_i_i_i_i_fu_539_p1();
    void thread_tmp_38_0_i_i_i_i_fu_523_p1();
    void thread_tmp_38_1_1_i_i_i_i_fu_555_p1();
    void thread_tmp_38_1_2_i_i_i_i_fu_563_p1();
    void thread_tmp_38_1_i_i_i_i_fu_547_p1();
    void thread_tmp_38_2_1_i_i_i_i_fu_579_p1();
    void thread_tmp_38_2_i_i_i_i_fu_571_p1();
    void thread_tmp_39_0_i_i_i_i_fu_776_p0();
    void thread_tmp_39_0_i_i_i_i_fu_776_p1();
    void thread_tmp_39_0_i_i_i_i_fu_776_p2();
    void thread_tmp_39_1_1_i_i_i_i_fu_790_p0();
    void thread_tmp_39_1_1_i_i_i_i_fu_790_p1();
    void thread_tmp_39_1_1_i_i_i_i_fu_790_p2();
    void thread_tmp_39_2_1_i_i_i_i_fu_804_p0();
    void thread_tmp_39_2_1_i_i_i_i_fu_804_p1();
    void thread_tmp_39_2_1_i_i_i_i_fu_804_p2();
    void thread_tmp_39_i_i_i_fu_655_p2();
    void thread_tmp_3_fu_455_p1();
    void thread_tmp_3_i_fu_439_p2();
    void thread_tmp_40_i_i_i_fu_660_p1();
    void thread_tmp_42_i_i_i_fu_692_p1();
    void thread_tmp_43_i_i_i_fu_705_p1();
    void thread_tmp_45_i_i_i_fu_671_p2();
    void thread_tmp_46_i_i_i_fu_676_p2();
    void thread_tmp_4_fu_459_p1();
    void thread_tmp_5_fu_463_p1();
    void thread_tmp_6_fu_467_p1();
    void thread_tmp_6_i_fu_445_p2();
    void thread_tmp_7_fu_471_p1();
    void thread_tmp_8_fu_475_p1();
    void thread_tmp_9_fu_479_p1();
    void thread_tmp_fu_403_p1();
    void thread_tmp_i_10_fu_1006_p2();
    void thread_tmp_i_fu_985_p2();
    void thread_x_weight_2_2_2_i_i_i_fu_881_p2();
    void thread_y_weight_2_2_2_i_i_i_fu_890_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
