/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [6:0] _04_;
  reg [6:0] _05_;
  wire [3:0] _06_;
  reg [2:0] _07_;
  wire [6:0] _08_;
  wire [14:0] _09_;
  wire [2:0] celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [11:0] celloutsig_0_44z;
  wire [5:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire [9:0] celloutsig_0_52z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [15:0] celloutsig_0_61z;
  wire [6:0] celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire [2:0] celloutsig_0_76z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_86z;
  wire [32:0] celloutsig_0_87z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_48z = _00_ ? _00_ : celloutsig_0_40z[4];
  assign celloutsig_0_86z = celloutsig_0_19z ? celloutsig_0_84z : celloutsig_0_29z;
  assign celloutsig_0_9z = _01_ ? celloutsig_0_1z[2] : celloutsig_0_5z[4];
  assign celloutsig_0_23z = celloutsig_0_19z ? celloutsig_0_13z[0] : _02_;
  assign celloutsig_0_31z = ~(celloutsig_0_30z[0] & celloutsig_0_23z);
  assign celloutsig_0_71z = ~(celloutsig_0_65z & celloutsig_0_29z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[0] & in_data[142]);
  assign celloutsig_0_22z = ~(celloutsig_0_3z[8] & celloutsig_0_1z[2]);
  assign celloutsig_0_39z = ~(in_data[34] | celloutsig_0_26z);
  assign celloutsig_0_66z = ~(celloutsig_0_45z[4] | _00_);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[0] | in_data[37]);
  reg [4:0] _21_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 5'h00;
    else _21_ <= { celloutsig_0_14z[4:1], celloutsig_0_20z };
  assign { _03_[4:1], _00_ } = _21_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 7'h00;
    else _05_ <= { _04_[6:1], celloutsig_0_21z };
  reg [3:0] _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 4'h0;
    else _23_ <= in_data[63:60];
  assign { _06_[3:1], _01_ } = _23_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _07_ <= 3'h0;
    else _07_ <= { celloutsig_1_6z[2:1], celloutsig_1_10z };
  reg [6:0] _25_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 7'h00;
    else _25_ <= celloutsig_0_7z[9:3];
  assign { _04_[6:1], _08_[0] } = _25_;
  reg [14:0] _26_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 15'h0000;
    else _26_ <= { celloutsig_0_7z[9:0], celloutsig_0_9z, celloutsig_0_13z };
  assign { _09_[14:11], _02_, _09_[9:0] } = _26_;
  assign celloutsig_1_5z = { celloutsig_1_0z[5:4], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } > { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_0z[12:8], celloutsig_1_0z, celloutsig_1_2z } > { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_4z = celloutsig_0_3z[12:4] <= { in_data[34:27], celloutsig_0_2z };
  assign celloutsig_0_73z = { celloutsig_0_18z[5:1], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_40z } <= { celloutsig_0_52z[8:6], celloutsig_0_39z, celloutsig_0_36z };
  assign celloutsig_0_19z = in_data[65:59] <= celloutsig_0_5z[7:1];
  assign celloutsig_0_26z = celloutsig_0_3z[10:0] <= celloutsig_0_5z[10:0];
  assign celloutsig_1_13z = { celloutsig_1_1z[4:0], _07_ } || { celloutsig_1_1z[5:4], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, _07_ };
  assign celloutsig_1_19z = celloutsig_1_6z[3:1] || celloutsig_1_9z[3:1];
  assign celloutsig_0_21z = celloutsig_0_10z[8:6] || celloutsig_0_18z[9:7];
  assign celloutsig_0_25z = { celloutsig_0_3z[9:8], celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_19z } || celloutsig_0_18z[5:1];
  assign celloutsig_0_29z = { _04_[5:2], celloutsig_0_13z, _06_[3:1], _01_, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_12z, _09_[14:11], _02_, _09_[9:0] } || { celloutsig_0_7z[7:2], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_5z[7:1], celloutsig_0_9z, celloutsig_0_3z } % { 1'h1, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = { _09_[14:11], _02_, _09_[9:2], _06_[3:1], _01_ } % { 1'h1, _09_[5:4], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_33z = _04_[4:2] * celloutsig_0_17z[4:2];
  assign celloutsig_0_5z = { in_data[86:79], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } * in_data[55:42];
  assign celloutsig_0_7z = celloutsig_0_5z[11:1] * in_data[38:28];
  assign celloutsig_0_87z = { celloutsig_0_61z[10:2], celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_76z, celloutsig_0_73z, celloutsig_0_24z, celloutsig_0_40z, celloutsig_0_48z } * { celloutsig_0_24z[11:5], celloutsig_0_61z, celloutsig_0_64z, celloutsig_0_66z, celloutsig_0_19z, celloutsig_0_62z };
  assign celloutsig_0_1z = celloutsig_0_0z * celloutsig_0_0z;
  assign celloutsig_0_13z = _04_[6:3] * _04_[5:2];
  assign celloutsig_0_28z = celloutsig_0_8z[2:0] * celloutsig_0_1z;
  assign celloutsig_0_44z[11:1] = celloutsig_0_19z ? celloutsig_0_24z[11:1] : { _09_[12:11], celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[153] ? { in_data[154], 1'h1, in_data[152:142] } : in_data[109:97];
  assign celloutsig_0_14z = celloutsig_0_2z ? { celloutsig_0_0z[1], celloutsig_0_13z } : celloutsig_0_10z[17:13];
  assign celloutsig_0_35z = - celloutsig_0_17z[16:9];
  assign celloutsig_0_42z = - { celloutsig_0_24z[7:6], celloutsig_0_19z };
  assign celloutsig_1_6z = - celloutsig_1_1z[5:2];
  assign celloutsig_0_18z = - { celloutsig_0_3z[11:8], _04_[6:1], _08_[0], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_41z = in_data[60:51] !== { celloutsig_0_0z[1], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_40z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_65z = { celloutsig_0_61z[0], _04_[6:1], _08_[0], celloutsig_0_42z } !== { celloutsig_0_52z[5:1], celloutsig_0_45z };
  assign celloutsig_1_2z = in_data[135] !== celloutsig_1_1z[0];
  assign celloutsig_0_20z = { celloutsig_0_17z[16:12], celloutsig_0_8z, _06_[3:1], _01_, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z } !== { celloutsig_0_0z[1:0], celloutsig_0_12z, _09_[14:11], _02_, _09_[9:0], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_0z = ~ in_data[5:3];
  assign celloutsig_0_45z = ~ _04_[6:1];
  assign celloutsig_1_7z = ~ { in_data[127:123], celloutsig_1_5z };
  assign celloutsig_0_24z = ~ { in_data[41:31], celloutsig_0_19z };
  assign celloutsig_0_64z = | celloutsig_0_36z[5:1];
  assign celloutsig_0_60z = ^ celloutsig_0_17z[5:1];
  assign celloutsig_1_11z = ^ { celloutsig_1_0z[10:1], celloutsig_1_10z };
  assign celloutsig_0_62z = { celloutsig_0_61z[15:12], celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_60z } << { celloutsig_0_10z[16:11], celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_15z[5:4], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_16z } << { celloutsig_1_7z[5:2], celloutsig_1_11z };
  assign celloutsig_0_3z = { in_data[92:88], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } << { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_18z[4:1], celloutsig_0_4z } <<< { _06_[3:1], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_52z = { celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_48z, celloutsig_0_28z } <<< { celloutsig_0_5z[7:5], _05_ };
  assign celloutsig_0_61z = { _06_[3:2], celloutsig_0_3z } <<< { celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_31z };
  assign celloutsig_0_76z = celloutsig_0_18z[10:8] <<< celloutsig_0_35z[5:3];
  assign celloutsig_1_4z = in_data[158:154] <<< celloutsig_1_1z[5:1];
  assign celloutsig_1_9z = { celloutsig_1_6z[2:0], celloutsig_1_5z, celloutsig_1_3z } <<< celloutsig_1_7z[4:0];
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_14z } <<< celloutsig_1_8z;
  assign celloutsig_0_36z = { celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_33z } >>> in_data[62:54];
  assign celloutsig_0_51z = { celloutsig_0_44z[10:6], celloutsig_0_21z } >>> { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_3z[8:6], celloutsig_0_2z } >>> { _01_, celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[143:139], celloutsig_1_2z } >>> { celloutsig_1_1z[4:0], celloutsig_1_3z };
  assign celloutsig_0_30z = { celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_9z } ~^ celloutsig_0_24z[8:4];
  assign celloutsig_1_1z = celloutsig_1_0z[10:5] ~^ in_data[176:171];
  assign celloutsig_0_27z = { celloutsig_0_17z[7:6], celloutsig_0_19z } ~^ { celloutsig_0_17z[2:1], celloutsig_0_4z };
  assign celloutsig_0_84z = ~((celloutsig_0_51z[4] & celloutsig_0_65z) | (celloutsig_0_52z[9] & celloutsig_0_71z));
  assign celloutsig_1_14z = ~((celloutsig_1_4z[0] & celloutsig_1_5z) | (celloutsig_1_7z[4] & celloutsig_1_7z[2]));
  assign celloutsig_1_16z = ~((celloutsig_1_9z[2] & celloutsig_1_7z[3]) | (celloutsig_1_4z[3] & celloutsig_1_14z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z[2] & celloutsig_0_10z[16]) | (celloutsig_0_1z[1] & celloutsig_0_7z[5]));
  assign celloutsig_0_16z = ~((celloutsig_0_9z & in_data[74]) | (celloutsig_0_14z[3] & celloutsig_0_10z[19]));
  assign _03_[0] = _00_;
  assign _04_[0] = celloutsig_0_21z;
  assign _06_[0] = _01_;
  assign _08_[6:1] = _04_[6:1];
  assign _09_[10] = _02_;
  assign celloutsig_0_44z[0] = celloutsig_0_25z;
  assign { out_data[132:128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z[32:1] };
endmodule
