-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLDecimator/decimator_ip_src_FilterBank.vhd
-- Created: 2024-10-01 07:52:33
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: decimator_ip_src_FilterBank
-- Source Path: HDLDecimator/decimator/FIR Decimator/FilterBank
-- Hierarchy Level: 2
-- Model version: 1.40
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.decimator_ip_src_decimator_pac.ALL;

ENTITY decimator_ip_src_FilterBank IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        filterIn                          :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        validIn                           :   IN    std_logic;
        softReset                         :   IN    std_logic;
        filterOut                         :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En22
        filterOut_vld                     :   OUT   std_logic
        );
END decimator_ip_src_FilterBank;


ARCHITECTURE rtl OF decimator_ip_src_FilterBank IS

  -- Component Declarations
  COMPONENT decimator_ip_src_FilterCoef
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          validIn                         :   IN    std_logic;
          softReset                       :   IN    std_logic;
          CoefOut                         :   OUT   vector_of_std_logic_vector12(0 TO 14)  -- sfix12_En12 [15]
          );
  END COMPONENT;

  COMPONENT decimator_ip_src_subFilter
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_0_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          coefIn                          :   IN    vector_of_std_logic_vector12(0 TO 14);  -- sfix12_En12 [15]
          dinRegVld                       :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En22
          doutVld                         :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : decimator_ip_src_FilterCoef
    USE ENTITY work.decimator_ip_src_FilterCoef(rtl);

  FOR ALL : decimator_ip_src_subFilter
    USE ENTITY work.decimator_ip_src_subFilter(rtl);

  -- Signals
  SIGNAL dinRegVld                        : std_logic;
  SIGNAL filterIn_signed                  : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL dinReg_0_re                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL dinReg2_0_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL CoefOut                          : vector_of_std_logic_vector12(0 TO 14);  -- ufix12 [15]
  SIGNAL dinReg2Vld                       : std_logic;
  SIGNAL dout_1_re                        : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL doutVld                          : std_logic;

BEGIN
  u_CoefTable_1 : decimator_ip_src_FilterCoef
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              validIn => validIn,
              softReset => softReset,
              CoefOut => CoefOut  -- sfix12_En12 [15]
              );

  u_subFilter_1_re : decimator_ip_src_subFilter
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dinReg2_0_re),  -- sfix12_En10
              coefIn => CoefOut,  -- sfix12_En12 [15]
              dinRegVld => dinReg2Vld,
              softReset => softReset,
              dout_1_re => dout_1_re,  -- sfix25_En22
              doutVld => doutVld
              );

  intdelay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinRegVld <= '0';
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dinRegVld <= '0';
        ELSE 
          dinRegVld <= validIn;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_process;


  filterIn_signed <= signed(filterIn);

  intdelay_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_0_re <= to_signed(16#000#, 12);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dinReg_0_re <= to_signed(16#000#, 12);
        ELSIF validIn = '1' THEN
          dinReg_0_re <= filterIn_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_1_process;


  intdelay_2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_0_re <= to_signed(16#000#, 12);
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dinReg2_0_re <= to_signed(16#000#, 12);
        ELSIF dinRegVld = '1' THEN
          dinReg2_0_re <= dinReg_0_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_2_process;


  intdelay_3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2Vld <= '0';
      ELSIF enb = '1' THEN
        IF softReset = '1' THEN
          dinReg2Vld <= '0';
        ELSE 
          dinReg2Vld <= dinRegVld;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_3_process;


  filterOut <= dout_1_re;

  filterOut_vld <= doutVld;

END rtl;

