<html><body><samp><pre>
<!@TC:1583057056>
#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Sun Mar  1 05:04:16 2020

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1583057056> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1583057056> | Running in 64-bit mode 
@N: : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\component\work\FFT_Transform_test_sd\FFT_Transform_test_sd.vhd:19:7:19:28:@N::@XP_MSG">FFT_Transform_test_sd.vhd(19)</a><!@TM:1583057056> | Top entity is set to FFT_Transform_test_sd.
Options changed - recompiling
<a name=error3></a><font color=red>@E:<a href="@E:CD178:@XP_HELP">CD178</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\component\work\FFT_Transform_test_sd\FFT_Transform_test_sd.vhd:208:28:208:42:@E:CD178:@XP_MSG">FFT_Transform_test_sd.vhd(208)</a><!@TM:1583057056> | Can't find formal 	ram_dat_r_a[1]</font>
1 error parsing file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\component\work\FFT_Transform_test_sd\FFT_Transform_test_sd.vhd
<a name=error4></a><font color=red>@E: : <!@TM:1583057056> | Parse errors encountered - exiting</font> 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar  1 05:04:16 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar  1 05:04:16 2020

###########################################################]

</pre></samp></body></html>
