//fetch
{
	//----t0-------------------

	//mar = pc
	//pc++
	PC_enb
	MAR_we
	#
	//-------------------------

	//----t1-------------------

	//mdr = ram[mar]
	Read
	MDR_we	
	#

	//-------------------------

	//----t2-------------------

	//ir = mdr
	MDR_out
	IR_we		
	#
	//-------------------------

	//mar = pc
	//pc++
	PC_enb
	MAR_we
	#
}

//[LOAD]
//LOAD r0,32bit
{	
	//reg => posta
	POSTA_B_we
	#


	//mdr = ram[pc]
	Read
	MDR_we
	#
	//------------------------------

	//------------------------------
	//regFile[posta] = mdr	
	POSTA_B_out
	MDR_out
	REG_we
	#
	//------------------------------
}

//[ADD] ? [SUB] ? [MULT]
//add rx,ry ?= sub rx,ry
{
	//rx => posta_a
	//ry => posta_b
	POSTA_A_we
	POSTA_B_we
	#


	//temp = rx
	TEMP_we
	POSTA_A_out
	REG_out
	#

	//ry => alu
	POSTA_B_out
	REG_out
	I3B
	//acc = rx + ry
	ACC_we
	#
	
	ALU_out
	REG_we
	POSTA_A_out
	#
}

