$date
	Sun Oct 23 06:32:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#141681
b101 !
1"
#141682
b101 &
b101 %
1$
#141683
0"
#141686
b10000 &
b10000 %
#141690
b1000 &
b1000 %
#141694
b100 &
b100 %
#141698
b10 &
b10 %
#141702
b1 &
1#
b1 %
#141706
b0 &
b0 %
0#
0$
#1161162
b10000 &
b10000 %
1$
b10000 !
1"
#1161163
0"
#1161166
b1000 &
b1000 %
#1161170
b100 &
b100 %
#1161174
b10 &
b10 %
#1161178
b1 &
b1 %
1#
#1161182
b0 &
0#
b0 %
0$
#2152007
b1110 !
1"
#2152010
b1110 &
b1110 %
1$
#2152011
0"
#2152014
b111 &
b111 %
#2152018
b10110 &
b10110 %
#2152022
b1011 &
b1011 %
#2152026
b100010 &
b100010 %
#2152030
b10001 &
b10001 %
#2152034
b110100 &
b110100 %
#2152038
b11010 &
b11010 %
#2152042
b1101 &
b1101 %
#2152046
b101000 &
b101000 %
#2152050
b10100 &
b10100 %
#2152054
b1010 &
b1010 %
#2152058
b101 &
b101 %
#2152062
b10000 &
b10000 %
#2152066
b1000 &
b1000 %
#2152070
b100 &
b100 %
#2152074
b10 &
b10 %
#2152078
b1 &
1#
b1 %
#2152082
b0 &
b0 %
0#
0$
#4500012
