

================================================================
== Vivado HLS Report for 'Loop_1_proc574'
================================================================
* Date:           Fri Jun 27 00:21:52 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    29697|    29697| 0.148 ms | 0.148 ms |  29697|  29697|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    29696|    29696|        29|          -|          -|  1024|    no    |
        | + Loop 1.1  |       27|       27|         9|          -|          -|     3|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%is_last_1 = alloca i1"   --->   Operation 12 'alloca' 'is_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctype_data_V = alloca i48"   --->   Operation 13 'alloca' 'ctype_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "store i1 false, i1* %is_last_1"   --->   Operation 18 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i11 [ 0, %entry ], [ %i, %hls_label_0_end ]"   --->   Operation 20 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln17 = icmp eq i11 %i_0_i_i, -1024" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 21 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.63ns)   --->   "%i = add i11 %i_0_i_i, 1" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.exit, label %hls_label_0_begin" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 25 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 26 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%is_last_1_load = load i1* %is_last_1" [firmware/myproject_axi.cpp:8]   --->   Operation 27 'load' 'is_last_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 28 'specinterface' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %is_last_0_i_out_out, i1 %is_last_1_load)" [firmware/myproject_axi.cpp:8]   --->   Operation 29 'write' <Predicate = (icmp_ln17)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:8]   --->   Operation 30 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i2 [ 0, %hls_label_0_begin ], [ %j, %_ifconv ]"   --->   Operation 31 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %j_0_i_i, -1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 32 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_299 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 33 'speclooptripcount' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.56ns)   --->   "%j = add i2 %j_0_i_i, 1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 34 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%is_last_1_load_1 = load i1* %is_last_1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 36 'load' 'is_last_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_300 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 37 'read' 'empty_300' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node is_last)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_300, 0" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 38 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_300, 1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 39 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 40 [3/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 40 'fpext' 'd_assign' <Predicate = (!icmp_ln20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%is_last = or i1 %in_last_V_tmp, %is_last_1_load_1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 41 'or' 'is_last' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "store i1 %is_last, i1* %is_last_1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 42 'store' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ctype_data_V_load = load i48* %ctype_data_V" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 43 'load' 'ctype_data_V_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i48 %ctype_data_V_load to i16" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 44 'trunc' 'tmp_data_0_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ctype_data_V_load, i32 16, i32 31)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 45 'partselect' 'tmp_data_1_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ctype_data_V_load, i32 32, i32 47)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 46 'partselect' 'tmp_data_2_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %in_local_V_data_0_V, i16* %in_local_V_data_1_V, i16* %in_local_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 47 'write' <Predicate = (icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_298 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [firmware/myproject_axi.cpp:25->firmware/myproject_axi.cpp:8]   --->   Operation 48 'specregionend' 'empty_298' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 49 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 50 [2/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 50 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 51 [1/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 51 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 52 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 53 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 54 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 55 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 56 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.23>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 57 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_99_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 58 'bitconcatenate' 'tmp_99_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i53 %tmp_99_i to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 59 'zext' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_9" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 60 'sub' 'man_V_1' <Predicate = (p_Result_s)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_9" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 61 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 62 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 63 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 64 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 65 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 66 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 67 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 68 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 69 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 70 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.96>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 71 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 72 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 73 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 74 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 75 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 76 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 77 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_16, i16 -1, i16 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 78 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 79 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 80 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 81 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 82 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 83 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 84 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 85 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 86 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 87 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 88 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 89 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 90 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 90 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 91 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 92 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 93 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 94 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.98>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581_1 = sext i12 %sh_amt to i16" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 95 'sext' 'sext_ln581_1' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 96 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 97 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 98 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (3.98ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 99 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %j_0_i_i, i4 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%empty_301 = or i6 %shl_ln, 15" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 101 'or' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.42ns)   --->   "%icmp_ln203 = icmp ugt i6 %shl_ln, %empty_301" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 102 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i6 -17, %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 103 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.98>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 104 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203 = zext i16 %select_ln603_3 to i48" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 105 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_1)   --->   "%select_ln203 = select i1 %icmp_ln203, i6 %shl_ln, i6 %empty_301" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 106 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i6 %sub_ln203, i6 %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 107 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln203_1 = sub i6 -17, %select_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 108 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_1 = zext i6 %select_ln203_2 to i48" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 109 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln203 = shl i48 %zext_ln203, %zext_ln203_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 110 'shl' 'shl_ln203' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.97>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%ctype_data_V_load_1 = load i48* %ctype_data_V" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 111 'load' 'ctype_data_V_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i6 %empty_301, i6 %shl_ln" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 112 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_2 = zext i6 %select_ln203_1 to i48" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 113 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_3 = zext i6 %sub_ln203_1 to i48" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 114 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%tmp_17 = call i48 @llvm.part.select.i48(i48 %shl_ln203, i32 47, i32 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 115 'partselect' 'tmp_17' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i48 %tmp_17, i48 %shl_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 116 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i48 -1, %zext_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 117 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i48 -1, %zext_ln203_3" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 118 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (2.94ns) (out node of the LUT)   --->   "%and_ln203 = and i48 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 119 'and' 'and_ln203' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%xor_ln203 = xor i48 %and_ln203, -1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 120 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_1 = and i48 %ctype_data_V_load_1, %xor_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 121 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_2 = and i48 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 122 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (1.03ns) (out node of the LUT)   --->   "%ctype_data_V_1 = or i48 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 123 'or' 'ctype_data_V_1' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "store i48 %ctype_data_V_1, i48* %ctype_data_V" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_last_0_i_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
is_last_1           (alloca           ) [ 011111111111]
ctype_data_V        (alloca           ) [ 001111111111]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
store_ln0           (store            ) [ 000000000000]
br_ln0              (br               ) [ 011111111111]
i_0_i_i             (phi              ) [ 001000000000]
icmp_ln17           (icmp             ) [ 001111111111]
empty               (speclooptripcount) [ 000000000000]
i                   (add              ) [ 011111111111]
br_ln17             (br               ) [ 000000000000]
tmp_i               (specregionbegin  ) [ 000111111111]
br_ln20             (br               ) [ 001111111111]
is_last_1_load      (load             ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
write_ln8           (write            ) [ 000000000000]
ret_ln8             (ret              ) [ 000000000000]
j_0_i_i             (phi              ) [ 000111111100]
icmp_ln20           (icmp             ) [ 001111111111]
empty_299           (speclooptripcount) [ 000000000000]
j                   (add              ) [ 001111111111]
br_ln20             (br               ) [ 000000000000]
is_last_1_load_1    (load             ) [ 000000000000]
empty_300           (read             ) [ 000000000000]
in_last_V_tmp       (extractvalue     ) [ 000000000000]
in_data_tmp         (extractvalue     ) [ 000011110000]
is_last             (or               ) [ 000000000000]
store_ln20          (store            ) [ 000000000000]
ctype_data_V_load   (load             ) [ 000000000000]
tmp_data_0_V        (trunc            ) [ 000000000000]
tmp_data_1_V        (partselect       ) [ 000000000000]
tmp_data_2_V        (partselect       ) [ 000000000000]
write_ln24          (write            ) [ 000000000000]
empty_298           (specregionend    ) [ 000000000000]
br_ln17             (br               ) [ 011111111111]
d_assign            (fpext            ) [ 000000000000]
ireg_V              (bitcast          ) [ 000000000000]
trunc_ln556         (trunc            ) [ 000000100000]
p_Result_s          (bitselect        ) [ 000000100000]
exp_tmp_V           (partselect       ) [ 000000100000]
trunc_ln565         (trunc            ) [ 000000100000]
zext_ln461          (zext             ) [ 000000000000]
tmp_99_i            (bitconcatenate   ) [ 000000000000]
p_Result_9          (zext             ) [ 000000000000]
man_V_1             (sub              ) [ 000000000000]
man_V_2             (select           ) [ 000000011000]
icmp_ln571          (icmp             ) [ 000000011000]
F2                  (sub              ) [ 000000000000]
icmp_ln581          (icmp             ) [ 000000010000]
add_ln581           (add              ) [ 000000000000]
sub_ln581           (sub              ) [ 000000000000]
sh_amt              (select           ) [ 000000011100]
icmp_ln582          (icmp             ) [ 000000011000]
trunc_ln583         (trunc            ) [ 000000011100]
tmp                 (partselect       ) [ 000000010000]
sext_ln581          (sext             ) [ 000000000000]
icmp_ln585          (icmp             ) [ 000000000000]
icmp_ln603          (icmp             ) [ 000000000000]
zext_ln586          (zext             ) [ 000000001000]
bitcast_ln696       (bitcast          ) [ 000000000000]
tmp_16              (bitselect        ) [ 000000000000]
select_ln588        (select           ) [ 000000000000]
or_ln582            (or               ) [ 000000000000]
xor_ln582           (xor              ) [ 000000000000]
and_ln581           (and              ) [ 000000000000]
xor_ln585           (xor              ) [ 000000000000]
and_ln585           (and              ) [ 000000001000]
and_ln585_1         (and              ) [ 000000000000]
or_ln581            (or               ) [ 000000000000]
xor_ln581           (xor              ) [ 000000000000]
and_ln603           (and              ) [ 000000001100]
or_ln603            (or               ) [ 000000001100]
select_ln603_1      (select           ) [ 000000001100]
ashr_ln586          (ashr             ) [ 000000000100]
xor_ln571           (xor              ) [ 000000000000]
and_ln582           (and              ) [ 000000000000]
or_ln603_1          (or               ) [ 000000000000]
or_ln603_2          (or               ) [ 000000000110]
sext_ln581_1        (sext             ) [ 000000000000]
trunc_ln586         (trunc            ) [ 000000000000]
shl_ln604           (shl              ) [ 000000000000]
select_ln603        (select           ) [ 000000000000]
select_ln603_2      (select           ) [ 000000000010]
shl_ln              (bitconcatenate   ) [ 000000000011]
empty_301           (or               ) [ 000000000011]
icmp_ln203          (icmp             ) [ 000000000011]
sub_ln203           (sub              ) [ 000000000010]
select_ln603_3      (select           ) [ 000000000000]
zext_ln203          (zext             ) [ 000000000000]
select_ln203        (select           ) [ 000000000000]
select_ln203_2      (select           ) [ 000000000000]
sub_ln203_1         (sub              ) [ 000000000001]
zext_ln203_1        (zext             ) [ 000000000000]
shl_ln203           (shl              ) [ 000000000001]
ctype_data_V_load_1 (load             ) [ 000000000000]
select_ln203_1      (select           ) [ 000000000000]
zext_ln203_2        (zext             ) [ 000000000000]
zext_ln203_3        (zext             ) [ 000000000000]
tmp_17              (partselect       ) [ 000000000000]
select_ln203_3      (select           ) [ 000000000000]
shl_ln203_1         (shl              ) [ 000000000000]
lshr_ln203          (lshr             ) [ 000000000000]
and_ln203           (and              ) [ 000000000000]
xor_ln203           (xor              ) [ 000000000000]
and_ln203_1         (and              ) [ 000000000000]
and_ln203_2         (and              ) [ 000000000000]
ctype_data_V_1      (or               ) [ 000000000000]
store_ln20          (store            ) [ 000000000000]
br_ln20             (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="is_last_0_i_out_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_last_0_i_out_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i48"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="is_last_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_last_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ctype_data_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctype_data_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln8_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln8/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="empty_300_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="33" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_300/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln24_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="0" index="3" bw="16" slack="0"/>
<pin id="154" dir="0" index="4" bw="16" slack="0"/>
<pin id="155" dir="0" index="5" bw="16" slack="0"/>
<pin id="156" dir="0" index="6" bw="16" slack="0"/>
<pin id="157" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_0_i_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="1"/>
<pin id="164" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_0_i_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="11" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="j_0_i_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="1"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_0_i_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_last_1_load/2 is_last_1_load_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="48" slack="2"/>
<pin id="194" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctype_data_V_load/3 ctype_data_V_load_1/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln17_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln20_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="in_last_V_tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="33" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="in_data_tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="33" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="is_last_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="is_last/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln20_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="2"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_data_0_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="48" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_data_1_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="48" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_data_2_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="48" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="ireg_V_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln556_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exp_tmp_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln565_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln461_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="1"/>
<pin id="303" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_99_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="53" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="52" slack="1"/>
<pin id="308" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99_i/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_9_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="53" slack="0"/>
<pin id="313" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_9/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="man_V_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="53" slack="0"/>
<pin id="318" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="man_V_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="54" slack="0"/>
<pin id="324" dir="0" index="2" bw="53" slack="0"/>
<pin id="325" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln571_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="63" slack="1"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="F2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="0"/>
<pin id="336" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln581_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln581_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="0"/>
<pin id="348" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sub_ln581_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sh_amt_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="12" slack="0"/>
<pin id="360" dir="0" index="2" bw="12" slack="0"/>
<pin id="361" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln582_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln583_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="54" slack="0"/>
<pin id="373" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln581_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln585_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="1"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln603_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln586_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="54" slack="1"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="bitcast_ln696_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="4"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_16_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln588_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln582_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="0" index="1" bw="1" slack="1"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln582_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln581_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="xor_ln585_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="and_ln585_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln585_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln581_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="1"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln581_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="and_ln603_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln603_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln603_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="0" index="2" bw="16" slack="1"/>
<pin id="486" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="xor_ln571_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="2"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="and_ln582_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="2"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="or_ln603_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln603_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln581_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="3"/>
<pin id="511" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln586_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="54" slack="1"/>
<pin id="514" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln604_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="3"/>
<pin id="517" dir="0" index="1" bw="12" slack="0"/>
<pin id="518" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln603_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="2"/>
<pin id="522" dir="0" index="1" bw="16" slack="0"/>
<pin id="523" dir="0" index="2" bw="16" slack="0"/>
<pin id="524" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln603_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="0" index="1" bw="16" slack="0"/>
<pin id="530" dir="0" index="2" bw="16" slack="2"/>
<pin id="531" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="shl_ln_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="6"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="empty_301_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_301/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln203_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="6" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sub_ln203_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="0" index="1" bw="6" slack="0"/>
<pin id="556" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln603_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="2"/>
<pin id="561" dir="0" index="1" bw="16" slack="1"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln203_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln203_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="6" slack="1"/>
<pin id="572" dir="0" index="2" bw="6" slack="1"/>
<pin id="573" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln203_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="6" slack="1"/>
<pin id="577" dir="0" index="2" bw="6" slack="1"/>
<pin id="578" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sub_ln203_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="0" index="1" bw="6" slack="0"/>
<pin id="582" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln203_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="shl_ln203_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="6" slack="0"/>
<pin id="592" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln203_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="2"/>
<pin id="597" dir="0" index="1" bw="6" slack="2"/>
<pin id="598" dir="0" index="2" bw="6" slack="2"/>
<pin id="599" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln203_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln203_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="1"/>
<pin id="606" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/11 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_17_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="48" slack="0"/>
<pin id="609" dir="0" index="1" bw="48" slack="1"/>
<pin id="610" dir="0" index="2" bw="7" slack="0"/>
<pin id="611" dir="0" index="3" bw="1" slack="0"/>
<pin id="612" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln203_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="2"/>
<pin id="618" dir="0" index="1" bw="48" slack="0"/>
<pin id="619" dir="0" index="2" bw="48" slack="1"/>
<pin id="620" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_3/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="shl_ln203_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="6" slack="0"/>
<pin id="625" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203_1/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="lshr_ln203_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="6" slack="0"/>
<pin id="631" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/11 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln203_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="48" slack="0"/>
<pin id="636" dir="0" index="1" bw="48" slack="0"/>
<pin id="637" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/11 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln203_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="48" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/11 "/>
</bind>
</comp>

<comp id="646" class="1004" name="and_ln203_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="48" slack="0"/>
<pin id="648" dir="0" index="1" bw="48" slack="0"/>
<pin id="649" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_1/11 "/>
</bind>
</comp>

<comp id="652" class="1004" name="and_ln203_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="48" slack="0"/>
<pin id="654" dir="0" index="1" bw="48" slack="0"/>
<pin id="655" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_2/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="ctype_data_V_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="48" slack="0"/>
<pin id="660" dir="0" index="1" bw="48" slack="0"/>
<pin id="661" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ctype_data_V_1/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln20_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="48" slack="0"/>
<pin id="666" dir="0" index="1" bw="48" slack="10"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/11 "/>
</bind>
</comp>

<comp id="669" class="1005" name="is_last_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_last_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="ctype_data_V_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="48" slack="2"/>
<pin id="678" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="ctype_data_V "/>
</bind>
</comp>

<comp id="685" class="1005" name="i_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="693" class="1005" name="j_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="698" class="1005" name="in_data_tmp_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="704" class="1005" name="trunc_ln556_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="63" slack="1"/>
<pin id="706" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln556 "/>
</bind>
</comp>

<comp id="709" class="1005" name="p_Result_s_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="714" class="1005" name="exp_tmp_V_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="1"/>
<pin id="716" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="719" class="1005" name="trunc_ln565_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="52" slack="1"/>
<pin id="721" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="724" class="1005" name="man_V_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="54" slack="1"/>
<pin id="726" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln571_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="735" class="1005" name="icmp_ln581_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="741" class="1005" name="sh_amt_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="12" slack="1"/>
<pin id="743" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="748" class="1005" name="icmp_ln582_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="754" class="1005" name="trunc_ln583_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="1"/>
<pin id="762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="765" class="1005" name="zext_ln586_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="54" slack="1"/>
<pin id="767" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln586 "/>
</bind>
</comp>

<comp id="770" class="1005" name="and_ln585_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln585 "/>
</bind>
</comp>

<comp id="775" class="1005" name="and_ln603_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="2"/>
<pin id="777" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="780" class="1005" name="or_ln603_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="786" class="1005" name="select_ln603_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="2"/>
<pin id="788" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="ashr_ln586_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="54" slack="1"/>
<pin id="793" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln586 "/>
</bind>
</comp>

<comp id="796" class="1005" name="or_ln603_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="select_ln603_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="shl_ln_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="1"/>
<pin id="808" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="813" class="1005" name="empty_301_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="1"/>
<pin id="815" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_301 "/>
</bind>
</comp>

<comp id="819" class="1005" name="icmp_ln203_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="827" class="1005" name="sub_ln203_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="1"/>
<pin id="829" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sub_ln203_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="1"/>
<pin id="834" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="shl_ln203_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="48" slack="1"/>
<pin id="839" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln203 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="166" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="166" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="177" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="177" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="141" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="141" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="188" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="192" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="192" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="259"><net_src comp="249" pin="4"/><net_sink comp="149" pin=5"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="192" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="270"><net_src comp="260" pin="4"/><net_sink comp="149" pin=6"/></net>

<net id="274"><net_src comp="185" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="293"><net_src comp="78" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="271" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="80" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="82" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="300"><net_src comp="271" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="84" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="88" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="311" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="90" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="92" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="301" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="94" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="96" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="333" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="94" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="333" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="339" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="345" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="333" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="94" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="321" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="98" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="357" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="100" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="102" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="392"><net_src comp="104" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="106" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="385" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="415"><net_src comp="108" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="110" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="112" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="388" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="86" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="436" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="436" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="388" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="426" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="86" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="393" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="453" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="447" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="418" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="86" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="512" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="520" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="114" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="173" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="116" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="118" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="533" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="120" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="533" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="112" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="559" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="583"><net_src comp="120" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="569" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="574" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="565" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="603"><net_src comp="595" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="613"><net_src comp="122" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="68" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="615"><net_src comp="20" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="621"><net_src comp="607" pin="4"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="124" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="600" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="124" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="604" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="622" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="124" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="192" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="616" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="634" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="646" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="126" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="679"><net_src comp="130" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="688"><net_src comp="206" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="696"><net_src comp="218" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="701"><net_src comp="228" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="707"><net_src comp="275" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="712"><net_src comp="279" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="717"><net_src comp="287" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="722"><net_src comp="297" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="727"><net_src comp="321" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="732"><net_src comp="328" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="738"><net_src comp="339" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="744"><net_src comp="357" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="751"><net_src comp="365" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="757"><net_src comp="371" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="763"><net_src comp="375" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="768"><net_src comp="398" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="773"><net_src comp="447" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="778"><net_src comp="470" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="783"><net_src comp="476" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="789"><net_src comp="482" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="794"><net_src comp="402" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="799"><net_src comp="504" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="804"><net_src comp="527" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="809"><net_src comp="533" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="816"><net_src comp="541" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="822"><net_src comp="547" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="826"><net_src comp="819" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="830"><net_src comp="553" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="835"><net_src comp="579" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="840"><net_src comp="589" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="616" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_local_V_data_0_V | {3 }
	Port: in_local_V_data_1_V | {3 }
	Port: in_local_V_data_2_V | {3 }
	Port: is_last_0_i_out_out | {2 }
 - Input state : 
	Port: Loop_1_proc574 : in_last_V | {3 }
	Port: Loop_1_proc574 : in_data | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		write_ln8 : 1
	State 3
		icmp_ln20 : 1
		j : 1
		br_ln20 : 2
		d_assign : 1
		is_last : 1
		store_ln20 : 1
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		write_ln24 : 2
	State 4
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		trunc_ln565 : 2
	State 6
		p_Result_9 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln581 : 2
		add_ln581 : 2
		sub_ln581 : 2
		sh_amt : 3
		icmp_ln582 : 2
		trunc_ln583 : 4
		tmp : 4
	State 7
		zext_ln586 : 1
		ashr_ln586 : 2
		tmp_16 : 1
		select_ln588 : 2
		xor_ln585 : 1
	State 8
	State 9
		shl_ln604 : 1
		select_ln603 : 2
		select_ln603_2 : 3
		empty_301 : 1
		icmp_ln203 : 1
		sub_ln203 : 1
	State 10
		zext_ln203 : 1
		sub_ln203_1 : 1
		zext_ln203_1 : 1
		shl_ln203 : 2
	State 11
		zext_ln203_2 : 1
		select_ln203_3 : 1
		shl_ln203_1 : 2
		lshr_ln203 : 1
		and_ln203 : 3
		xor_ln203 : 3
		and_ln203_1 : 3
		and_ln203_2 : 3
		ctype_data_V_1 : 3
		store_ln20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |        grp_fu_402       |    0    |   214   |   216   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_185       |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_2_fu_321     |    0    |    0    |    54   |
|          |      sh_amt_fu_357      |    0    |    0    |    12   |
|          |   select_ln588_fu_418   |    0    |    0    |    2    |
|          |  select_ln603_1_fu_482  |    0    |    0    |    16   |
|          |   select_ln603_fu_520   |    0    |    0    |    16   |
|  select  |  select_ln603_2_fu_527  |    0    |    0    |    16   |
|          |  select_ln603_3_fu_559  |    0    |    0    |    16   |
|          |   select_ln203_fu_569   |    0    |    0    |    6    |
|          |  select_ln203_2_fu_574  |    0    |    0    |    6    |
|          |  select_ln203_1_fu_595  |    0    |    0    |    6    |
|          |  select_ln203_3_fu_616  |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln581_fu_436    |    0    |    0    |    2    |
|          |     and_ln585_fu_447    |    0    |    0    |    2    |
|          |    and_ln585_1_fu_453   |    0    |    0    |    2    |
|    and   |     and_ln603_fu_470    |    0    |    0    |    2    |
|          |     and_ln582_fu_494    |    0    |    0    |    2    |
|          |     and_ln203_fu_634    |    0    |    0    |    48   |
|          |    and_ln203_1_fu_646   |    0    |    0    |    48   |
|          |    and_ln203_2_fu_652   |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_1_fu_315     |    0    |    0    |    60   |
|          |        F2_fu_333        |    0    |    0    |    12   |
|    sub   |     sub_ln581_fu_351    |    0    |    0    |    12   |
|          |     sub_ln203_fu_553    |    0    |    0    |    15   |
|          |    sub_ln203_1_fu_579   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln17_fu_200    |    0    |    0    |    13   |
|          |     icmp_ln20_fu_212    |    0    |    0    |    8    |
|          |    icmp_ln571_fu_328    |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_339    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_365    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_388    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_393    |    0    |    0    |    11   |
|          |    icmp_ln203_fu_547    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |     shl_ln604_fu_515    |    0    |    0    |    35   |
|    shl   |     shl_ln203_fu_589    |    0    |    0    |    35   |
|          |    shl_ln203_1_fu_622   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |      is_last_fu_233     |    0    |    0    |    2    |
|          |     or_ln582_fu_426     |    0    |    0    |    2    |
|          |     or_ln581_fu_459     |    0    |    0    |    2    |
|    or    |     or_ln603_fu_476     |    0    |    0    |    2    |
|          |    or_ln603_1_fu_499    |    0    |    0    |    2    |
|          |    or_ln603_2_fu_504    |    0    |    0    |    2    |
|          |     empty_301_fu_541    |    0    |    0    |    0    |
|          |  ctype_data_V_1_fu_658  |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln582_fu_430    |    0    |    0    |    2    |
|          |     xor_ln585_fu_441    |    0    |    0    |    2    |
|    xor   |     xor_ln581_fu_464    |    0    |    0    |    2    |
|          |     xor_ln571_fu_489    |    0    |    0    |    2    |
|          |     xor_ln203_fu_640    |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_206        |    0    |    0    |    13   |
|    add   |         j_fu_218        |    0    |    0    |    10   |
|          |     add_ln581_fu_345    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln203_fu_628    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln8_write_fu_134 |    0    |    0    |    0    |
|          | write_ln24_write_fu_149 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  empty_300_read_fu_141  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|   in_last_V_tmp_fu_224  |    0    |    0    |    0    |
|          |    in_data_tmp_fu_228   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_0_V_fu_244   |    0    |    0    |    0    |
|          |    trunc_ln556_fu_275   |    0    |    0    |    0    |
|   trunc  |    trunc_ln565_fu_297   |    0    |    0    |    0    |
|          |    trunc_ln583_fu_371   |    0    |    0    |    0    |
|          |    trunc_ln586_fu_512   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_1_V_fu_249   |    0    |    0    |    0    |
|          |   tmp_data_2_V_fu_260   |    0    |    0    |    0    |
|partselect|     exp_tmp_V_fu_287    |    0    |    0    |    0    |
|          |        tmp_fu_375       |    0    |    0    |    0    |
|          |      tmp_17_fu_607      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_279    |    0    |    0    |    0    |
|          |      tmp_16_fu_410      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln461_fu_301    |    0    |    0    |    0    |
|          |    p_Result_9_fu_311    |    0    |    0    |    0    |
|          |    zext_ln586_fu_398    |    0    |    0    |    0    |
|   zext   |    zext_ln203_fu_565    |    0    |    0    |    0    |
|          |   zext_ln203_1_fu_585   |    0    |    0    |    0    |
|          |   zext_ln203_2_fu_600   |    0    |    0    |    0    |
|          |   zext_ln203_3_fu_604   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|     tmp_99_i_fu_304     |    0    |    0    |    0    |
|          |      shl_ln_fu_533      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_385    |    0    |    0    |    0    |
|          |   sext_ln581_1_fu_509   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   314   |   1178  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln585_reg_770  |    1   |
|   and_ln603_reg_775  |    1   |
|  ashr_ln586_reg_791  |   54   |
| ctype_data_V_reg_676 |   48   |
|   empty_301_reg_813  |    6   |
|   exp_tmp_V_reg_714  |   11   |
|    i_0_i_i_reg_162   |   11   |
|       i_reg_685      |   11   |
|  icmp_ln203_reg_819  |    1   |
|  icmp_ln571_reg_729  |    1   |
|  icmp_ln581_reg_735  |    1   |
|  icmp_ln582_reg_748  |    1   |
|  in_data_tmp_reg_698 |   32   |
|   is_last_1_reg_669  |    1   |
|    j_0_i_i_reg_173   |    2   |
|       j_reg_693      |    2   |
|    man_V_2_reg_724   |   54   |
|  or_ln603_2_reg_796  |    1   |
|   or_ln603_reg_780   |    1   |
|  p_Result_s_reg_709  |    1   |
|select_ln603_1_reg_786|   16   |
|select_ln603_2_reg_801|   16   |
|    sh_amt_reg_741    |   12   |
|   shl_ln203_reg_837  |   48   |
|    shl_ln_reg_806    |    6   |
|  sub_ln203_1_reg_832 |    6   |
|   sub_ln203_reg_827  |    6   |
|      tmp_reg_760     |    8   |
|  trunc_ln556_reg_704 |   63   |
|  trunc_ln565_reg_719 |   52   |
|  trunc_ln583_reg_754 |   16   |
|  zext_ln586_reg_765  |   54   |
+----------------------+--------+
|         Total        |   544  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| j_0_i_i_reg_173 |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_185   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_402   |  p1  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   132  ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   314  |  1178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   544  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   858  |  1205  |
+-----------+--------+--------+--------+--------+
