var searchData=
[
  ['par_0',['PAR',['../struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd',1,'DMA_Stream_TypeDef']]],
  ['parse_5fcmd_1',['parse_cmd',['../logic__layer_8c.html#a8defaa134a23a988d2749fc0171427d2',1,'parse_cmd(UART data):&#160;logic_layer.c'],['../logic__layer_8h.html#a8defaa134a23a988d2749fc0171427d2',1,'parse_cmd(UART data):&#160;logic_layer.c']]],
  ['parse_5fdata_2',['parse_data',['../logic__layer_8c.html#a57c29aee18fbaa7bc92e6d1273fb2136',1,'parse_data(PARSE parsing, UART data, int LEN, int var_counter, int num_checker, int let_checker, int num_counter):&#160;logic_layer.c'],['../logic__layer_8h.html#a57c29aee18fbaa7bc92e6d1273fb2136',1,'parse_data(PARSE parsing, UART data, int LEN, int var_counter, int num_checker, int let_checker, int num_counter):&#160;logic_layer.c']]],
  ['parse_5fstorage_3',['PARSE_STORAGE',['../struct_p_a_r_s_e___s_t_o_r_a_g_e.html',1,'']]],
  ['patt2_4',['PATT2',['../struct_f_s_m_c___bank2___type_def.html#a9c1bc909ec5ed32df45444488ea6668b',1,'FSMC_Bank2_TypeDef']]],
  ['patt3_5',['PATT3',['../struct_f_s_m_c___bank3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e',1,'FSMC_Bank3_TypeDef']]],
  ['patt4_6',['PATT4',['../struct_f_s_m_c___bank4___type_def.html#a955cad1aab7fb2d5b6e216cb29b5e7e2',1,'FSMC_Bank4_TypeDef']]],
  ['pclk1_5ffrequency_7',['PCLK1_Frequency',['../struct_r_c_c___clocks_type_def.html#a9045b24904bde572d479e85c6d2801f6',1,'RCC_ClocksTypeDef']]],
  ['pclk2_5ffrequency_8',['PCLK2_Frequency',['../struct_r_c_c___clocks_type_def.html#a45ada83b2d388a60ed994451f260f389',1,'RCC_ClocksTypeDef']]],
  ['pcr2_9',['PCR2',['../struct_f_s_m_c___bank2___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a',1,'FSMC_Bank2_TypeDef']]],
  ['pcr3_10',['PCR3',['../struct_f_s_m_c___bank3___type_def.html#a73861fa74b83973fa1b5f92735c042ef',1,'FSMC_Bank3_TypeDef']]],
  ['pcr4_11',['PCR4',['../struct_f_s_m_c___bank4___type_def.html#a2f02e7acfbd7e549ede84633215eb6a1',1,'FSMC_Bank4_TypeDef']]],
  ['pendsv_5firqn_12',['PendSV_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2',1,'stm32f4xx.h']]],
  ['periph_5fbase_13',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32f4xx.h']]],
  ['periph_5fbb_5fbase_14',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32f4xx.h']]],
  ['peripheral_20clocks_20configuration_20functions_15',['Peripheral clocks configuration functions',['../group___r_c_c___group3.html',1,'']]],
  ['peripheral_5fdeclaration_16',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5fmemory_5fmap_17',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_18',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_19',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['pfr_20',['PFR',['../group___c_m_s_i_s__core___debug_functions.html#ga00a6649cfac6bbadee51d6ba4c73001d',1,'SCB_Type']]],
  ['pio4_21',['PIO4',['../struct_f_s_m_c___bank4___type_def.html#ac53cd7a08093a4ae8f4de4bcff67a64f',1,'FSMC_Bank4_TypeDef']]],
  ['pllcfgr_22',['PLLCFGR',['../struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd',1,'RCC_TypeDef']]],
  ['plli2scfgr_23',['PLLI2SCFGR',['../struct_r_c_c___type_def.html#a2d08d5f995ed77228eb56741184a1bb6',1,'RCC_TypeDef']]],
  ['pmc_24',['PMC',['../struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a',1,'SYSCFG_TypeDef']]],
  ['pmem2_25',['PMEM2',['../struct_f_s_m_c___bank2___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d',1,'FSMC_Bank2_TypeDef']]],
  ['pmem3_26',['PMEM3',['../struct_f_s_m_c___bank3___type_def.html#aba8981e4f06cfb3db7d9959242052f80',1,'FSMC_Bank3_TypeDef']]],
  ['pmem4_27',['PMEM4',['../struct_f_s_m_c___bank4___type_def.html#a3f82cc749845fb0dd7dfa8121d96b663',1,'FSMC_Bank4_TypeDef']]],
  ['port_28',['PORT',['../group___c_m_s_i_s__core___debug_functions.html#ga95d6dd68e2d2d252ef38c97738b31bd8',1,'ITM_Type']]],
  ['power_29',['POWER',['../struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7',1,'SDIO_TypeDef']]],
  ['pr_30',['PR',['../struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af',1,'EXTI_TypeDef::PR()'],['../struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af',1,'IWDG_TypeDef::PR()']]],
  ['prer_31',['PRER',['../struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b',1,'RTC_TypeDef']]],
  ['psc_32',['PSC',['../struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600',1,'TIM_TypeDef']]],
  ['pupdr_33',['PUPDR',['../struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727',1,'GPIO_TypeDef']]],
  ['pvd_5firqn_34',['PVD_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fcsbf_35',['PWR_CR_CSBF',['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fcwuf_36',['PWR_CR_CWUF',['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fdbp_37',['PWR_CR_DBP',['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5ffpds_38',['PWR_CR_FPDS',['../group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5flpds_39',['PWR_CR_LPDS',['../group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpdds_40',['PWR_CR_PDDS',['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_41',['PWR_CR_PLS',['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f0_42',['PWR_CR_PLS_0',['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f1_43',['PWR_CR_PLS_1',['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f2_44',['PWR_CR_PLS_2',['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev0_45',['PWR_CR_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev1_46',['PWR_CR_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev2_47',['PWR_CR_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev3_48',['PWR_CR_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev4_49',['PWR_CR_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev5_50',['PWR_CR_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev6_51',['PWR_CR_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev7_52',['PWR_CR_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpvde_53',['PWR_CR_PVDE',['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fvos_54',['PWR_CR_VOS',['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fbre_55',['PWR_CSR_BRE',['../group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fbrr_56',['PWR_CSR_BRR',['../group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fewup_57',['PWR_CSR_EWUP',['../group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fpvdo_58',['PWR_CSR_PVDO',['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fsbf_59',['PWR_CSR_SBF',['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fvosrdy_60',['PWR_CSR_VOSRDY',['../group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fwuf_61',['PWR_CSR_WUF',['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'stm32f4xx.h']]],
  ['pwr_5ftypedef_62',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]]
];
