Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55ddd6a6b9d2407fb200e6896d4adf2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.flopenr(x=32)
Compiling module xil_defaultlib.mux2(W=32)
Compiling module xil_defaultlib.mux2(W=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
