/***********************************************************************/
/*                                                                     */
/*  FILE        :intprg.c                                              */
/*  DATE        :Tue, Oct 21, 2008                                     */
/*  DESCRIPTION :interrupt program.                                    */
/*  CPU GROUP   :87                                                    */
/*                                                                     */
/*  This file is generated by Renesas Project Generator (Ver.4.8).     */
/*                                                                     */
/***********************************************************************/

/***************************************************************************
 *  COMPILER for M16C/80,M32C/80
 *  Copyright(c) 2004 Renesas Technology Corp.
 *  And Renesas Solutions Corp.,All Rights Reserved.                             *
 *  intprg.c : define variable vector table for M32C/87
 *
 *
 * $Date: 2005/11/24 07:15:38 $
 * $Revision: 1.4 $
 **************************************************************************/

// BRK                (software int 0)
#pragma interrupt    _brk(vect=0)
void _brk(void){}

// vector 1 reserved
// vector 2 reserved
// vector 3 reserved
// vector 4 reserved
// vector 5 reserved
// vector 6 reserved
// vector 7 reserved

// DMA0                (software int 8)
#pragma interrupt    _dma0(vect=8)
void _dma0(void){}

// DMA1                (software int 9)
#pragma interrupt    _dma1(vect=9)
void _dma1(void){}

// DMA2                (software int 10)
#pragma interrupt    _dma2(vect=10)
void _dma2(void){}

// DMA3                (software int 11)
#pragma interrupt    _dma3(vect=11)
void _dma3(void){}

// TIMER A0            (software int 12)
#pragma interrupt    _timer_a0(vect=12)
void _timer_a0(void){}

// TIMER A1            (software int 13)
#pragma interrupt    _timer_a1(vect=13)
void _timer_a1(void){}

// TIMER A2            (software int 14)
#pragma interrupt    _timer_a2(vect=14)
void _timer_a2(void){}

// TIMER A3            (software int 15)
#pragma interrupt    _timer_a3(vect=15)
void _timer_a3(void){}

// TIMER A4            (software int 16)
#pragma interrupt    _timer_a4(vect=16)
void _timer_a4(void){}

#if defined (__STANDARD_IO__) && (defined(__FOUSB__) ||  defined(__E8__))
// uart0 can't be used
#else
// uart0 trance/NACK        (software int 17)
#pragma interrupt    _uart0_trance(vect=17)
void _uart0_trance(void){}
#endif

// uart0 receive/ACK        (software int 18)
#pragma interrupt    _uart0_receive(vect=18)
void _uart0_receive(void){}

#if defined(__STANDARD_IO__) || defined(__FOUSB__) || defined(__E8__)
// uart1 can't be used
#else
// uart1 trance/NACK        (software int 19)
#pragma interrupt    _uart1_trance(vect=19)
void _uart1_trance(void){}
#endif

// uart1 receive/ACK        (software int 20)
#pragma interrupt    _uart1_receive(vect=20)
void _uart1_receive(void){}

// TIMER B0            (software int 21)
#pragma interrupt    _timer_b0(vect=21)
void _timer_b0(void){}

// TIMER B1            (software int 22)
#pragma interrupt    _timer_b1(vect=22)
void _timer_b1(void){}

// TIMER B2            (software int 23)
#pragma interrupt    _timer_b2(vect=23)
void _timer_b2(void){}

// TIMER B3            (software int 24)
#pragma interrupt    _timer_b3(vect=24)
void _timer_b3(void){}

// TIMER B4            (software int 25)
#pragma interrupt    _timer_b4(vect=25)
void _timer_b4(void){}

// INT5                (software int 26)
#pragma interrupt    _int5(vect=26)
void _int5(void){}

// INT4                (software int 27)
#pragma interrupt    _int4(vect=27)
void _int4(void){}

// INT3                (software int 28)
#pragma interrupt    _int3(vect=28)
void _int3(void){}

// INT2                (software int 29)
#pragma interrupt    _int2(vect=29)
void _int2(void){}

// INT1                (software int 30)
#pragma interrupt    _int1(vect=30)
void _int1(void){}

// INT0                (software int 31)
#pragma interrupt    _int0(vect=31)
void _int0(void){}

// Timer B5            (software int 32)
#pragma interrupt    _timer_b5(vect=32)
void _timer_b5(void){}

// uart2 trance/NACK        (software int 33)
#pragma interrupt    _uart2_trance(vect=33)
void _uart2_trance(void){}

// uart2 receive/ACK        (software int 34)
#pragma interrupt    _uart2_receive(vect=34)
void _uart2_receive(void){}

// uart3 trance/NACK        (software int 35)
#pragma interrupt    _uart3_trance(vect=35)
void _uart3_trance(void){}

// uart3 receive/ACK        (software int 36)
#pragma interrupt    _uart3_receive(vect=36)
void _uart3_receive(void){}

// uart4 trance/NACK        (software int 37)
#pragma interrupt    _uart4_trance(vect=37)
void _uart4_trance(void){}

// uart4 receive/ACK        (software int 38)
#pragma interrupt    _uart4_receive(vect=38)
void _uart4_receive(void){}

// Bus Collision/start/stop condition(uart2)        (software int 39)
#pragma interrupt    _bus_collision_u2(vect=39)
void _bus_collision_u2(void){}

// Bus Collision/start/stop condition(uart3 or uart0)    (software int 40)
#pragma interrupt    _bus_collision_u3(vect=40)
void _bus_collision_u3(void){}

// Bus Collision/start/stop condition(uart4 or uart1)    (software int 41)
#pragma interrupt    _bus_collision_u4(vect=41)
void _bus_collision_u4(void){}

// A/D0                (software int 42)
#pragma interrupt    _ad0(vect=42)
void _ad0(void){}

// input key            (software int 43)
#pragma interrupt    _input_key(vect=43)
void _input_key(void){}

// intelligent I/O interrupt 0,can3            (software int 44)
#pragma interrupt    _intelligent_io_int0(vect=44)
void _intelligent_io_int0(void){}

// intelligent I/O interrupt 1,can4            (software int 45)
#pragma interrupt    _intelligent_io_int1(vect=45)
void _intelligent_io_int1(void){}

// intelligent I/O interrupt 2                (software int 46)
#pragma interrupt    _intelligent_io_int2(vect=46)
void _intelligent_io_int2(void){}

// intelligent I/O interrupt 3                (software int 47)
#pragma interrupt    _intelligent_io_int3(vect=47)
void _intelligent_io_int3(void){}

// intelligent I/O interrupt 4                (software int 48)
#pragma interrupt    _intelligent_io_int4(vect=48)
void _intelligent_io_int4(void){}

// intelligent I/O interrupt 5,can5            (software int 49)
#pragma interrupt    _intelligent_io_int5(vect=49)
void _intelligent_io_int5(void){}

// intelligent I/O interrupt 6                (software int 50)
#pragma interrupt    _intelligent_io_int6(vect=50)
void _intelligent_io_int6(void){}

// intelligent I/O interrupt 7                (software int 51)
#pragma interrupt    _intelligent_io_int7(vect=51)
void _intelligent_io_int7(void){}

// intelligent I/O interrupt 8                (software int 52)
#pragma interrupt    _intelligent_io_int8(vect=52)
void _intelligent_io_int8(void){}

// intelligent I/O interrupt 9,can0            (software int 53)
#pragma interrupt    _intelligent_io_int9(vect=53)
void _intelligent_io_int9(void){}

// intelligent I/O interrupt 10,can1            (software int 54)
#pragma interrupt    _intelligent_io_int10(vect=54)
void _intelligent_io_int10(void){}

// vector 55 for MR308
// vector 56 reserved

// intelligent I/O interrupt 11,can2            (software int 57)
#pragma interrupt    _intelligent_io_int11(vect=57)
void _intelligent_io_int11(void){}

// software int 58 for for user or MR308
// software int 59 for for user or MR308
// software int 60 for for user or MR308
// software int 61 for for user or MR308
// software int 62 for for user or MR308
// software int 63 for for user or MR308


