<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='98' type='332'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='97'>// Vector arithmetic negation</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1150' c='_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7717' u='r' c='_ZNK4llvm21AArch64TargetLowering22LowerVectorSRA_SRL_SHLENS_7SDValueERNS_12SelectionDAGE'/>
