============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 18:26:51 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6271 instances
RUN-0007 : 2457 luts, 2233 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7417 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4939 nets have 2 pins
RUN-1001 : 1559 nets have [3 - 5] pins
RUN-1001 : 759 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1413     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6269 instances, 2457 luts, 2233 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1843 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29667, tnet num: 7415, tinst num: 6269, tnode num: 37007, tedge num: 48975.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.151204s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (100.4%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.295297s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.79606e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6269.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22165e+06, overlap = 44.25
PHY-3002 : Step(2): len = 1.05162e+06, overlap = 44.75
PHY-3002 : Step(3): len = 610658, overlap = 62.1562
PHY-3002 : Step(4): len = 519077, overlap = 79.25
PHY-3002 : Step(5): len = 437222, overlap = 91.1875
PHY-3002 : Step(6): len = 384395, overlap = 116.219
PHY-3002 : Step(7): len = 341229, overlap = 139.156
PHY-3002 : Step(8): len = 305177, overlap = 162.375
PHY-3002 : Step(9): len = 272475, overlap = 199.031
PHY-3002 : Step(10): len = 242487, overlap = 234.094
PHY-3002 : Step(11): len = 227391, overlap = 240.406
PHY-3002 : Step(12): len = 213622, overlap = 252.062
PHY-3002 : Step(13): len = 202250, overlap = 265.531
PHY-3002 : Step(14): len = 187447, overlap = 282.25
PHY-3002 : Step(15): len = 180159, overlap = 292.188
PHY-3002 : Step(16): len = 171729, overlap = 309.438
PHY-3002 : Step(17): len = 164421, overlap = 320.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15261e-05
PHY-3002 : Step(18): len = 178579, overlap = 234.125
PHY-3002 : Step(19): len = 186260, overlap = 227.406
PHY-3002 : Step(20): len = 189047, overlap = 178.594
PHY-3002 : Step(21): len = 205693, overlap = 154.562
PHY-3002 : Step(22): len = 217837, overlap = 102.906
PHY-3002 : Step(23): len = 222702, overlap = 76.7812
PHY-3002 : Step(24): len = 215938, overlap = 70.7812
PHY-3002 : Step(25): len = 210751, overlap = 68.2812
PHY-3002 : Step(26): len = 203026, overlap = 68.5312
PHY-3002 : Step(27): len = 197539, overlap = 58.2188
PHY-3002 : Step(28): len = 194215, overlap = 62.875
PHY-3002 : Step(29): len = 189721, overlap = 60.5938
PHY-3002 : Step(30): len = 188222, overlap = 58.2812
PHY-3002 : Step(31): len = 187035, overlap = 56.5312
PHY-3002 : Step(32): len = 183174, overlap = 59.2188
PHY-3002 : Step(33): len = 180488, overlap = 65.6875
PHY-3002 : Step(34): len = 179907, overlap = 67.6562
PHY-3002 : Step(35): len = 174498, overlap = 66.9062
PHY-3002 : Step(36): len = 173820, overlap = 66.0625
PHY-3002 : Step(37): len = 171367, overlap = 63.625
PHY-3002 : Step(38): len = 170705, overlap = 61.625
PHY-3002 : Step(39): len = 168396, overlap = 61.3438
PHY-3002 : Step(40): len = 168004, overlap = 61.6875
PHY-3002 : Step(41): len = 167382, overlap = 64.5312
PHY-3002 : Step(42): len = 165510, overlap = 63.0312
PHY-3002 : Step(43): len = 164614, overlap = 55.375
PHY-3002 : Step(44): len = 162359, overlap = 55.25
PHY-3002 : Step(45): len = 162190, overlap = 55.2188
PHY-3002 : Step(46): len = 160986, overlap = 59.4375
PHY-3002 : Step(47): len = 160361, overlap = 55.6875
PHY-3002 : Step(48): len = 158781, overlap = 56.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.30523e-05
PHY-3002 : Step(49): len = 159634, overlap = 52.0312
PHY-3002 : Step(50): len = 159758, overlap = 54.2812
PHY-3002 : Step(51): len = 160608, overlap = 53.5625
PHY-3002 : Step(52): len = 160788, overlap = 53.6875
PHY-3002 : Step(53): len = 159496, overlap = 52.5625
PHY-3002 : Step(54): len = 159486, overlap = 52.5
PHY-3002 : Step(55): len = 159200, overlap = 52.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.61046e-05
PHY-3002 : Step(56): len = 161454, overlap = 49.625
PHY-3002 : Step(57): len = 161857, overlap = 49.6875
PHY-3002 : Step(58): len = 169380, overlap = 35.0312
PHY-3002 : Step(59): len = 174632, overlap = 30.3438
PHY-3002 : Step(60): len = 171656, overlap = 45.0312
PHY-3002 : Step(61): len = 171480, overlap = 43.5312
PHY-3002 : Step(62): len = 172346, overlap = 45.5312
PHY-3002 : Step(63): len = 173378, overlap = 44.9688
PHY-3002 : Step(64): len = 174155, overlap = 46.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.82944e-05
PHY-3002 : Step(65): len = 173832, overlap = 44.8438
PHY-3002 : Step(66): len = 173932, overlap = 44.8438
PHY-3002 : Step(67): len = 183169, overlap = 30.1562
PHY-3002 : Step(68): len = 187830, overlap = 30.6562
PHY-3002 : Step(69): len = 186758, overlap = 29.2188
PHY-3002 : Step(70): len = 187804, overlap = 38.4375
PHY-3002 : Step(71): len = 187504, overlap = 38.2812
PHY-3002 : Step(72): len = 187475, overlap = 37.4062
PHY-3002 : Step(73): len = 185675, overlap = 41.9062
PHY-3002 : Step(74): len = 185594, overlap = 41.9062
PHY-3002 : Step(75): len = 185809, overlap = 41.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000156818
PHY-3002 : Step(76): len = 187802, overlap = 35.4062
PHY-3002 : Step(77): len = 188383, overlap = 35.4062
PHY-3002 : Step(78): len = 189397, overlap = 35.4062
PHY-3002 : Step(79): len = 190488, overlap = 39.9062
PHY-3002 : Step(80): len = 192259, overlap = 38.1562
PHY-3002 : Step(81): len = 197042, overlap = 29.1562
PHY-3002 : Step(82): len = 198606, overlap = 31.5625
PHY-3002 : Step(83): len = 200644, overlap = 31.125
PHY-3002 : Step(84): len = 204621, overlap = 35.6875
PHY-3002 : Step(85): len = 206192, overlap = 35.4375
PHY-3002 : Step(86): len = 205983, overlap = 26.3438
PHY-3002 : Step(87): len = 205432, overlap = 33.0938
PHY-3002 : Step(88): len = 205678, overlap = 30.25
PHY-3002 : Step(89): len = 205979, overlap = 27.7812
PHY-3002 : Step(90): len = 205623, overlap = 25.125
PHY-3002 : Step(91): len = 204670, overlap = 22.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000296832
PHY-3002 : Step(92): len = 205368, overlap = 22.8438
PHY-3002 : Step(93): len = 205994, overlap = 22.8438
PHY-3002 : Step(94): len = 206353, overlap = 22.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021329s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (219.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 245016, over cnt = 988(2%), over = 4707, worst = 30
PHY-1001 : End global iterations;  0.400588s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (152.1%)

PHY-1001 : Congestion index: top1 = 58.92, top5 = 42.78, top10 = 34.99, top15 = 30.34.
PHY-3001 : End congestion estimation;  0.512797s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (140.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170945s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.79385e-06
PHY-3002 : Step(95): len = 194912, overlap = 48.1875
PHY-3002 : Step(96): len = 194509, overlap = 48.9688
PHY-3002 : Step(97): len = 185378, overlap = 48.3125
PHY-3002 : Step(98): len = 181824, overlap = 54.7188
PHY-3002 : Step(99): len = 174930, overlap = 51.375
PHY-3002 : Step(100): len = 172272, overlap = 51.4688
PHY-3002 : Step(101): len = 168390, overlap = 49.0312
PHY-3002 : Step(102): len = 168775, overlap = 49.8438
PHY-3002 : Step(103): len = 166221, overlap = 51.3438
PHY-3002 : Step(104): len = 164492, overlap = 56.125
PHY-3002 : Step(105): len = 163615, overlap = 53.8438
PHY-3002 : Step(106): len = 161276, overlap = 53.25
PHY-3002 : Step(107): len = 160156, overlap = 61.5938
PHY-3002 : Step(108): len = 158311, overlap = 62.125
PHY-3002 : Step(109): len = 155301, overlap = 71.3125
PHY-3002 : Step(110): len = 154639, overlap = 65.3125
PHY-3002 : Step(111): len = 154043, overlap = 60.9062
PHY-3002 : Step(112): len = 153961, overlap = 63.4062
PHY-3002 : Step(113): len = 153052, overlap = 74.7188
PHY-3002 : Step(114): len = 153789, overlap = 77.3438
PHY-3002 : Step(115): len = 151863, overlap = 81.0312
PHY-3002 : Step(116): len = 152052, overlap = 78.6875
PHY-3002 : Step(117): len = 152532, overlap = 75.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55877e-05
PHY-3002 : Step(118): len = 152529, overlap = 74.8438
PHY-3002 : Step(119): len = 152529, overlap = 74.8438
PHY-3002 : Step(120): len = 152220, overlap = 70.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.11754e-05
PHY-3002 : Step(121): len = 160999, overlap = 65.3125
PHY-3002 : Step(122): len = 161811, overlap = 68.5312
PHY-3002 : Step(123): len = 163444, overlap = 68.5312
PHY-3002 : Step(124): len = 164056, overlap = 64.125
PHY-3002 : Step(125): len = 165553, overlap = 61.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.23508e-05
PHY-3002 : Step(126): len = 168737, overlap = 58.6875
PHY-3002 : Step(127): len = 169823, overlap = 53.5312
PHY-3002 : Step(128): len = 185527, overlap = 44.2188
PHY-3002 : Step(129): len = 198783, overlap = 37.6875
PHY-3002 : Step(130): len = 188638, overlap = 37.2188
PHY-3002 : Step(131): len = 187731, overlap = 38.125
PHY-3002 : Step(132): len = 180182, overlap = 39.5312
PHY-3002 : Step(133): len = 182521, overlap = 38.625
PHY-3002 : Step(134): len = 182521, overlap = 38.625
PHY-3002 : Step(135): len = 181499, overlap = 40.0312
PHY-3002 : Step(136): len = 181396, overlap = 40.2188
PHY-3002 : Step(137): len = 180663, overlap = 45.1562
PHY-3002 : Step(138): len = 181668, overlap = 45.2188
PHY-3002 : Step(139): len = 183219, overlap = 42.9688
PHY-3002 : Step(140): len = 185064, overlap = 38.0938
PHY-3002 : Step(141): len = 186550, overlap = 35.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000124702
PHY-3002 : Step(142): len = 188142, overlap = 31.7188
PHY-3002 : Step(143): len = 188540, overlap = 31.5938
PHY-3002 : Step(144): len = 193492, overlap = 29.4062
PHY-3002 : Step(145): len = 197697, overlap = 24.6875
PHY-3002 : Step(146): len = 193427, overlap = 23.375
PHY-3002 : Step(147): len = 193116, overlap = 23.375
PHY-3002 : Step(148): len = 192225, overlap = 22.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000249403
PHY-3002 : Step(149): len = 198053, overlap = 21.8438
PHY-3002 : Step(150): len = 202971, overlap = 20
PHY-3002 : Step(151): len = 214094, overlap = 15.125
PHY-3002 : Step(152): len = 218793, overlap = 12.4375
PHY-3002 : Step(153): len = 215464, overlap = 13.4375
PHY-3002 : Step(154): len = 214200, overlap = 13.0625
PHY-3002 : Step(155): len = 211179, overlap = 14.1875
PHY-3002 : Step(156): len = 208287, overlap = 11.9375
PHY-3002 : Step(157): len = 209578, overlap = 10.8125
PHY-3002 : Step(158): len = 210213, overlap = 10.375
PHY-3002 : Step(159): len = 211714, overlap = 8.4375
PHY-3002 : Step(160): len = 212666, overlap = 6.5625
PHY-3002 : Step(161): len = 213201, overlap = 5.6875
PHY-3002 : Step(162): len = 212464, overlap = 4.875
PHY-3002 : Step(163): len = 211322, overlap = 5.1875
PHY-3002 : Step(164): len = 210822, overlap = 5.9375
PHY-3002 : Step(165): len = 210406, overlap = 5.4375
PHY-3002 : Step(166): len = 210619, overlap = 5.0625
PHY-3002 : Step(167): len = 210931, overlap = 5.125
PHY-3002 : Step(168): len = 210855, overlap = 4.3125
PHY-3002 : Step(169): len = 211152, overlap = 3.78125
PHY-3002 : Step(170): len = 211487, overlap = 3.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000498806
PHY-3002 : Step(171): len = 212838, overlap = 3.625
PHY-3002 : Step(172): len = 214954, overlap = 3.4375
PHY-3002 : Step(173): len = 217251, overlap = 2.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000834754
PHY-3002 : Step(174): len = 218124, overlap = 2.4375
PHY-3002 : Step(175): len = 220793, overlap = 2.125
PHY-3002 : Step(176): len = 226029, overlap = 2.125
PHY-3002 : Step(177): len = 231739, overlap = 1.6875
PHY-3002 : Step(178): len = 234578, overlap = 1.125
PHY-3002 : Step(179): len = 235668, overlap = 0.625
PHY-3002 : Step(180): len = 236319, overlap = 0.5
PHY-3002 : Step(181): len = 236450, overlap = 0.5
PHY-3002 : Step(182): len = 235714, overlap = 1
PHY-3002 : Step(183): len = 234582, overlap = 1
PHY-3002 : Step(184): len = 233633, overlap = 1
PHY-3002 : Step(185): len = 232794, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9/7417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 275824, over cnt = 1035(2%), over = 3942, worst = 22
PHY-1001 : End global iterations;  0.419022s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (182.7%)

PHY-1001 : Congestion index: top1 = 46.81, top5 = 36.77, top10 = 31.16, top15 = 27.62.
PHY-3001 : End congestion estimation;  0.544658s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (166.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172966s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84921e-05
PHY-3002 : Step(186): len = 232719, overlap = 78.0312
PHY-3002 : Step(187): len = 234656, overlap = 63.9375
PHY-3002 : Step(188): len = 232190, overlap = 51.75
PHY-3002 : Step(189): len = 231854, overlap = 51.7188
PHY-3002 : Step(190): len = 228640, overlap = 51.2188
PHY-3002 : Step(191): len = 223441, overlap = 45.625
PHY-3002 : Step(192): len = 223076, overlap = 45.2812
PHY-3002 : Step(193): len = 220004, overlap = 39.2812
PHY-3002 : Step(194): len = 219677, overlap = 39.7188
PHY-3002 : Step(195): len = 216970, overlap = 40.0312
PHY-3002 : Step(196): len = 214682, overlap = 41.2812
PHY-3002 : Step(197): len = 214429, overlap = 40.625
PHY-3002 : Step(198): len = 212449, overlap = 43.9688
PHY-3002 : Step(199): len = 211571, overlap = 41.5312
PHY-3002 : Step(200): len = 211571, overlap = 41.5312
PHY-3002 : Step(201): len = 210623, overlap = 41.2188
PHY-3002 : Step(202): len = 210531, overlap = 41.0312
PHY-3002 : Step(203): len = 210531, overlap = 41.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000196984
PHY-3002 : Step(204): len = 215508, overlap = 42.7812
PHY-3002 : Step(205): len = 218220, overlap = 41.8438
PHY-3002 : Step(206): len = 221281, overlap = 39.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000393968
PHY-3002 : Step(207): len = 222062, overlap = 35
PHY-3002 : Step(208): len = 224388, overlap = 32.5938
PHY-3002 : Step(209): len = 229142, overlap = 30.3125
PHY-3002 : Step(210): len = 232219, overlap = 28.5312
PHY-3002 : Step(211): len = 232284, overlap = 28.9375
PHY-3002 : Step(212): len = 231762, overlap = 29.0312
PHY-3002 : Step(213): len = 231419, overlap = 28.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000787936
PHY-3002 : Step(214): len = 233978, overlap = 28.8438
PHY-3002 : Step(215): len = 234514, overlap = 28.3438
PHY-3002 : Step(216): len = 234947, overlap = 27.9062
PHY-3002 : Step(217): len = 235433, overlap = 27.2812
PHY-3002 : Step(218): len = 236664, overlap = 26.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29667, tnet num: 7415, tinst num: 6269, tnode num: 37007, tedge num: 48975.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.190266s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (99.8%)

RUN-1004 : used memory is 310 MB, reserved memory is 292 MB, peak memory is 322 MB
OPT-1001 : Total overflow 210.88 peak overflow 2.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 215/7417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 295296, over cnt = 1002(2%), over = 3041, worst = 17
PHY-1001 : End global iterations;  0.431654s wall, 0.812500s user + 0.140625s system = 0.953125s CPU (220.8%)

PHY-1001 : Congestion index: top1 = 39.35, top5 = 31.65, top10 = 27.78, top15 = 25.29.
PHY-1001 : End incremental global routing;  0.552235s wall, 0.937500s user + 0.140625s system = 1.078125s CPU (195.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.232905s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.919658s wall, 1.312500s user + 0.140625s system = 1.453125s CPU (158.0%)

OPT-1001 : Current memory(MB): used = 319, reserve = 300, peak = 322.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5966/7417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 295296, over cnt = 1002(2%), over = 3041, worst = 17
PHY-1002 : len = 303768, over cnt = 627(1%), over = 1675, worst = 13
PHY-1002 : len = 311496, over cnt = 263(0%), over = 664, worst = 11
PHY-1002 : len = 314440, over cnt = 135(0%), over = 338, worst = 11
PHY-1002 : len = 316984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.399975s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (175.8%)

PHY-1001 : Congestion index: top1 = 33.12, top5 = 27.98, top10 = 25.28, top15 = 23.40.
OPT-1001 : End congestion update;  0.508529s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (156.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.134599s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.643272s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (145.7%)

OPT-1001 : Current memory(MB): used = 321, reserve = 303, peak = 322.
OPT-1001 : End physical optimization;  2.809673s wall, 3.656250s user + 0.218750s system = 3.875000s CPU (137.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2457 LUT to BLE ...
SYN-4008 : Packed 2457 LUT and 1137 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 571 SEQ with LUT/SLICE
SYN-4006 : 916 single LUT's are left
SYN-4006 : 525 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2982/5623 primitive instances ...
PHY-3001 : End packing;  0.289179s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3287 instances
RUN-1001 : 1558 mslices, 1557 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6353 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3842 nets have 2 pins
RUN-1001 : 1578 nets have [3 - 5] pins
RUN-1001 : 772 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3285 instances, 3115 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1074 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 237057, Over = 51.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3093/6353.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 306392, over cnt = 387(1%), over = 580, worst = 6
PHY-1002 : len = 308176, over cnt = 209(0%), over = 288, worst = 4
PHY-1002 : len = 309496, over cnt = 111(0%), over = 158, worst = 4
PHY-1002 : len = 310384, over cnt = 55(0%), over = 69, worst = 3
PHY-1002 : len = 311136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.602622s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (140.0%)

PHY-1001 : Congestion index: top1 = 31.70, top5 = 27.13, top10 = 24.53, top15 = 22.73.
PHY-3001 : End congestion estimation;  0.743792s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (132.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25812, tnet num: 6351, tinst num: 3285, tnode num: 31122, tedge num: 44447.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.289561s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (99.4%)

RUN-1004 : used memory is 329 MB, reserved memory is 311 MB, peak memory is 329 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.463937s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.62332e-05
PHY-3002 : Step(219): len = 227199, overlap = 50.25
PHY-3002 : Step(220): len = 223435, overlap = 51.25
PHY-3002 : Step(221): len = 213953, overlap = 63
PHY-3002 : Step(222): len = 210183, overlap = 67
PHY-3002 : Step(223): len = 207793, overlap = 72.25
PHY-3002 : Step(224): len = 205767, overlap = 72.25
PHY-3002 : Step(225): len = 204978, overlap = 75.25
PHY-3002 : Step(226): len = 204203, overlap = 72.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.24664e-05
PHY-3002 : Step(227): len = 208508, overlap = 63.25
PHY-3002 : Step(228): len = 210597, overlap = 61
PHY-3002 : Step(229): len = 216802, overlap = 53
PHY-3002 : Step(230): len = 215703, overlap = 52
PHY-3002 : Step(231): len = 215703, overlap = 52
PHY-3002 : Step(232): len = 215155, overlap = 52
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000144933
PHY-3002 : Step(233): len = 224258, overlap = 40
PHY-3002 : Step(234): len = 227439, overlap = 39
PHY-3002 : Step(235): len = 228923, overlap = 36.5
PHY-3002 : Step(236): len = 229254, overlap = 35.75
PHY-3002 : Step(237): len = 229168, overlap = 33.75
PHY-3002 : Step(238): len = 229638, overlap = 32.25
PHY-3002 : Step(239): len = 230001, overlap = 31.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000268745
PHY-3002 : Step(240): len = 235346, overlap = 27.25
PHY-3002 : Step(241): len = 237741, overlap = 27.25
PHY-3002 : Step(242): len = 241301, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.921869s wall, 0.671875s user + 1.890625s system = 2.562500s CPU (278.0%)

PHY-3001 : Trial Legalized: Len = 260280
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 302/6353.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322224, over cnt = 530(1%), over = 853, worst = 7
PHY-1002 : len = 324904, over cnt = 336(0%), over = 475, worst = 6
PHY-1002 : len = 328408, over cnt = 123(0%), over = 156, worst = 4
PHY-1002 : len = 329584, over cnt = 35(0%), over = 40, worst = 2
PHY-1002 : len = 329976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.864626s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (169.9%)

PHY-1001 : Congestion index: top1 = 34.07, top5 = 28.37, top10 = 25.48, top15 = 23.52.
PHY-3001 : End congestion estimation;  1.018749s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (158.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161130s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.85379e-05
PHY-3002 : Step(243): len = 248655, overlap = 1
PHY-3002 : Step(244): len = 240585, overlap = 6
PHY-3002 : Step(245): len = 238175, overlap = 6.25
PHY-3002 : Step(246): len = 237536, overlap = 6.25
PHY-3002 : Step(247): len = 237014, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009085s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.0%)

PHY-3001 : Legalized: Len = 243241, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021657s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.1%)

PHY-3001 : 31 instances has been re-located, deltaX = 2, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 243627, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25812, tnet num: 6351, tinst num: 3285, tnode num: 31122, tedge num: 44447.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.340551s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.2%)

RUN-1004 : used memory is 328 MB, reserved memory is 312 MB, peak memory is 336 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2491/6353.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311080, over cnt = 433(1%), over = 649, worst = 6
PHY-1002 : len = 313168, over cnt = 246(0%), over = 333, worst = 5
PHY-1002 : len = 315440, over cnt = 100(0%), over = 128, worst = 3
PHY-1002 : len = 316408, over cnt = 39(0%), over = 49, worst = 3
PHY-1002 : len = 316944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.642162s wall, 1.046875s user + 0.171875s system = 1.218750s CPU (189.8%)

PHY-1001 : Congestion index: top1 = 33.28, top5 = 27.79, top10 = 24.87, top15 = 22.97.
PHY-1001 : End incremental global routing;  0.787731s wall, 1.203125s user + 0.171875s system = 1.375000s CPU (174.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.172101s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.086807s wall, 1.500000s user + 0.171875s system = 1.671875s CPU (153.8%)

OPT-1001 : Current memory(MB): used = 331, reserve = 314, peak = 336.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5354/6353.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041414s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.2%)

PHY-1001 : Congestion index: top1 = 33.28, top5 = 27.79, top10 = 24.87, top15 = 22.97.
OPT-1001 : End congestion update;  0.162936s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121789s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.6%)

OPT-0007 : Start: WNS 4195 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.284852s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.7%)

OPT-1001 : Current memory(MB): used = 332, reserve = 316, peak = 336.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120483s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5354/6353.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042798s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.5%)

PHY-1001 : Congestion index: top1 = 33.28, top5 = 27.79, top10 = 24.87, top15 = 22.97.
PHY-1001 : End incremental global routing;  0.167004s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.161252s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5354/6353.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044112s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.3%)

PHY-1001 : Congestion index: top1 = 33.28, top5 = 27.79, top10 = 24.87, top15 = 22.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125689s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4195 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.506177s wall, 3.921875s user + 0.171875s system = 4.093750s CPU (116.8%)

RUN-1003 : finish command "place" in  22.945262s wall, 41.562500s user + 11.671875s system = 53.234375s CPU (232.0%)

RUN-1004 : used memory is 308 MB, reserved memory is 290 MB, peak memory is 336 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3287 instances
RUN-1001 : 1558 mslices, 1557 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6353 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3842 nets have 2 pins
RUN-1001 : 1578 nets have [3 - 5] pins
RUN-1001 : 772 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25812, tnet num: 6351, tinst num: 3285, tnode num: 31122, tedge num: 44447.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.277916s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.0%)

RUN-1004 : used memory is 326 MB, reserved memory is 309 MB, peak memory is 360 MB
PHY-1001 : 1558 mslices, 1557 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 300648, over cnt = 562(1%), over = 916, worst = 8
PHY-1002 : len = 303536, over cnt = 371(1%), over = 540, worst = 8
PHY-1002 : len = 307216, over cnt = 153(0%), over = 224, worst = 6
PHY-1002 : len = 309536, over cnt = 14(0%), over = 25, worst = 4
PHY-1002 : len = 309768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.841845s wall, 1.265625s user + 0.109375s system = 1.375000s CPU (163.3%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 27.62, top10 = 24.72, top15 = 22.82.
PHY-1001 : End global routing;  0.974600s wall, 1.406250s user + 0.109375s system = 1.515625s CPU (155.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 355, reserve = 337, peak = 360.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 610, reserve = 595, peak = 610.
PHY-1001 : End build detailed router design. 3.947026s wall, 3.906250s user + 0.031250s system = 3.937500s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.087507s wall, 4.078125s user + 0.015625s system = 4.093750s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 643, reserve = 629, peak = 643.
PHY-1001 : End phase 1; 4.093498s wall, 4.078125s user + 0.015625s system = 4.093750s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2412 net; 1.979587s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (100.2%)

PHY-1022 : len = 844312, over cnt = 133(0%), over = 133, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 647, reserve = 634, peak = 647.
PHY-1001 : End initial routed; 10.791769s wall, 18.281250s user + 0.140625s system = 18.421875s CPU (170.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5139(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.621935s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 654, reserve = 640, peak = 654.
PHY-1001 : End phase 2; 12.413772s wall, 19.890625s user + 0.156250s system = 20.046875s CPU (161.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 844312, over cnt = 133(0%), over = 133, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023735s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 842928, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.127914s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (134.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 842832, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.071292s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (131.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 842768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.054355s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5139(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.610075s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.751920s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 687, reserve = 675, peak = 687.
PHY-1001 : End phase 3; 2.805603s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (102.5%)

PHY-1003 : Routed, final wirelength = 842768
PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End export database. 0.051876s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.4%)

PHY-1001 : End detail routing;  23.594595s wall, 31.078125s user + 0.203125s system = 31.281250s CPU (132.6%)

RUN-1003 : finish command "route" in  26.101727s wall, 34.015625s user + 0.312500s system = 34.328125s CPU (131.5%)

RUN-1004 : used memory is 689 MB, reserved memory is 677 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5369   out of  19600   27.39%
#reg                     2236   out of  19600   11.41%
#le                      5894
  #lut only              3658   out of   5894   62.06%
  #reg only               525   out of   5894    8.91%
  #lut&reg               1711   out of   5894   29.03%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                   998
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                                183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                                44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                                35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                                        23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                                        18
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_Dilation_Detector/u_three_martix_4/u_fifo_1/full_flag_syn_7.f0    11
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_Median_Gray_2/u_three_martix/reg7_syn_51.f0                       9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                    6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5894   |3960    |1409    |2236    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |753    |504     |161     |403     |2       |0       |
|    command1                          |command                                    |55     |55      |0       |45      |0       |0       |
|    control1                          |control_interface                          |98     |63      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |2      |2       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |125    |79      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |79      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |22      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |33      |0       |39      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |68      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |68      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |26      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |20      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |109    |65      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |572    |550     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |172    |170     |0       |41      |0       |0       |
|  u_camera_reader                     |camera_reader                              |97     |53      |17      |60      |0       |0       |
|  u_image_process                     |image_process                              |4135   |2584    |1168    |1588    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |186    |124     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |172    |115     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |172    |111     |45      |77      |2       |0       |
|      u_three_martix_3                |three_martix                               |160    |105     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |930    |645     |249     |250     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |743    |421     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |510    |310     |190     |135     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |46     |26      |20      |6       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |111     |45      |143     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |729    |442     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |236    |139     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |722    |428     |235     |261     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |500    |310     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |222    |118     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |84     |30      |14      |59      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |373    |220     |92      |171     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |146    |98      |47      |46      |0       |0       |
|      u_three_martix_2                |three_martix                               |227    |122     |45      |125     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |49     |49      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |152    |128     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3761  
    #2          2       682   
    #3          3       564   
    #4          4       279   
    #5        5-10      790   
    #6        11-50     117   
    #7       51-100      9    
    #8       101-500     3    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3285
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6353, pip num: 59965
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3083 valid insts, and 184051 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.161983s wall, 64.171875s user + 0.500000s system = 64.671875s CPU (1252.8%)

RUN-1004 : used memory is 662 MB, reserved memory is 659 MB, peak memory is 870 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_182651.log"
