DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2012.2a (Build 3)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 21,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 165,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 16
suid 1,0
)
)
uid 131,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "clk_mc"
t "std_logic"
o 7
suid 2,0
)
)
uid 133,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 2
suid 3,0
)
)
uid 135,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "mccs"
t "std_logic"
o 4
suid 4,0
)
)
uid 137,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 5,0
)
)
uid 139,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
suid 6,0
)
)
uid 141,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "mcrwn"
t "std_logic"
o 1
suid 7,0
)
)
uid 143,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "rst_mc_n"
t "std_logic"
o 6
suid 8,0
)
)
uid 145,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "rxm_address"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 10
suid 9,0
)
)
uid 147,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "rxm_byte_enable"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 10,0
)
)
uid 149,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "rxm_read"
t "std_logic"
o 8
suid 11,0
)
)
uid 151,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_read_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 12,0
)
)
uid 153,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_read_data_valid"
t "std_logic"
o 14
suid 13,0
)
)
uid 155,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_wait_request"
t "std_logic"
o 15
suid 14,0
)
)
uid 157,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "rxm_write"
t "std_logic"
o 9
suid 15,0
)
)
uid 159,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "rxm_write_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 16,0
)
)
uid 161,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 17
suid 17,0
)
)
uid 272,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_writere_sponse_valid"
t "std_logic"
o 18
suid 19,0
)
)
uid 402,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rxm_response"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 19
suid 20,0
)
)
uid 404,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 178,0
optionalChildren [
*33 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *34 (MRCItem
litem &1
pos 19
dimension 20
)
uid 180,0
optionalChildren [
*35 (MRCItem
litem &2
pos 0
dimension 20
uid 181,0
)
*36 (MRCItem
litem &3
pos 1
dimension 23
uid 182,0
)
*37 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 183,0
)
*38 (MRCItem
litem &14
pos 0
dimension 20
uid 132,0
)
*39 (MRCItem
litem &15
pos 1
dimension 20
uid 134,0
)
*40 (MRCItem
litem &16
pos 2
dimension 20
uid 136,0
)
*41 (MRCItem
litem &17
pos 3
dimension 20
uid 138,0
)
*42 (MRCItem
litem &18
pos 4
dimension 20
uid 140,0
)
*43 (MRCItem
litem &19
pos 5
dimension 20
uid 142,0
)
*44 (MRCItem
litem &20
pos 6
dimension 20
uid 144,0
)
*45 (MRCItem
litem &21
pos 7
dimension 20
uid 146,0
)
*46 (MRCItem
litem &22
pos 8
dimension 20
uid 148,0
)
*47 (MRCItem
litem &23
pos 9
dimension 20
uid 150,0
)
*48 (MRCItem
litem &24
pos 10
dimension 20
uid 152,0
)
*49 (MRCItem
litem &25
pos 11
dimension 20
uid 154,0
)
*50 (MRCItem
litem &26
pos 12
dimension 20
uid 156,0
)
*51 (MRCItem
litem &27
pos 13
dimension 20
uid 158,0
)
*52 (MRCItem
litem &28
pos 14
dimension 20
uid 160,0
)
*53 (MRCItem
litem &29
pos 15
dimension 20
uid 162,0
)
*54 (MRCItem
litem &30
pos 16
dimension 20
uid 273,0
)
*55 (MRCItem
litem &31
pos 17
dimension 20
uid 403,0
)
*56 (MRCItem
litem &32
pos 18
dimension 20
uid 405,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 184,0
optionalChildren [
*57 (MRCItem
litem &5
pos 0
dimension 20
uid 185,0
)
*58 (MRCItem
litem &7
pos 1
dimension 50
uid 186,0
)
*59 (MRCItem
litem &8
pos 2
dimension 100
uid 187,0
)
*60 (MRCItem
litem &9
pos 3
dimension 50
uid 188,0
)
*61 (MRCItem
litem &10
pos 4
dimension 100
uid 189,0
)
*62 (MRCItem
litem &11
pos 5
dimension 100
uid 190,0
)
*63 (MRCItem
litem &12
pos 6
dimension 50
uid 191,0
)
*64 (MRCItem
litem &13
pos 7
dimension 80
uid 192,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 179,0
vaOverrides [
]
)
]
)
uid 164,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *65 (LEmptyRow
)
uid 194,0
optionalChildren [
*66 (RefLabelRowHdr
)
*67 (TitleRowHdr
)
*68 (FilterRowHdr
)
*69 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*70 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*71 (GroupColHdr
tm "GroupColHdrMgr"
)
*72 (NameColHdr
tm "GenericNameColHdrMgr"
)
*73 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*74 (InitColHdr
tm "GenericValueColHdrMgr"
)
*75 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*76 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 206,0
optionalChildren [
*77 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *78 (MRCItem
litem &65
pos 0
dimension 20
)
uid 208,0
optionalChildren [
*79 (MRCItem
litem &66
pos 0
dimension 20
uid 209,0
)
*80 (MRCItem
litem &67
pos 1
dimension 23
uid 210,0
)
*81 (MRCItem
litem &68
pos 2
hidden 1
dimension 20
uid 211,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 212,0
optionalChildren [
*82 (MRCItem
litem &69
pos 0
dimension 20
uid 213,0
)
*83 (MRCItem
litem &71
pos 1
dimension 50
uid 214,0
)
*84 (MRCItem
litem &72
pos 2
dimension 100
uid 215,0
)
*85 (MRCItem
litem &73
pos 3
dimension 100
uid 216,0
)
*86 (MRCItem
litem &74
pos 4
dimension 50
uid 217,0
)
*87 (MRCItem
litem &75
pos 5
dimension 50
uid 218,0
)
*88 (MRCItem
litem &76
pos 6
dimension 80
uid 219,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 207,0
vaOverrides [
]
)
]
)
uid 193,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif_mcif\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif_mcif\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif_mcif"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif_mcif"
)
(vvPair
variable "date"
value "11/03/2022"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "pcif_mcif"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "03/01/22"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "09:21:17"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "pcif_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/pcif_lib/designcheck"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/pcif_lib/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "pcif_mcif"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif_mcif\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_AGILEX\\Projects\\SKA\\PCIF\\pcif_lib\\hds\\pcif_mcif\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "pcif"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\intelFPGA_pro\\17.0\\modelsim_ase\\win32aloem"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questa_sim64_10.2b\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "14:13:12"
)
(vvPair
variable "unit"
value "pcif_mcif"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 163,0
optionalChildren [
*89 (SymbolBody
uid 8,0
optionalChildren [
*90 (CptPort
uid 51,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,37625,42750,38375"
)
tg (CPTG
uid 53,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54,0
va (VaSet
)
xt "37900,37500,41000,38500"
st "clk_pcie"
ju 2
blo "41000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 55,0
va (VaSet
)
xt "44000,3000,57600,4000"
st "clk_pcie                 : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 16
suid 1,0
)
)
)
*91 (CptPort
uid 56,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 58,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 59,0
va (VaSet
)
xt "16000,37500,18700,38500"
st "clk_mc"
blo "16000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 60,0
va (VaSet
)
xt "44000,2000,57700,3000"
st "clk_mc                   : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk_mc"
t "std_logic"
o 7
suid 2,0
)
)
)
*92 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "16000,13500,21900,14500"
st "mcaddr : (21:0)"
blo "16000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 65,0
va (VaSet
)
xt "44000,12000,66900,13000"
st "mcaddr                   : OUT    std_logic_vector (21 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*93 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "16000,23500,18200,24500"
st "mccs"
blo "16000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 70,0
va (VaSet
)
xt "44000,13000,58200,14000"
st "mccs                     : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "mccs"
t "std_logic"
o 4
suid 4,0
)
)
)
*94 (CptPort
uid 71,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 73,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74,0
va (VaSet
)
xt "16000,16500,22400,17500"
st "mcdatain : (31:0)"
blo "16000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 75,0
va (VaSet
)
xt "44000,14000,67000,15000"
st "mcdatain                 : OUT    std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 5,0
)
)
)
*95 (CptPort
uid 76,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 78,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79,0
va (VaSet
)
xt "16000,27500,22800,28500"
st "mcdataout : (31:0)"
blo "16000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 80,0
va (VaSet
)
xt "44000,4000,66500,5000"
st "mcdataout                : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
suid 6,0
)
)
)
*96 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "16000,7500,18600,8500"
st "mcrwn"
blo "16000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 85,0
va (VaSet
)
xt "44000,15000,58500,16000"
st "mcrwn                    : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "mcrwn"
t "std_logic"
o 1
suid 7,0
)
)
)
*97 (CptPort
uid 86,0
ps "OnEdgeStrategy"
shape (Triangle
uid 87,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 88,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89,0
va (VaSet
)
xt "16000,35500,19500,36500"
st "rst_mc_n"
blo "16000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 90,0
va (VaSet
)
xt "44000,5000,58000,6000"
st "rst_mc_n                 : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rst_mc_n"
t "std_logic"
o 6
suid 8,0
)
)
)
*98 (CptPort
uid 91,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,10625,42750,11375"
)
tg (CPTG
uid 93,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 94,0
va (VaSet
)
xt "32900,10500,41000,11500"
st "rxm_address : (21:0)"
ju 2
blo "41000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 95,0
va (VaSet
)
xt "44000,7000,67100,8000"
st "rxm_address              : IN     std_logic_vector (21 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rxm_address"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 10
suid 9,0
)
)
)
*99 (CptPort
uid 96,0
ps "OnEdgeStrategy"
shape (Triangle
uid 97,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,16625,42750,17375"
)
tg (CPTG
uid 98,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 99,0
va (VaSet
)
xt "32100,16500,41000,17500"
st "rxm_byte_enable : (3:0)"
ju 2
blo "41000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 100,0
va (VaSet
)
xt "44000,8000,67200,9000"
st "rxm_byte_enable          : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rxm_byte_enable"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 10,0
)
)
)
*100 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,5625,42750,6375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "37500,5500,41000,6500"
st "rxm_read"
ju 2
blo "41000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 105,0
va (VaSet
)
xt "44000,9000,58100,10000"
st "rxm_read                 : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rxm_read"
t "std_logic"
o 8
suid 11,0
)
)
)
*101 (CptPort
uid 106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 107,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,22625,42750,23375"
)
tg (CPTG
uid 108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 109,0
va (VaSet
)
xt "32300,22500,41000,23500"
st "rxm_read_data : (31:0)"
ju 2
blo "41000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 110,0
va (VaSet
)
xt "44000,16000,68000,17000"
st "rxm_read_data            : OUT    std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_read_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 12,0
)
)
)
*102 (CptPort
uid 111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 112,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,25625,42750,26375"
)
tg (CPTG
uid 113,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "33400,25500,41000,26500"
st "rxm_read_data_valid"
ju 2
blo "41000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 115,0
va (VaSet
)
xt "44000,17000,60400,18000"
st "rxm_read_data_valid      : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_read_data_valid"
t "std_logic"
o 14
suid 13,0
)
)
)
*103 (CptPort
uid 116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 117,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,19625,42750,20375"
)
tg (CPTG
uid 118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 119,0
va (VaSet
)
xt "34300,19500,41000,20500"
st "rxm_wait_request"
ju 2
blo "41000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 120,0
va (VaSet
)
xt "44000,19000,60000,20000"
st "rxm_wait_request         : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_wait_request"
t "std_logic"
o 15
suid 14,0
)
)
)
*104 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,7625,42750,8375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "37400,7500,41000,8500"
st "rxm_write"
ju 2
blo "41000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 125,0
va (VaSet
)
xt "44000,10000,58100,11000"
st "rxm_write                : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rxm_write"
t "std_logic"
o 9
suid 15,0
)
)
)
*105 (CptPort
uid 126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 127,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,13625,42750,14375"
)
tg (CPTG
uid 128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 129,0
va (VaSet
)
xt "32200,13500,41000,14500"
st "rxm_write_data : (31:0)"
ju 2
blo "41000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 130,0
va (VaSet
)
xt "44000,11000,67300,12000"
st "rxm_write_data           : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rxm_write_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 16,0
)
)
)
*106 (CptPort
uid 267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 268,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,35625,42750,36375"
)
tg (CPTG
uid 269,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 270,0
va (VaSet
)
xt "36700,35500,41000,36500"
st "rst_pcie_n"
ju 2
blo "41000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 271,0
va (VaSet
)
xt "44000,6000,57900,7000"
st "rst_pcie_n               : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 17
suid 17,0
)
)
)
*107 (CptPort
uid 392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 393,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,29625,42750,30375"
)
tg (CPTG
uid 394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 395,0
va (VaSet
)
xt "30800,29500,41000,30500"
st "rxm_writere_sponse_valid"
ju 2
blo "41000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 396,0
va (VaSet
)
xt "44000,20000,60900,21000"
st "rxm_writere_sponse_valid : OUT    std_logic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_writere_sponse_valid"
t "std_logic"
o 18
suid 19,0
)
)
)
*108 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "42000,32625,42750,33375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "32700,32500,41000,33500"
st "rxm_response : (1:0)"
ju 2
blo "41000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 401,0
va (VaSet
)
xt "44000,18000,67600,19000"
st "rxm_response             : OUT    std_logic_vector (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_response"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 19
suid 20,0
)
)
)
]
shape (Rectangle
uid 391,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,4000,42000,41000"
)
oxt "15000,6000,42000,41000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "25600,22500,28700,23500"
st "pcif_lib"
blo "25600,23300"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "25600,23500,29400,24500"
st "pcif_mcif"
blo "25600,24300"
)
)
gi *109 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "-3500,19500,8000,20300"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*110 (Grouping
uid 16,0
optionalChildren [
*111 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,46400,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*112 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*113 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*114 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*115 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*116 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,58800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*117 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "39000,44500,46000,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*118 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*119 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*120 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,45800,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *121 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*123 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,10400,4000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "0,0,1281,992"
viewArea "20100,12500,80577,62204"
cachedDiagramExtent "-3500,0,73000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-4000,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "pcif_lib"
entityName "pcif"
viewName "scm.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,41000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "26200,15000,29800,16000"
st "<library>"
blo "26200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "26200,16000,28800,17000"
st "<cell>"
blo "26200,16800"
)
)
gi *124 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sIVOD 1
sF 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *125 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,21000,44400,22000"
st "User:"
blo "42000,21800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,22000,44000,22000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 428,0
activeModelName "Symbol"
)
