/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 25 10:46:55 2015
 *                 Full Compile MD5 Checksum  add20cb7888302c2ee8be1277223a4e4
 *                     (minus title and desc)
 *                 MD5 Checksum               f64b4ec86ad9ad7523e5d75b1dc732c5
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_SDS_MISC_1_H__
#define BCHP_SDS_MISC_1_H__

/***************************************************************************
 *SDS_MISC_1 - SDS MISC Register Set
 ***************************************************************************/
#define BCHP_SDS_MISC_1_REVID                    0x00701700 /* [RO] Revision ID */
#define BCHP_SDS_MISC_1_IICTL1                   0x00701720 /* [RW] MI2C Control Register 1 */
#define BCHP_SDS_MISC_1_IICTL2                   0x00701724 /* [RW] MI2C Control Register 2 */
#define BCHP_SDS_MISC_1_IICCNT                   0x00701728 /* [RW] MI2C Byte Count */
#define BCHP_SDS_MISC_1_IICHPA                   0x0070172c /* [RW] MI2C Chip Address */
#define BCHP_SDS_MISC_1_MIICTX1                  0x00701730 /* [RW] MI2C TX Data Register 1 */
#define BCHP_SDS_MISC_1_MIICTX2                  0x00701734 /* [RW] MI2C TX Data Register 2 */
#define BCHP_SDS_MISC_1_MIICRX1                  0x00701738 /* [RO] MI2C RX Data Register 1 */
#define BCHP_SDS_MISC_1_MIICRX2                  0x0070173c /* [RO] MI2C RX Data Register 2 */
#define BCHP_SDS_MISC_1_MI2CSA                   0x00701740 /* [RO] MI2C Status */
#define BCHP_SDS_MISC_1_TMRCTL                   0x00701750 /* [RW] Timer Control (Formerly, BCKTMR) */
#define BCHP_SDS_MISC_1_GENTMR3                  0x00701754 /* [RW] General Timer 3 Start Count */
#define BCHP_SDS_MISC_1_GENTMR2                  0x00701758 /* [RW] General Timer 2 Start Count */
#define BCHP_SDS_MISC_1_GENTMR1                  0x0070175c /* [RW] General Timer 1 Start Count */
#define BCHP_SDS_MISC_1_BERTMR                   0x00701760 /* [RW] BERT Timer Start Count */
#define BCHP_SDS_MISC_1_BTMR                     0x00701764 /* [RW] Baud Clock Timer Start Count */
#define BCHP_SDS_MISC_1_TPDIR                    0x00701768 /* [RW] Testport I/O direction register */
#define BCHP_SDS_MISC_1_TPODS                    0x0070176c /* [RW] Testport output data select register 3 */
#define BCHP_SDS_MISC_1_TPDS                     0x00701770 /* [RW] Testport data select register */
#define BCHP_SDS_MISC_1_TPCTL1                   0x00701774 /* [RW] Testport control register 1 */
#define BCHP_SDS_MISC_1_TPCTL2                   0x00701778 /* [RW] Testport control register 2 */
#define BCHP_SDS_MISC_1_TPCTL3                   0x0070177c /* [RW] Testport control register 3 */
#define BCHP_SDS_MISC_1_TPOUT                    0x00701780 /* [RO] Testport client mux */
#define BCHP_SDS_MISC_1_MISCTL                   0x00701790 /* [RW] Miscellaneous control */
#define BCHP_SDS_MISC_1_INTR_RAW_STS0            0x00701794 /* [RO] Raw interrupt status 0 */
#define BCHP_SDS_MISC_1_INTR_RAW_STS1            0x00701798 /* [RO] Raw interrupt status 1 */

#endif /* #ifndef BCHP_SDS_MISC_1_H__ */

/* End of File */
