
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _43_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: counter_val_o[3] (output port clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.011770    0.059327    0.039793    0.039793 ^ clk_i (in)
                                                         clk_i (net)
                      0.059329    0.000000    0.039793 ^ clkbuf_0_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018338    0.040437    0.129105    0.168898 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_i (net)
                      0.040437    0.000080    0.168978 ^ clkbuf_1_0__f_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.013400    0.036230    0.117465    0.286443 ^ clkbuf_1_0__f_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_i (net)
                      0.036230    0.000145    0.286588 ^ _43_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.038538    0.197247    0.428105    0.714693 ^ _43_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter_val_o[3] (net)
                      0.197247    0.000166    0.714860 ^ counter_val_o[3] (out)
                                              0.714860   data arrival time

                                 20.000000   20.000000   clock clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -4.000000   15.750001   output external delay
                                             15.750001   data required time
---------------------------------------------------------------------------------------------
                                             15.750001   data required time
                                             -0.714860   data arrival time
---------------------------------------------------------------------------------------------
                                             15.035142   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
