m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/sim/udp_axi_ddr_tb/behav
vaxi_udp_cmd
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1742903040
!i10b 1
!s100 WQicX?mUbHTj0XIaaXIcK0
IZ9DI9DoVC>hTcoeaLD_j=0
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 ddr3_read_v_unit
S1
R0
w1742901707
8../../../UDP/axi_udp_cmd.v
F../../../UDP/axi_udp_cmd.v
L0 1
Z5 OL;L;10.5;63
r1
!s85 0
31
Z6 !s108 1742903040.000000
Z7 !s107 ../../../DDR3/sim_file/ddr3_parameters.vh|../../../IPCORE/clk_phase/clk_phase.v|../../../IPCORE/udp_fifo_wr/udp_fifo_wr.v|../../../IPCORE/udp_fifo_wr/rtl/ipm2l_fifo_v1_10_udp_fifo_wr.v|../../../IPCORE/udp_fifo_wr/rtl/ipm2l_sdpram_v1_10_udp_fifo_wr.v|../../../IPCORE/udp_fifo_wr/rtl/ipm2l_fifo_ctrl_v1_1_udp_fifo_wr.v|../../../IPCORE/udp_fifo_rd/udp_fifo_rd.v|../../../IPCORE/udp_fifo_rd/rtl/ipm2l_fifo_v1_10_udp_fifo_rd.v|../../../IPCORE/udp_fifo_rd/rtl/ipm2l_sdpram_v1_10_udp_fifo_rd.v|../../../IPCORE/udp_fifo_rd/rtl/ipm2l_fifo_ctrl_v1_1_udp_fifo_rd.v|../../../IPCORE/async_rd_data_fifo/async_rd_data_fifo.v|../../../IPCORE/async_rd_data_fifo/rtl/ipm2l_fifo_v1_10_async_rd_data_fifo.v|../../../IPCORE/async_rd_data_fifo/rtl/ipm2l_sdpram_v1_10_async_rd_data_fifo.v|../../../IPCORE/async_rd_data_fifo/rtl/ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo.v|../../../IPCORE/async_wr_data_fifo/async_wr_data_fifo.v|../../../IPCORE/async_wr_data_fifo/rtl/ipm2l_fifo_v1_10_async_wr_data_fifo.v|../../../IPCORE/async_wr_data_fifo/rtl/ipm2l_sdpram_v1_10_async_wr_data_fifo.v|../../../IPCORE/async_wr_data_fifo/rtl/ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo.v|../../../IPCORE/async_addr_fifo/async_addr_fifo.v|../../../IPCORE/async_addr_fifo/rtl/ipm2l_fifo_v1_10_async_addr_fifo.v|../../../IPCORE/async_addr_fifo/rtl/ipm2l_sdpram_v1_10_async_addr_fifo.v|../../../IPCORE/async_addr_fifo/rtl/ipm2l_fifo_ctrl_v1_1_async_addr_fifo.v|../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v|../../../IPCORE/axi_ddr3/rtl/mcdq/axi_ddr3_mcdq_wrapper_v1_9.v|../../../IPCORE/axi_ddr3/axi_ddr3_ddrphy_top.v|../../../IPCORE/axi_ddr3/axi_ddr3.v|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_lp_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_wdata_fifo_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_rddata_fifo_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_cmd_fifo_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/mcdq/axi/ips2l_bresp_fifo_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/pll/ips2l_ddrphy_ppll_v1_0.v|../../../IPCORE/axi_ddr3/sim_lib/pll/ips2l_ddrphy_gpll_v1_3.v|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dfi_v1_3.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_info_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_init_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_upcal_v1_0.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp|../../../IPCORE/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp|../../../IPCORE/axi_ddr3/sim_lib/ips2l_rst_sync_v1_3.v|../../../IPCORE/fifo_ddr3_write_strb/fifo_ddr3_write_strb.v|../../../IPCORE/fifo_ddr3_write_strb/rtl/ipm2l_fifo_v1_10_fifo_ddr3_write_strb.v|../../../IPCORE/fifo_ddr3_write_strb/rtl/ipm2l_sdpram_v1_10_fifo_ddr3_write_strb.v|../../../IPCORE/fifo_ddr3_write_strb/rtl/ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb.v|../../../IPCORE/fifo_ddr3_write/fifo_ddr3_write.v|../../../IPCORE/fifo_ddr3_write/rtl/ipm2l_fifo_v1_10_fifo_ddr3_write.v|../../../IPCORE/fifo_ddr3_write/rtl/ipm2l_sdpram_v1_10_fifo_ddr3_write.v|../../../IPCORE/fifo_ddr3_write/rtl/ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write.v|../../../IPCORE/fifo_ddr3_read/fifo_ddr3_read.v|../../../IPCORE/fifo_ddr3_read/rtl/ipm2l_fifo_v1_10_fifo_ddr3_read.v|../../../IPCORE/fifo_ddr3_read/rtl/ipm2l_sdpram_v1_10_fifo_ddr3_read.v|../../../IPCORE/fifo_ddr3_read/rtl/ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read.v|../udp_axi_ddr_tb_top.v|../../../DDR3/sim_file/ddr3.v|../../../AXI4/slave_axi_async.v|../../../UDP/udp_tx.v|../../../UDP/udp_rx.v|../../../UDP/udp_model.v|../../../UDP/udp.v|../../../UDP/rgmii_tx.v|../../../UDP/rgmii_rx.v|../../../UDP/gmii_to_rgmii.v|../../../UDP/crc32_d8.v|../../../UDP/axi_udp_top.v|../../../UDP/axi_udp_cmd.v|../../../DDR3/slave_ddr3.v|../../../DDR3/ddr3_write.v|../../../DDR3/ddr3_top.v|../../../DDR3/ddr3_read.v|
Z8 !s90 -reportprogress|300|-sv|-work|work|-mfcu|-incr|-suppress|2902|-f|sim_file_list.f|
!i113 0
Z9 o-suppress 2902 -sv -work work -mfcu -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -suppress 2902 -sv -work work -mfcu +incdir+../../../DDR3/sim_file +define+IPS_DDR_SPEEDUP_SIM +define+RTL_SIM +define+den4096Mb +define+x16 +define+sg25E -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vaxi_udp_top
R1
R2
!i10b 1
!s100 WA7<4JRhASdGig5RhTNdQ3
I5<Y>g@i_jM[D>VB][CjU51
R3
R4
S1
R0
Z12 w1742624161
8../../../UDP/axi_udp_top.v
F../../../UDP/axi_udp_top.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vcrc32_d8
R1
R2
!i10b 1
!s100 ?4B`8AYSfYA`hDD:9<0`J2
IGQeS2XoP[P@SPm]mBHJKi2
R3
R4
S1
R0
R12
8../../../UDP/crc32_d8.v
F../../../UDP/crc32_d8.v
Z13 L0 10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr3
R1
R2
!i10b 1
!s100 ^GGengz9cB6@eY:6253Ke0
I[RM8iB3_j9^eEG]ZolE;E1
R3
R4
S1
R0
Z14 w1742624160
8../../../DDR3/sim_file/ddr3.v
F../../../DDR3/sim_file/ddr3.v
F../../../DDR3/sim_file/ddr3_parameters.vh
L0 96
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr3_read
R1
R2
!i10b 1
!s100 eiA^]nEg:az6hW@fPU]RA1
IKb3RXk?]FQRO0Li_i`V1n0
R3
R4
S1
R0
Z15 w1742795010
8../../../DDR3/ddr3_read.v
F../../../DDR3/ddr3_read.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr3_top
R1
R2
!i10b 1
!s100 iYU]]?QoVV4@ESn[^zW7W1
IVc]PUDXWTcfndTDa3DQ1O3
R3
R4
S1
R0
R14
8../../../DDR3/ddr3_top.v
F../../../DDR3/ddr3_top.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vddr3_write
R1
R2
!i10b 1
!s100 K;A26el8LAW37Ka5cH21N0
Il5PffI6m]SzTO;IkH:Hz31
R3
R4
S1
R0
R15
8../../../DDR3/ddr3_write.v
F../../../DDR3/ddr3_write.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vgmii_to_rgmii
R1
R2
!i10b 1
!s100 k5lUfKSaTD7=WLOzMcSk@3
If^LzE[4glI[=FRP6W]z8:3
R3
R4
S1
R0
R12
8../../../UDP/gmii_to_rgmii.v
F../../../UDP/gmii_to_rgmii.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vrgmii_rx
R1
R2
!i10b 1
!s100 =:MF2MmH4^Rznd5>U@DD=2
IKl0RmPEY0FmL?c460oBNI3
R3
R4
S1
R0
R12
8../../../UDP/rgmii_rx.v
F../../../UDP/rgmii_rx.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vrgmii_tx
R1
R2
!i10b 1
!s100 H9@FES7b=;Xic?WmWjl9[1
I3o]lm?e8hdZBKl4iVfz6H3
R3
R4
S1
R0
R12
8../../../UDP/rgmii_tx.v
F../../../UDP/rgmii_tx.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vslave_axi_async
R1
R2
!i10b 1
!s100 4dleR5HRec:MB[DKbNH@T2
Id^4BRM?b6F54H3YAdCh3l1
R3
R4
S1
R0
w1742723444
8../../../AXI4/slave_axi_async.v
F../../../AXI4/slave_axi_async.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vslave_ddr3
R1
R2
!i10b 1
!s100 iBchBl=GHelcaDJF`BOEf0
I83zb8LbmjP01DWl??IG;j3
R3
R4
S1
R0
R15
8../../../DDR3/slave_ddr3.v
F../../../DDR3/slave_ddr3.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vudp
R1
R2
!i10b 1
!s100 ?:MCBO=AUF9ceC2HjQ4DS1
I0jThSSG:QXMUKEE^F5Z[k0
R3
R4
S1
R0
w1742624225
8../../../UDP/udp.v
F../../../UDP/udp.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vudp_axi_ddr_tb_top
R1
R2
!i10b 1
!s100 eNNEIf1XfU6n:[b2An>HE1
IKl^Wfj08O`RLi@T?S0AYn1
R3
R4
S1
R0
R12
8../udp_axi_ddr_tb_top.v
F../udp_axi_ddr_tb_top.v
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vudp_model
R1
R2
!i10b 1
!s100 RB8:]MOn77fAnJhQ_hZi43
IIzdi77AK^;UB<1h0CMV?O3
R3
R4
S1
R0
R12
8../../../UDP/udp_model.v
F../../../UDP/udp_model.v
L0 2
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vudp_rx
R1
R2
!i10b 1
!s100 02iQ6VjbB`_SfYhRWLd`^1
IVYF:<106Fg[9gJmeZ_HIN0
R3
R4
S1
R0
R12
8../../../UDP/udp_rx.v
F../../../UDP/udp_rx.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
vudp_tx
R1
R2
!i10b 1
!s100 XSoCj?jIo>Zomad6?=RPN3
IXH7Vkm9=LVTZ_l7113S^V2
R3
R4
S1
R0
R12
8../../../UDP/udp_tx.v
F../../../UDP/udp_tx.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
