Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  9 21:46:10 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fsm_global_timing_summary_routed.rpt -rpx fsm_global_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_global
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: CONT/SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 404 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.347     -142.926                     16                  751        0.054        0.000                      0                  751        3.000        0.000                       0                   412  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator         -9.347     -142.926                     16                  733        0.128        0.000                      0                  733        4.500        0.000                       0                   389  
  clk_50MHz_clk_generator           7.448        0.000                      0                   16        0.233        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1       -9.346     -142.912                     16                  733        0.128        0.000                      0                  733        4.500        0.000                       0                   389  
  clk_50MHz_clk_generator_1         7.449        0.000                      0                   16        0.233        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          4.760        0.000                      0                    8        0.360        0.000                      0                    8  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator         -9.347     -142.926                     16                  733        0.054        0.000                      0                  733  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          4.760        0.000                      0                    8        0.360        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.378        0.000                      0                    1        0.276        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.378        0.000                      0                    1        0.276        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.448        0.000                      0                   16        0.158        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1       -9.347     -142.926                     16                  733        0.054        0.000                      0                  733  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        4.760        0.000                      0                    8        0.360        0.000                      0                    8  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        4.761        0.000                      0                    8        0.361        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.378        0.000                      0                    1        0.276        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.448        0.000                      0                   16        0.158        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.378        0.000                      0                    1        0.276        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :           16  Failing Endpoints,  Worst Slack       -9.347ns,  Total Violation     -142.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.347ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 9.522ns (49.406%)  route 9.751ns (50.594%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.028 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.602    17.630    CONT/output_sample_next12_in[11]
    SLICE_X15Y86         LUT6 (Prop_lut6_I4_O)        0.302    17.932 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.304    18.236    CONT/output_sample[11]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    18.360 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.360    CONT/output_sample_next[11]
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029     9.013    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 -9.347    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.212ns  (logic 9.636ns (50.155%)  route 9.576ns (49.845%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.131 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.469    17.600    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X11Y88         LUT5 (Prop_lut5_I1_O)        0.313    17.913 r  CONT/output_sample[15]_i_4/O
                         net (fo=1, routed)           0.263    18.176    CONT/output_sample[15]_i_4_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    18.300 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.300    CONT/output_sample_next[15]
    SLICE_X11Y88         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X11Y88         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.031     9.036    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                         -18.300    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.214ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 9.732ns (50.843%)  route 9.409ns (49.157%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.237 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.410    17.647    CONT/output_sample_next12_in[14]
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.303    17.950 f  CONT/output_sample[14]_i_2/O
                         net (fo=1, routed)           0.154    18.105    CONT/output_sample[14]_i_2_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.229 r  CONT/output_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    18.229    CONT/output_sample_next[14]
    SLICE_X13Y88         FDCE                                         r  CONT/output_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.521     8.501    CONT/clk_100MHz
    SLICE_X13Y88         FDCE                                         r  CONT/output_sample_reg[14]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.029     9.015    CONT/output_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -18.229    
  -------------------------------------------------------------------
                         slack                                 -9.214    

Slack (VIOLATED) :        -9.151ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.076ns  (logic 9.600ns (50.324%)  route 9.476ns (49.676%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.102 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.477    17.579    CONT/output_sample_next12_in[12]
    SLICE_X9Y86          LUT5 (Prop_lut5_I3_O)        0.306    17.885 f  CONT/output_sample[12]_i_2/O
                         net (fo=1, routed)           0.154    18.040    CONT/output_sample[12]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124    18.164 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.164    CONT/output_sample_next[12]
    SLICE_X9Y86          FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.029     9.013    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                 -9.151    

Slack (VIOLATED) :        -9.135ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 9.504ns (49.866%)  route 9.555ns (50.134%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.009 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.556    17.565    CONT/output_sample_next12_in[6]
    SLICE_X15Y84         LUT5 (Prop_lut5_I3_O)        0.303    17.868 f  CONT/output_sample[6]_i_2/O
                         net (fo=1, routed)           0.154    18.022    CONT/output_sample[6]_i_2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.146 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.146    CONT/output_sample_next[6]
    SLICE_X15Y84         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.518     8.498    CONT/clk_100MHz
    SLICE_X15Y84         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y84         FDCE (Setup_fdce_C_D)        0.029     9.012    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                         -18.146    
  -------------------------------------------------------------------
                         slack                                 -9.135    

Slack (VIOLATED) :        -9.115ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 9.618ns (50.507%)  route 9.425ns (49.493%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.123 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.429    17.552    CONT/output_sample_next12_in[10]
    SLICE_X15Y85         LUT5 (Prop_lut5_I3_O)        0.303    17.855 f  CONT/output_sample[10]_i_2/O
                         net (fo=1, routed)           0.151    18.006    CONT/output_sample[10]_i_2_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.130 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.130    CONT/output_sample_next[10]
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.031     9.015    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                 -9.115    

Slack (VIOLATED) :        -9.027ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.953ns  (logic 9.388ns (49.532%)  route 9.565ns (50.468%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.897 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.317    17.214    CONT/output_sample_next12_in[5]
    SLICE_X14Y83         LUT5 (Prop_lut5_I3_O)        0.299    17.513 f  CONT/output_sample[5]_i_2/O
                         net (fo=1, routed)           0.403    17.917    CONT/output_sample[5]_i_2_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.124    18.041 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.041    CONT/output_sample_next[5]
    SLICE_X15Y83         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.517     8.497    CONT/clk_100MHz
    SLICE_X15Y83         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X15Y83         FDCE (Setup_fdce_C_D)        0.032     9.014    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -18.041    
  -------------------------------------------------------------------
                         slack                                 -9.027    

Slack (VIOLATED) :        -8.999ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.928ns  (logic 9.502ns (50.201%)  route 9.426ns (49.799%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.011 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.430    17.441    CONT/output_sample_next12_in[9]
    SLICE_X15Y87         LUT5 (Prop_lut5_I3_O)        0.299    17.740 f  CONT/output_sample[9]_i_2/O
                         net (fo=1, routed)           0.151    17.891    CONT/output_sample[9]_i_2_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.015 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.015    CONT/output_sample_next[9]
    SLICE_X15Y87         FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.520     8.500    CONT/clk_100MHz
    SLICE_X15Y87         FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X15Y87         FDCE (Setup_fdce_C_D)        0.031     9.016    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 -8.999    

Slack (VIOLATED) :        -8.981ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 9.616ns (50.857%)  route 9.292ns (49.143%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.125 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.293    17.418    CONT/output_sample_next12_in[13]
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.299    17.717 f  CONT/output_sample[13]_i_2/O
                         net (fo=1, routed)           0.154    17.871    CONT/output_sample[13]_i_2_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.995 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    17.995    CONT/output_sample_next[13]
    SLICE_X13Y87         FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.520     8.500    CONT/clk_100MHz
    SLICE_X13Y87         FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X13Y87         FDCE (Setup_fdce_C_D)        0.029     9.014    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -17.995    
  -------------------------------------------------------------------
                         slack                                 -8.981    

Slack (VIOLATED) :        -8.955ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.876ns  (logic 9.188ns (48.676%)  route 9.688ns (51.324%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.693 r  CONT/output_sample_next00_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.407    17.100    CONT/output_sample_next12_in[2]
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303    17.403 f  CONT/output_sample[2]_i_2/O
                         net (fo=1, routed)           0.436    17.839    CONT/output_sample[2]_i_2_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    17.963 r  CONT/output_sample[2]_i_1/O
                         net (fo=1, routed)           0.000    17.963    CONT/output_sample_next[2]
    SLICE_X13Y81         FDCE                                         r  CONT/output_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.514     8.494    CONT/clk_100MHz
    SLICE_X13Y81         FDCE                                         r  CONT/output_sample_reg[2]/C
                         clock pessimism              0.559     9.053    
                         clock uncertainty           -0.074     8.979    
    SLICE_X13Y81         FDCE (Setup_fdce_C_D)        0.029     9.008    CONT/output_sample_reg[2]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                         -17.963    
  -------------------------------------------------------------------
                         slack                                 -8.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CONT/load_address3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.891%)  route 0.076ns (29.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.590    -0.574    CONT/clk_100MHz
    SLICE_X7Y74          FDCE                                         r  CONT/load_address3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  CONT/load_address3_reg[4]/Q
                         net (fo=4, routed)           0.076    -0.357    CONT/load_address3_reg__0[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.045    -0.312 r  CONT/load_address3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    CONT/load_address3[5]_i_1_n_0
    SLICE_X6Y74          FDCE                                         r  CONT/load_address3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.858    -0.815    CONT/clk_100MHz
    SLICE_X6Y74          FDCE                                         r  CONT/load_address3_reg[5]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.121    -0.440    CONT/load_address3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X4Y78          FDCE                                         r  CONT/memo1_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/memo1_address_reg[1]/Q
                         net (fo=1, routed)           0.252    -0.178    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.339    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CONT/counter_buf0r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/start_buffer3r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.599    -0.565    CONT/clk_100MHz
    SLICE_X1Y83          FDCE                                         r  CONT/counter_buf0r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  CONT/counter_buf0r_reg[7]/Q
                         net (fo=5, routed)           0.129    -0.295    CONT/SAMP/counter_buf0r_reg[8][0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  CONT/SAMP/start_buffer3r_i_1/O
                         net (fo=1, routed)           0.000    -0.250    CONT/SAMP_n_17
    SLICE_X2Y83          FDCE                                         r  CONT/start_buffer3r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/clk_100MHz
    SLICE_X2Y83          FDCE                                         r  CONT/start_buffer3r_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121    -0.430    CONT/start_buffer3r_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.675%)  route 0.249ns (60.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/memo1_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  CONT/memo1_address_reg[4]/Q
                         net (fo=1, routed)           0.249    -0.158    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.339    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CONT/WIN1/result_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/writing_sample_memo2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.298%)  route 0.127ns (43.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN1/clk_100MHz
    SLICE_X10Y74         FDCE                                         r  CONT/WIN1/result_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/WIN1/result_pre_reg[15]/Q
                         net (fo=4, routed)           0.127    -0.311    CONT/result[0]
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.831    -0.842    CONT/clk_100MHz
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[0]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.070    -0.497    CONT/writing_sample_memo2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/writing_sample_memo2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.483%)  route 0.126ns (43.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN1/clk_100MHz
    SLICE_X10Y74         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=4, routed)           0.126    -0.312    CONT/result[10]
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.831    -0.842    CONT/clk_100MHz
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[10]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.066    -0.501    CONT/writing_sample_memo2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X5Y73          FDRE                                         r  CONT/memo2_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  CONT/memo2_address_reg[2]/Q
                         net (fo=1, routed)           0.289    -0.144    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y28         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.873    -0.800    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.525    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.342    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.011%)  route 0.172ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN2/clk_100MHz
    SLICE_X11Y74         FDCE                                         r  CONT/WIN2/result_pre_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/WIN2/result_pre_reg[17]/Q
                         net (fo=2, routed)           0.172    -0.289    CONT/win_result2[2]
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.830    -0.843    CONT/clk_100MHz
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[2]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X11Y75         FDCE (Hold_fdce_C_D)         0.075    -0.493    CONT/read_buffer2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.180%)  route 0.146ns (50.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN2/clk_100MHz
    SLICE_X11Y74         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/WIN2/result_pre_reg[15]/Q
                         net (fo=2, routed)           0.146    -0.316    CONT/win_result2[0]
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.830    -0.843    CONT/clk_100MHz
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X11Y75         FDCE (Hold_fdce_C_D)         0.047    -0.521    CONT/read_buffer2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf3r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X3Y74          FDCE                                         r  CONT/address_buf3r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/address_buf3r_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.287    CONT/address_buf3r[5]
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  CONT/address_buf3r[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    CONT/address_buf3r_next[8]
    SLICE_X4Y74          FDCE                                         r  CONT/address_buf3r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.858    -0.815    CONT/clk_100MHz
    SLICE_X4Y74          FDCE                                         r  CONT/address_buf3r_reg[8]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.092    -0.448    CONT/address_buf3r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y88      CONT/DATA_OUTr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y88      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74     CONT/WIN1/result_pre_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74     CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74     CONT/WIN1/result_pre_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74     CONT/WIN1/result_pre_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y74     CONT/WIN2/result_pre_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.083%)  route 1.803ns (71.917%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.885     1.551    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.124     1.675 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    CONT/SAMP/plusOp[6]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.029     9.122    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.732ns (28.877%)  route 1.803ns (71.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.885     1.551    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.152     1.703 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.703    CONT/SAMP/plusOp[7]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.704ns (32.071%)  route 1.491ns (67.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.573     1.239    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I2_O)        0.124     1.363 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.363    CONT/SAMP/plusOp[8]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.730ns (32.866%)  route 1.491ns (67.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.573     1.239    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.150     1.389 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.389    CONT/SAMP/plusOp[9]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.715ns (42.600%)  route 0.963ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.280    -0.133    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.163 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.683     0.846    CONT/SAMP/p_0_in
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.590     8.569    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X2Y100         FDCE (Setup_fdce_C_D)       -0.031     9.039    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.580ns (38.749%)  route 0.917ns (61.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.917     0.541    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I2_O)        0.124     0.665 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.665    CONT/SAMP/plusOp[5]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.102    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.036%)  route 0.906ns (60.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.906     0.530    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     0.654 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.654    CONT/SAMP/plusOp[3]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.102    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.580ns (39.107%)  route 0.903ns (60.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.903     0.527    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.651 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.651    CONT/SAMP/plusOp[1]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029     9.100    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.608ns (40.163%)  route 0.906ns (59.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.906     0.530    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.152     0.682 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.682    CONT/SAMP/plusOp[4]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.146    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.608ns (40.235%)  route 0.903ns (59.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.903     0.527    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.152     0.679 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.679    CONT/SAMP/plusOp[2]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.146    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.702%)  route 0.168ns (54.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.259    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.076    -0.491    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.100    -0.339    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.098    -0.241 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.000    -0.241    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.259    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT3 (Prop_lut3_I2_O)        0.042    -0.217 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    CONT/SAMP/plusOp[7]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT5 (Prop_lut5_I3_O)        0.043    -0.214 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[9]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.406%)  route 0.156ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.270    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    CONT/SAMP/plusOp[5]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.043    -0.199 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    CONT/SAMP/plusOp[4]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.259    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[6]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091    -0.476    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[8]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.232    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.042    -0.190 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    CONT/SAMP/plusOp[2]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.109%)  route 0.220ns (60.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.207    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.070    -0.480    CONT/SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y107     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y107     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y107     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107     CONT/SAMP/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107     CONT/SAMP/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107     CONT/SAMP/count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107     CONT/SAMP/count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.346ns,  Total Violation     -142.912ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.346ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 9.522ns (49.406%)  route 9.751ns (50.594%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.028 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.602    17.630    CONT/output_sample_next12_in[11]
    SLICE_X15Y86         LUT6 (Prop_lut6_I4_O)        0.302    17.932 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.304    18.236    CONT/output_sample[11]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    18.360 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.360    CONT/output_sample_next[11]
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029     9.014    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 -9.346    

Slack (VIOLATED) :        -9.263ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.212ns  (logic 9.636ns (50.155%)  route 9.576ns (49.845%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.131 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.469    17.600    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X11Y88         LUT5 (Prop_lut5_I1_O)        0.313    17.913 r  CONT/output_sample[15]_i_4/O
                         net (fo=1, routed)           0.263    18.176    CONT/output_sample[15]_i_4_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    18.300 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.300    CONT/output_sample_next[15]
    SLICE_X11Y88         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X11Y88         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.031     9.037    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                         -18.300    
  -------------------------------------------------------------------
                         slack                                 -9.263    

Slack (VIOLATED) :        -9.213ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 9.732ns (50.843%)  route 9.409ns (49.157%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.237 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.410    17.647    CONT/output_sample_next12_in[14]
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.303    17.950 f  CONT/output_sample[14]_i_2/O
                         net (fo=1, routed)           0.154    18.105    CONT/output_sample[14]_i_2_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.229 r  CONT/output_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    18.229    CONT/output_sample_next[14]
    SLICE_X13Y88         FDCE                                         r  CONT/output_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.521     8.501    CONT/clk_100MHz
    SLICE_X13Y88         FDCE                                         r  CONT/output_sample_reg[14]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.029     9.016    CONT/output_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -18.229    
  -------------------------------------------------------------------
                         slack                                 -9.213    

Slack (VIOLATED) :        -9.150ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.076ns  (logic 9.600ns (50.324%)  route 9.476ns (49.676%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.102 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.477    17.579    CONT/output_sample_next12_in[12]
    SLICE_X9Y86          LUT5 (Prop_lut5_I3_O)        0.306    17.885 f  CONT/output_sample[12]_i_2/O
                         net (fo=1, routed)           0.154    18.040    CONT/output_sample[12]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124    18.164 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.164    CONT/output_sample_next[12]
    SLICE_X9Y86          FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.029     9.014    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                 -9.150    

Slack (VIOLATED) :        -9.134ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 9.504ns (49.866%)  route 9.555ns (50.134%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.009 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.556    17.565    CONT/output_sample_next12_in[6]
    SLICE_X15Y84         LUT5 (Prop_lut5_I3_O)        0.303    17.868 f  CONT/output_sample[6]_i_2/O
                         net (fo=1, routed)           0.154    18.022    CONT/output_sample[6]_i_2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.146 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.146    CONT/output_sample_next[6]
    SLICE_X15Y84         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.518     8.498    CONT/clk_100MHz
    SLICE_X15Y84         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y84         FDCE (Setup_fdce_C_D)        0.029     9.013    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -18.146    
  -------------------------------------------------------------------
                         slack                                 -9.134    

Slack (VIOLATED) :        -9.114ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 9.618ns (50.507%)  route 9.425ns (49.493%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.123 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.429    17.552    CONT/output_sample_next12_in[10]
    SLICE_X15Y85         LUT5 (Prop_lut5_I3_O)        0.303    17.855 f  CONT/output_sample[10]_i_2/O
                         net (fo=1, routed)           0.151    18.006    CONT/output_sample[10]_i_2_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.130 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.130    CONT/output_sample_next[10]
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.031     9.016    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                 -9.114    

Slack (VIOLATED) :        -9.026ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.953ns  (logic 9.388ns (49.532%)  route 9.565ns (50.468%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.897 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.317    17.214    CONT/output_sample_next12_in[5]
    SLICE_X14Y83         LUT5 (Prop_lut5_I3_O)        0.299    17.513 f  CONT/output_sample[5]_i_2/O
                         net (fo=1, routed)           0.403    17.917    CONT/output_sample[5]_i_2_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.124    18.041 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.041    CONT/output_sample_next[5]
    SLICE_X15Y83         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.517     8.497    CONT/clk_100MHz
    SLICE_X15Y83         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y83         FDCE (Setup_fdce_C_D)        0.032     9.015    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -18.041    
  -------------------------------------------------------------------
                         slack                                 -9.026    

Slack (VIOLATED) :        -8.999ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.928ns  (logic 9.502ns (50.201%)  route 9.426ns (49.799%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.011 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.430    17.441    CONT/output_sample_next12_in[9]
    SLICE_X15Y87         LUT5 (Prop_lut5_I3_O)        0.299    17.740 f  CONT/output_sample[9]_i_2/O
                         net (fo=1, routed)           0.151    17.891    CONT/output_sample[9]_i_2_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.015 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.015    CONT/output_sample_next[9]
    SLICE_X15Y87         FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.520     8.500    CONT/clk_100MHz
    SLICE_X15Y87         FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.059    
                         clock uncertainty           -0.074     8.986    
    SLICE_X15Y87         FDCE (Setup_fdce_C_D)        0.031     9.017    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 -8.999    

Slack (VIOLATED) :        -8.980ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 9.616ns (50.857%)  route 9.292ns (49.143%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.125 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.293    17.418    CONT/output_sample_next12_in[13]
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.299    17.717 f  CONT/output_sample[13]_i_2/O
                         net (fo=1, routed)           0.154    17.871    CONT/output_sample[13]_i_2_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.995 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    17.995    CONT/output_sample_next[13]
    SLICE_X13Y87         FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.520     8.500    CONT/clk_100MHz
    SLICE_X13Y87         FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.059    
                         clock uncertainty           -0.074     8.986    
    SLICE_X13Y87         FDCE (Setup_fdce_C_D)        0.029     9.015    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -17.995    
  -------------------------------------------------------------------
                         slack                                 -8.980    

Slack (VIOLATED) :        -8.954ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.876ns  (logic 9.188ns (48.676%)  route 9.688ns (51.324%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.693 r  CONT/output_sample_next00_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.407    17.100    CONT/output_sample_next12_in[2]
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303    17.403 f  CONT/output_sample[2]_i_2/O
                         net (fo=1, routed)           0.436    17.839    CONT/output_sample[2]_i_2_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    17.963 r  CONT/output_sample[2]_i_1/O
                         net (fo=1, routed)           0.000    17.963    CONT/output_sample_next[2]
    SLICE_X13Y81         FDCE                                         r  CONT/output_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.514     8.494    CONT/clk_100MHz
    SLICE_X13Y81         FDCE                                         r  CONT/output_sample_reg[2]/C
                         clock pessimism              0.559     9.053    
                         clock uncertainty           -0.074     8.980    
    SLICE_X13Y81         FDCE (Setup_fdce_C_D)        0.029     9.009    CONT/output_sample_reg[2]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                         -17.963    
  -------------------------------------------------------------------
                         slack                                 -8.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CONT/load_address3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.891%)  route 0.076ns (29.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.590    -0.574    CONT/clk_100MHz
    SLICE_X7Y74          FDCE                                         r  CONT/load_address3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  CONT/load_address3_reg[4]/Q
                         net (fo=4, routed)           0.076    -0.357    CONT/load_address3_reg__0[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.045    -0.312 r  CONT/load_address3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    CONT/load_address3[5]_i_1_n_0
    SLICE_X6Y74          FDCE                                         r  CONT/load_address3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.858    -0.815    CONT/clk_100MHz
    SLICE_X6Y74          FDCE                                         r  CONT/load_address3_reg[5]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.121    -0.440    CONT/load_address3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X4Y78          FDCE                                         r  CONT/memo1_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/memo1_address_reg[1]/Q
                         net (fo=1, routed)           0.252    -0.178    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.339    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CONT/counter_buf0r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/start_buffer3r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.599    -0.565    CONT/clk_100MHz
    SLICE_X1Y83          FDCE                                         r  CONT/counter_buf0r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  CONT/counter_buf0r_reg[7]/Q
                         net (fo=5, routed)           0.129    -0.295    CONT/SAMP/counter_buf0r_reg[8][0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  CONT/SAMP/start_buffer3r_i_1/O
                         net (fo=1, routed)           0.000    -0.250    CONT/SAMP_n_17
    SLICE_X2Y83          FDCE                                         r  CONT/start_buffer3r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/clk_100MHz
    SLICE_X2Y83          FDCE                                         r  CONT/start_buffer3r_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121    -0.430    CONT/start_buffer3r_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.675%)  route 0.249ns (60.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/memo1_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  CONT/memo1_address_reg[4]/Q
                         net (fo=1, routed)           0.249    -0.158    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.339    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CONT/WIN1/result_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/writing_sample_memo2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.298%)  route 0.127ns (43.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN1/clk_100MHz
    SLICE_X10Y74         FDCE                                         r  CONT/WIN1/result_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/WIN1/result_pre_reg[15]/Q
                         net (fo=4, routed)           0.127    -0.311    CONT/result[0]
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.831    -0.842    CONT/clk_100MHz
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[0]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.070    -0.497    CONT/writing_sample_memo2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/writing_sample_memo2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.483%)  route 0.126ns (43.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN1/clk_100MHz
    SLICE_X10Y74         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=4, routed)           0.126    -0.312    CONT/result[10]
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.831    -0.842    CONT/clk_100MHz
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[10]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.066    -0.501    CONT/writing_sample_memo2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X5Y73          FDRE                                         r  CONT/memo2_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  CONT/memo2_address_reg[2]/Q
                         net (fo=1, routed)           0.289    -0.144    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y28         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.873    -0.800    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.525    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.342    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.011%)  route 0.172ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN2/clk_100MHz
    SLICE_X11Y74         FDCE                                         r  CONT/WIN2/result_pre_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/WIN2/result_pre_reg[17]/Q
                         net (fo=2, routed)           0.172    -0.289    CONT/win_result2[2]
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.830    -0.843    CONT/clk_100MHz
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[2]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X11Y75         FDCE (Hold_fdce_C_D)         0.075    -0.493    CONT/read_buffer2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.180%)  route 0.146ns (50.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN2/clk_100MHz
    SLICE_X11Y74         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/WIN2/result_pre_reg[15]/Q
                         net (fo=2, routed)           0.146    -0.316    CONT/win_result2[0]
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.830    -0.843    CONT/clk_100MHz
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X11Y75         FDCE (Hold_fdce_C_D)         0.047    -0.521    CONT/read_buffer2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf3r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X3Y74          FDCE                                         r  CONT/address_buf3r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/address_buf3r_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.287    CONT/address_buf3r[5]
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  CONT/address_buf3r[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    CONT/address_buf3r_next[8]
    SLICE_X4Y74          FDCE                                         r  CONT/address_buf3r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.858    -0.815    CONT/clk_100MHz
    SLICE_X4Y74          FDCE                                         r  CONT/address_buf3r_reg[8]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.092    -0.448    CONT/address_buf3r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y88      CONT/DATA_OUTr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y88      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74     CONT/WIN1/result_pre_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74     CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74     CONT/WIN1/result_pre_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y74     CONT/WIN1/result_pre_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y75     CONT/WIN1/result_pre_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y74     CONT/WIN2/result_pre_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.083%)  route 1.803ns (71.917%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.885     1.551    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.124     1.675 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    CONT/SAMP/plusOp[6]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.029     9.123    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.732ns (28.877%)  route 1.803ns (71.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.885     1.551    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.152     1.703 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.703    CONT/SAMP/plusOp[7]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.704ns (32.071%)  route 1.491ns (67.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.573     1.239    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I2_O)        0.124     1.363 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.363    CONT/SAMP/plusOp[8]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.031     9.125    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.730ns (32.866%)  route 1.491ns (67.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.573     1.239    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.150     1.389 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.389    CONT/SAMP/plusOp[9]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.715ns (42.600%)  route 0.963ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.280    -0.133    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.163 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.683     0.846    CONT/SAMP/p_0_in
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.590     8.569    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X2Y100         FDCE (Setup_fdce_C_D)       -0.031     9.040    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.580ns (38.749%)  route 0.917ns (61.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.917     0.541    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I2_O)        0.124     0.665 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.665    CONT/SAMP/plusOp[5]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.103    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  8.439    

Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.036%)  route 0.906ns (60.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.906     0.530    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     0.654 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.654    CONT/SAMP/plusOp[3]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.103    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.580ns (39.107%)  route 0.903ns (60.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.903     0.527    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.651 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.651    CONT/SAMP/plusOp[1]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029     9.101    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.608ns (40.163%)  route 0.906ns (59.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.906     0.530    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.152     0.682 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.682    CONT/SAMP/plusOp[4]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.147    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.608ns (40.235%)  route 0.903ns (59.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.903     0.527    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.152     0.679 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.679    CONT/SAMP/plusOp[2]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.147    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  8.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.702%)  route 0.168ns (54.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.259    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.076    -0.491    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.100    -0.339    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.098    -0.241 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.000    -0.241    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.259    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT3 (Prop_lut3_I2_O)        0.042    -0.217 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    CONT/SAMP/plusOp[7]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT5 (Prop_lut5_I3_O)        0.043    -0.214 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[9]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.406%)  route 0.156ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.270    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    CONT/SAMP/plusOp[5]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.043    -0.199 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    CONT/SAMP/plusOp[4]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.259    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[6]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091    -0.476    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[8]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.232    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.042    -0.190 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    CONT/SAMP/plusOp[2]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.109%)  route 0.220ns (60.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.207    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.070    -0.480    CONT/SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y107     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y107     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y107     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     CONT/SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107     CONT/SAMP/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107     CONT/SAMP/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107     CONT/SAMP/count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107     CONT/SAMP/count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.277ns (26.177%)  route 3.601ns (73.823%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           1.025     3.924    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     4.048 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.048    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.029     8.809    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.277ns (27.001%)  route 3.452ns (72.999%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.876     3.775    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.899 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.899    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.600     8.580    CONT/FSM/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.194     8.781    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.029     8.810    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.890ns (19.302%)  route 3.721ns (80.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.815     3.657    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.781    CONT/SAMP/control_next[0]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.601     8.581    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.976    
                         clock uncertainty           -0.194     8.782    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.031     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.792ns (18.735%)  route 3.435ns (81.265%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.150     2.867 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.530     3.397    CONT/SAMP/control_next[2]
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.600     8.580    CONT/SAMP/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.194     8.781    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)       -0.249     8.532    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.890ns (20.055%)  route 3.548ns (79.945%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.642     3.484    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.608 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     3.608    CONT/SAMP/control_next[1]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.601     8.581    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.976    
                         clock uncertainty           -0.194     8.782    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.029     8.811    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.277ns (30.601%)  route 2.896ns (69.399%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.320     3.219    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     3.343 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.343    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.031     8.811    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.642ns (19.787%)  route 2.603ns (80.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.603     2.290    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.124     2.414 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     2.414    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)        0.029     8.813    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.642ns (23.438%)  route 2.097ns (76.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.097     1.785    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.909 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.909    CONT/enable_shift_next
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/clk_100MHz
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X6Y87          FDCE (Setup_fdce_C_D)        0.077     8.857    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  6.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.612%)  route 0.758ns (78.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.758     0.357    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.402    CONT/SAMP/control_next[0]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.092     0.042    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.641%)  route 0.912ns (81.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.912     0.511    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.556 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.556    CONT/enable_shift_next
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/clk_100MHz
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.120     0.068    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.153%)  route 0.942ns (81.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.942     0.541    CONT/SAMP/CLK
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.586 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.586    CONT/SAMP/control_next[1]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.209ns (14.290%)  route 1.254ns (85.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.254     0.852    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.897    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091     0.043    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.251ns (16.851%)  route 1.239ns (83.149%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.829     0.428    CONT/SAMP/control_reg[1]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.473 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.224     0.697    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.042     0.739 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.185     0.924    CONT/SAMP/control_next[2]
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.013    -0.037    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.424ns (25.948%)  route 1.210ns (74.052%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.132     1.024    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.069 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.069    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.092     0.040    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.424ns (23.484%)  route 1.381ns (76.516%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.303     1.195    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.240 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.240    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/FSM/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.424ns (22.706%)  route 1.443ns (77.294%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.365     1.257    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.302 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.302    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.091     0.039    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.263    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :           16  Failing Endpoints,  Worst Slack       -9.347ns,  Total Violation     -142.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.347ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 9.522ns (49.406%)  route 9.751ns (50.594%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.028 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.602    17.630    CONT/output_sample_next12_in[11]
    SLICE_X15Y86         LUT6 (Prop_lut6_I4_O)        0.302    17.932 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.304    18.236    CONT/output_sample[11]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    18.360 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.360    CONT/output_sample_next[11]
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029     9.013    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 -9.347    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.212ns  (logic 9.636ns (50.155%)  route 9.576ns (49.845%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.131 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.469    17.600    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X11Y88         LUT5 (Prop_lut5_I1_O)        0.313    17.913 r  CONT/output_sample[15]_i_4/O
                         net (fo=1, routed)           0.263    18.176    CONT/output_sample[15]_i_4_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    18.300 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.300    CONT/output_sample_next[15]
    SLICE_X11Y88         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X11Y88         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.031     9.036    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                         -18.300    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.214ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 9.732ns (50.843%)  route 9.409ns (49.157%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.237 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.410    17.647    CONT/output_sample_next12_in[14]
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.303    17.950 f  CONT/output_sample[14]_i_2/O
                         net (fo=1, routed)           0.154    18.105    CONT/output_sample[14]_i_2_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.229 r  CONT/output_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    18.229    CONT/output_sample_next[14]
    SLICE_X13Y88         FDCE                                         r  CONT/output_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.521     8.501    CONT/clk_100MHz
    SLICE_X13Y88         FDCE                                         r  CONT/output_sample_reg[14]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.029     9.015    CONT/output_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -18.229    
  -------------------------------------------------------------------
                         slack                                 -9.214    

Slack (VIOLATED) :        -9.151ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.076ns  (logic 9.600ns (50.324%)  route 9.476ns (49.676%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.102 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.477    17.579    CONT/output_sample_next12_in[12]
    SLICE_X9Y86          LUT5 (Prop_lut5_I3_O)        0.306    17.885 f  CONT/output_sample[12]_i_2/O
                         net (fo=1, routed)           0.154    18.040    CONT/output_sample[12]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124    18.164 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.164    CONT/output_sample_next[12]
    SLICE_X9Y86          FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.029     9.013    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                 -9.151    

Slack (VIOLATED) :        -9.135ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 9.504ns (49.866%)  route 9.555ns (50.134%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.009 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.556    17.565    CONT/output_sample_next12_in[6]
    SLICE_X15Y84         LUT5 (Prop_lut5_I3_O)        0.303    17.868 f  CONT/output_sample[6]_i_2/O
                         net (fo=1, routed)           0.154    18.022    CONT/output_sample[6]_i_2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.146 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.146    CONT/output_sample_next[6]
    SLICE_X15Y84         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.518     8.498    CONT/clk_100MHz
    SLICE_X15Y84         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y84         FDCE (Setup_fdce_C_D)        0.029     9.012    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                         -18.146    
  -------------------------------------------------------------------
                         slack                                 -9.135    

Slack (VIOLATED) :        -9.115ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 9.618ns (50.507%)  route 9.425ns (49.493%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.123 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.429    17.552    CONT/output_sample_next12_in[10]
    SLICE_X15Y85         LUT5 (Prop_lut5_I3_O)        0.303    17.855 f  CONT/output_sample[10]_i_2/O
                         net (fo=1, routed)           0.151    18.006    CONT/output_sample[10]_i_2_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.130 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.130    CONT/output_sample_next[10]
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.031     9.015    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                 -9.115    

Slack (VIOLATED) :        -9.027ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.953ns  (logic 9.388ns (49.532%)  route 9.565ns (50.468%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.897 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.317    17.214    CONT/output_sample_next12_in[5]
    SLICE_X14Y83         LUT5 (Prop_lut5_I3_O)        0.299    17.513 f  CONT/output_sample[5]_i_2/O
                         net (fo=1, routed)           0.403    17.917    CONT/output_sample[5]_i_2_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.124    18.041 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.041    CONT/output_sample_next[5]
    SLICE_X15Y83         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.517     8.497    CONT/clk_100MHz
    SLICE_X15Y83         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X15Y83         FDCE (Setup_fdce_C_D)        0.032     9.014    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -18.041    
  -------------------------------------------------------------------
                         slack                                 -9.027    

Slack (VIOLATED) :        -8.999ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.928ns  (logic 9.502ns (50.201%)  route 9.426ns (49.799%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.011 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.430    17.441    CONT/output_sample_next12_in[9]
    SLICE_X15Y87         LUT5 (Prop_lut5_I3_O)        0.299    17.740 f  CONT/output_sample[9]_i_2/O
                         net (fo=1, routed)           0.151    17.891    CONT/output_sample[9]_i_2_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.015 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.015    CONT/output_sample_next[9]
    SLICE_X15Y87         FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.520     8.500    CONT/clk_100MHz
    SLICE_X15Y87         FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X15Y87         FDCE (Setup_fdce_C_D)        0.031     9.016    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 -8.999    

Slack (VIOLATED) :        -8.981ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 9.616ns (50.857%)  route 9.292ns (49.143%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.125 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.293    17.418    CONT/output_sample_next12_in[13]
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.299    17.717 f  CONT/output_sample[13]_i_2/O
                         net (fo=1, routed)           0.154    17.871    CONT/output_sample[13]_i_2_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.995 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    17.995    CONT/output_sample_next[13]
    SLICE_X13Y87         FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.520     8.500    CONT/clk_100MHz
    SLICE_X13Y87         FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X13Y87         FDCE (Setup_fdce_C_D)        0.029     9.014    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -17.995    
  -------------------------------------------------------------------
                         slack                                 -8.981    

Slack (VIOLATED) :        -8.955ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        18.876ns  (logic 9.188ns (48.676%)  route 9.688ns (51.324%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.693 r  CONT/output_sample_next00_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.407    17.100    CONT/output_sample_next12_in[2]
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303    17.403 f  CONT/output_sample[2]_i_2/O
                         net (fo=1, routed)           0.436    17.839    CONT/output_sample[2]_i_2_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    17.963 r  CONT/output_sample[2]_i_1/O
                         net (fo=1, routed)           0.000    17.963    CONT/output_sample_next[2]
    SLICE_X13Y81         FDCE                                         r  CONT/output_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.514     8.494    CONT/clk_100MHz
    SLICE_X13Y81         FDCE                                         r  CONT/output_sample_reg[2]/C
                         clock pessimism              0.559     9.053    
                         clock uncertainty           -0.074     8.979    
    SLICE_X13Y81         FDCE (Setup_fdce_C_D)        0.029     9.008    CONT/output_sample_reg[2]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                         -17.963    
  -------------------------------------------------------------------
                         slack                                 -8.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CONT/load_address3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.891%)  route 0.076ns (29.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.590    -0.574    CONT/clk_100MHz
    SLICE_X7Y74          FDCE                                         r  CONT/load_address3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  CONT/load_address3_reg[4]/Q
                         net (fo=4, routed)           0.076    -0.357    CONT/load_address3_reg__0[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.045    -0.312 r  CONT/load_address3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    CONT/load_address3[5]_i_1_n_0
    SLICE_X6Y74          FDCE                                         r  CONT/load_address3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.858    -0.815    CONT/clk_100MHz
    SLICE_X6Y74          FDCE                                         r  CONT/load_address3_reg[5]/C
                         clock pessimism              0.254    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.121    -0.366    CONT/load_address3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X4Y78          FDCE                                         r  CONT/memo1_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/memo1_address_reg[1]/Q
                         net (fo=1, routed)           0.252    -0.178    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.074    -0.447    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.264    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/counter_buf0r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/start_buffer3r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.599    -0.565    CONT/clk_100MHz
    SLICE_X1Y83          FDCE                                         r  CONT/counter_buf0r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  CONT/counter_buf0r_reg[7]/Q
                         net (fo=5, routed)           0.129    -0.295    CONT/SAMP/counter_buf0r_reg[8][0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  CONT/SAMP/start_buffer3r_i_1/O
                         net (fo=1, routed)           0.000    -0.250    CONT/SAMP_n_17
    SLICE_X2Y83          FDCE                                         r  CONT/start_buffer3r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/clk_100MHz
    SLICE_X2Y83          FDCE                                         r  CONT/start_buffer3r_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121    -0.356    CONT/start_buffer3r_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.675%)  route 0.249ns (60.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/memo1_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  CONT/memo1_address_reg[4]/Q
                         net (fo=1, routed)           0.249    -0.158    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.074    -0.447    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.264    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CONT/WIN1/result_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/writing_sample_memo2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.298%)  route 0.127ns (43.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN1/clk_100MHz
    SLICE_X10Y74         FDCE                                         r  CONT/WIN1/result_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/WIN1/result_pre_reg[15]/Q
                         net (fo=4, routed)           0.127    -0.311    CONT/result[0]
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.831    -0.842    CONT/clk_100MHz
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[0]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.070    -0.423    CONT/writing_sample_memo2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/writing_sample_memo2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.483%)  route 0.126ns (43.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN1/clk_100MHz
    SLICE_X10Y74         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=4, routed)           0.126    -0.312    CONT/result[10]
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.831    -0.842    CONT/clk_100MHz
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[10]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.066    -0.427    CONT/writing_sample_memo2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X5Y73          FDRE                                         r  CONT/memo2_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  CONT/memo2_address_reg[2]/Q
                         net (fo=1, routed)           0.289    -0.144    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y28         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.873    -0.800    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.074    -0.450    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.267    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.011%)  route 0.172ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN2/clk_100MHz
    SLICE_X11Y74         FDCE                                         r  CONT/WIN2/result_pre_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/WIN2/result_pre_reg[17]/Q
                         net (fo=2, routed)           0.172    -0.289    CONT/win_result2[2]
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.830    -0.843    CONT/clk_100MHz
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[2]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X11Y75         FDCE (Hold_fdce_C_D)         0.075    -0.419    CONT/read_buffer2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.180%)  route 0.146ns (50.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN2/clk_100MHz
    SLICE_X11Y74         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/WIN2/result_pre_reg[15]/Q
                         net (fo=2, routed)           0.146    -0.316    CONT/win_result2[0]
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.830    -0.843    CONT/clk_100MHz
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X11Y75         FDCE (Hold_fdce_C_D)         0.047    -0.447    CONT/read_buffer2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf3r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X3Y74          FDCE                                         r  CONT/address_buf3r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/address_buf3r_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.287    CONT/address_buf3r[5]
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  CONT/address_buf3r[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    CONT/address_buf3r_next[8]
    SLICE_X4Y74          FDCE                                         r  CONT/address_buf3r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.858    -0.815    CONT/clk_100MHz
    SLICE_X4Y74          FDCE                                         r  CONT/address_buf3r_reg[8]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.092    -0.374    CONT/address_buf3r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.277ns (26.177%)  route 3.601ns (73.823%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           1.025     3.924    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     4.048 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.048    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.029     8.809    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.277ns (27.001%)  route 3.452ns (72.999%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.876     3.775    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.899 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.899    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.600     8.580    CONT/FSM/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.194     8.781    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.029     8.810    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.890ns (19.302%)  route 3.721ns (80.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.815     3.657    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.781    CONT/SAMP/control_next[0]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.601     8.581    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.976    
                         clock uncertainty           -0.194     8.782    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.031     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.792ns (18.735%)  route 3.435ns (81.265%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.150     2.867 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.530     3.397    CONT/SAMP/control_next[2]
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.600     8.580    CONT/SAMP/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.194     8.781    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)       -0.249     8.532    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.890ns (20.055%)  route 3.548ns (79.945%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.642     3.484    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.608 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     3.608    CONT/SAMP/control_next[1]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.601     8.581    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.976    
                         clock uncertainty           -0.194     8.782    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.029     8.811    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.277ns (30.601%)  route 2.896ns (69.399%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.320     3.219    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     3.343 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.343    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.031     8.811    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.642ns (19.787%)  route 2.603ns (80.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.603     2.290    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.124     2.414 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     2.414    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)        0.029     8.813    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.642ns (23.438%)  route 2.097ns (76.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.097     1.785    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.909 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.909    CONT/enable_shift_next
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/clk_100MHz
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X6Y87          FDCE (Setup_fdce_C_D)        0.077     8.857    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  6.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.612%)  route 0.758ns (78.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.758     0.357    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.402    CONT/SAMP/control_next[0]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.092     0.042    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.641%)  route 0.912ns (81.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.912     0.511    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.556 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.556    CONT/enable_shift_next
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/clk_100MHz
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.120     0.068    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.153%)  route 0.942ns (81.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.942     0.541    CONT/SAMP/CLK
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.586 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.586    CONT/SAMP/control_next[1]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.209ns (14.290%)  route 1.254ns (85.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.254     0.852    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.897    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091     0.043    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.251ns (16.851%)  route 1.239ns (83.149%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.829     0.428    CONT/SAMP/control_reg[1]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.473 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.224     0.697    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.042     0.739 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.185     0.924    CONT/SAMP/control_next[2]
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.013    -0.037    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.424ns (25.948%)  route 1.210ns (74.052%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.132     1.024    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.069 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.069    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.092     0.040    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.424ns (23.484%)  route 1.381ns (76.516%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.303     1.195    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.240 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.240    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/FSM/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.424ns (22.706%)  route 1.443ns (77.294%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.365     1.257    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.302 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.302    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.091     0.039    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.263    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.595%)  route 1.656ns (78.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.724    -0.816    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.656     1.296    CONT/SAMP/init_next
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.524     8.504    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.194     8.705    
    SLICE_X8Y93          FDPE (Setup_fdpe_C_D)       -0.031     8.674    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  7.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.203%)  route 0.679ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.603    -0.561    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.679     0.258    CONT/SAMP/init_next
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846    -0.827    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X8Y93          FDPE (Hold_fdpe_C_D)         0.059    -0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.595%)  route 1.656ns (78.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.724    -0.816    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.656     1.296    CONT/SAMP/init_next
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.524     8.504    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.194     8.705    
    SLICE_X8Y93          FDPE (Setup_fdpe_C_D)       -0.031     8.674    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  7.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.203%)  route 0.679ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.603    -0.561    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.679     0.258    CONT/SAMP/init_next
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846    -0.827    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X8Y93          FDPE (Hold_fdpe_C_D)         0.059    -0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.083%)  route 1.803ns (71.917%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.885     1.551    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.124     1.675 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    CONT/SAMP/plusOp[6]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.029     9.122    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.732ns (28.877%)  route 1.803ns (71.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.885     1.551    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.152     1.703 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.703    CONT/SAMP/plusOp[7]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.704ns (32.071%)  route 1.491ns (67.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.573     1.239    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I2_O)        0.124     1.363 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.363    CONT/SAMP/plusOp[8]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.730ns (32.866%)  route 1.491ns (67.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.573     1.239    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.150     1.389 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.389    CONT/SAMP/plusOp[9]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.715ns (42.600%)  route 0.963ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.280    -0.133    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.163 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.683     0.846    CONT/SAMP/p_0_in
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.590     8.569    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X2Y100         FDCE (Setup_fdce_C_D)       -0.031     9.039    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.580ns (38.749%)  route 0.917ns (61.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.917     0.541    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I2_O)        0.124     0.665 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.665    CONT/SAMP/plusOp[5]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.102    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.036%)  route 0.906ns (60.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.906     0.530    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     0.654 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.654    CONT/SAMP/plusOp[3]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.102    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.580ns (39.107%)  route 0.903ns (60.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.903     0.527    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.651 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.651    CONT/SAMP/plusOp[1]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029     9.100    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.608ns (40.163%)  route 0.906ns (59.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.906     0.530    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.152     0.682 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.682    CONT/SAMP/plusOp[4]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.146    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.608ns (40.235%)  route 0.903ns (59.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.903     0.527    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.152     0.679 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.679    CONT/SAMP/plusOp[2]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.146    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.702%)  route 0.168ns (54.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.259    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.076    -0.417    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.100    -0.339    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.098    -0.241 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.000    -0.241    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.259    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT3 (Prop_lut3_I2_O)        0.042    -0.217 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    CONT/SAMP/plusOp[7]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT5 (Prop_lut5_I3_O)        0.043    -0.214 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[9]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.406%)  route 0.156ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.270    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    CONT/SAMP/plusOp[5]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.043    -0.199 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    CONT/SAMP/plusOp[4]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.259    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[6]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091    -0.402    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[8]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.232    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.042    -0.190 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    CONT/SAMP/plusOp[2]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.109%)  route 0.220ns (60.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.207    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.070    -0.406    CONT/SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.347ns,  Total Violation     -142.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.347ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 9.522ns (49.406%)  route 9.751ns (50.594%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.028 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.602    17.630    CONT/output_sample_next12_in[11]
    SLICE_X15Y86         LUT6 (Prop_lut6_I4_O)        0.302    17.932 r  CONT/output_sample[11]_i_3/O
                         net (fo=1, routed)           0.304    18.236    CONT/output_sample[11]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    18.360 r  CONT/output_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    18.360    CONT/output_sample_next[11]
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[11]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029     9.013    CONT/output_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 -9.347    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.212ns  (logic 9.636ns (50.155%)  route 9.576ns (49.845%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.131 f  CONT/output_sample_next00_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.469    17.600    CONT/output_sample_next00_inferred__0/i__carry__2_n_1
    SLICE_X11Y88         LUT5 (Prop_lut5_I1_O)        0.313    17.913 r  CONT/output_sample[15]_i_4/O
                         net (fo=1, routed)           0.263    18.176    CONT/output_sample[15]_i_4_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    18.300 r  CONT/output_sample[15]_i_2/O
                         net (fo=1, routed)           0.000    18.300    CONT/output_sample_next[15]
    SLICE_X11Y88         FDCE                                         r  CONT/output_sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X11Y88         FDCE                                         r  CONT/output_sample_reg[15]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.031     9.036    CONT/output_sample_reg[15]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                         -18.300    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.214ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 9.732ns (50.843%)  route 9.409ns (49.157%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.237 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.410    17.647    CONT/output_sample_next12_in[14]
    SLICE_X13Y88         LUT5 (Prop_lut5_I0_O)        0.303    17.950 f  CONT/output_sample[14]_i_2/O
                         net (fo=1, routed)           0.154    18.105    CONT/output_sample[14]_i_2_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.229 r  CONT/output_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    18.229    CONT/output_sample_next[14]
    SLICE_X13Y88         FDCE                                         r  CONT/output_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.521     8.501    CONT/clk_100MHz
    SLICE_X13Y88         FDCE                                         r  CONT/output_sample_reg[14]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.029     9.015    CONT/output_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -18.229    
  -------------------------------------------------------------------
                         slack                                 -9.214    

Slack (VIOLATED) :        -9.151ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.076ns  (logic 9.600ns (50.324%)  route 9.476ns (49.676%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.102 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.477    17.579    CONT/output_sample_next12_in[12]
    SLICE_X9Y86          LUT5 (Prop_lut5_I3_O)        0.306    17.885 f  CONT/output_sample[12]_i_2/O
                         net (fo=1, routed)           0.154    18.040    CONT/output_sample[12]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124    18.164 r  CONT/output_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    18.164    CONT/output_sample_next[12]
    SLICE_X9Y86          FDCE                                         r  CONT/output_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X9Y86          FDCE                                         r  CONT/output_sample_reg[12]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.029     9.013    CONT/output_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                 -9.151    

Slack (VIOLATED) :        -9.135ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 9.504ns (49.866%)  route 9.555ns (50.134%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.009 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.556    17.565    CONT/output_sample_next12_in[6]
    SLICE_X15Y84         LUT5 (Prop_lut5_I3_O)        0.303    17.868 f  CONT/output_sample[6]_i_2/O
                         net (fo=1, routed)           0.154    18.022    CONT/output_sample[6]_i_2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.146 r  CONT/output_sample[6]_i_1/O
                         net (fo=1, routed)           0.000    18.146    CONT/output_sample_next[6]
    SLICE_X15Y84         FDCE                                         r  CONT/output_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.518     8.498    CONT/clk_100MHz
    SLICE_X15Y84         FDCE                                         r  CONT/output_sample_reg[6]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y84         FDCE (Setup_fdce_C_D)        0.029     9.012    CONT/output_sample_reg[6]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                         -18.146    
  -------------------------------------------------------------------
                         slack                                 -9.135    

Slack (VIOLATED) :        -9.115ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 9.618ns (50.507%)  route 9.425ns (49.493%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.123 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.429    17.552    CONT/output_sample_next12_in[10]
    SLICE_X15Y85         LUT5 (Prop_lut5_I3_O)        0.303    17.855 f  CONT/output_sample[10]_i_2/O
                         net (fo=1, routed)           0.151    18.006    CONT/output_sample[10]_i_2_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.130 r  CONT/output_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    18.130    CONT/output_sample_next[10]
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.519     8.499    CONT/clk_100MHz
    SLICE_X15Y85         FDCE                                         r  CONT/output_sample_reg[10]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.031     9.015    CONT/output_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                 -9.115    

Slack (VIOLATED) :        -9.027ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.953ns  (logic 9.388ns (49.532%)  route 9.565ns (50.468%))
  Logic Levels:           30  (CARRY4=16 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.897 r  CONT/output_sample_next00_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.317    17.214    CONT/output_sample_next12_in[5]
    SLICE_X14Y83         LUT5 (Prop_lut5_I3_O)        0.299    17.513 f  CONT/output_sample[5]_i_2/O
                         net (fo=1, routed)           0.403    17.917    CONT/output_sample[5]_i_2_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.124    18.041 r  CONT/output_sample[5]_i_1/O
                         net (fo=1, routed)           0.000    18.041    CONT/output_sample_next[5]
    SLICE_X15Y83         FDCE                                         r  CONT/output_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.517     8.497    CONT/clk_100MHz
    SLICE_X15Y83         FDCE                                         r  CONT/output_sample_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X15Y83         FDCE (Setup_fdce_C_D)        0.032     9.014    CONT/output_sample_reg[5]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -18.041    
  -------------------------------------------------------------------
                         slack                                 -9.027    

Slack (VIOLATED) :        -8.999ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.928ns  (logic 9.502ns (50.201%)  route 9.426ns (49.799%))
  Logic Levels:           31  (CARRY4=17 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.011 r  CONT/output_sample_next00_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.430    17.441    CONT/output_sample_next12_in[9]
    SLICE_X15Y87         LUT5 (Prop_lut5_I3_O)        0.299    17.740 f  CONT/output_sample[9]_i_2/O
                         net (fo=1, routed)           0.151    17.891    CONT/output_sample[9]_i_2_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.015 r  CONT/output_sample[9]_i_1/O
                         net (fo=1, routed)           0.000    18.015    CONT/output_sample_next[9]
    SLICE_X15Y87         FDCE                                         r  CONT/output_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.520     8.500    CONT/clk_100MHz
    SLICE_X15Y87         FDCE                                         r  CONT/output_sample_reg[9]/C
                         clock pessimism              0.559     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X15Y87         FDCE (Setup_fdce_C_D)        0.031     9.016    CONT/output_sample_reg[9]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                 -8.999    

Slack (VIOLATED) :        -8.981ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 9.616ns (50.857%)  route 9.292ns (49.143%))
  Logic Levels:           32  (CARRY4=18 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.675 r  CONT/output_sample_next00_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.675    CONT/output_sample_next00_inferred__0/i__carry_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.789 r  CONT/output_sample_next00_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.789    CONT/output_sample_next00_inferred__0/i__carry__0_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.903 r  CONT/output_sample_next00_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.903    CONT/output_sample_next00_inferred__0/i__carry__1_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.125 r  CONT/output_sample_next00_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.293    17.418    CONT/output_sample_next12_in[13]
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.299    17.717 f  CONT/output_sample[13]_i_2/O
                         net (fo=1, routed)           0.154    17.871    CONT/output_sample[13]_i_2_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.995 r  CONT/output_sample[13]_i_1/O
                         net (fo=1, routed)           0.000    17.995    CONT/output_sample_next[13]
    SLICE_X13Y87         FDCE                                         r  CONT/output_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.520     8.500    CONT/clk_100MHz
    SLICE_X13Y87         FDCE                                         r  CONT/output_sample_reg[13]/C
                         clock pessimism              0.559     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X13Y87         FDCE (Setup_fdce_C_D)        0.029     9.014    CONT/output_sample_reg[13]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -17.995    
  -------------------------------------------------------------------
                         slack                                 -8.981    

Slack (VIOLATED) :        -8.955ns  (required time - arrival time)
  Source:                 CONT/read_buffer0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/output_sample_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        18.876ns  (logic 9.188ns (48.676%)  route 9.688ns (51.324%))
  Logic Levels:           29  (CARRY4=15 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.627    -0.913    CONT/clk_100MHz
    SLICE_X10Y75         FDCE                                         r  CONT/read_buffer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  CONT/read_buffer0_reg[0]/Q
                         net (fo=3, routed)           0.739     0.344    CONT/read_buffer0[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.468 r  CONT/output_sample_next3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.468    CONT/output_sample_next3_carry_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  CONT/output_sample_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    CONT/output_sample_next3_carry_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  CONT/output_sample_next3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    CONT/output_sample_next3_carry__0_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 r  CONT/output_sample_next3_carry__1/O[1]
                         net (fo=7, routed)           0.632     2.081    CONT/output_sample_next3_carry__1_n_6
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.303     2.384 r  CONT/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.384    CONT/i__carry__1_i_3__2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.917 r  CONT/output_sample_next3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.917    CONT/output_sample_next3_inferred__0/i__carry__1_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 f  CONT/output_sample_next3_inferred__0/i__carry__2/O[3]
                         net (fo=35, routed)          0.862     4.094    CONT/output_sample_next3_inferred__0/i__carry__2_n_4
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.307     4.401 r  CONT/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.401    CONT/i__carry__0_i_5__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  CONT/output_sample_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=93, routed)          1.055     5.857    CONT/output_sample_next4_inferred__0/i__carry__0_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.981 r  CONT/i__carry__0_i_12/O
                         net (fo=19, routed)          1.131     7.112    CONT/i__carry__0_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  CONT/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     7.236    CONT/i__carry__1_i_7__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.786 r  CONT/output_sample_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    CONT/output_sample_next1_inferred__0/i__carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  CONT/output_sample_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.900    CONT/output_sample_next1_inferred__0/i__carry__2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.234 r  CONT/output_sample_next1_inferred__0/i__carry__3/O[1]
                         net (fo=3, routed)           0.621     8.855    CONT/output_sample_next1_inferred__0/i__carry__3_n_6
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303     9.158 r  CONT/i___92_carry__2_i_11/O
                         net (fo=2, routed)           0.161     9.319    CONT/i___92_carry__2_i_11_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.443 r  CONT/i___92_carry__2_i_3/O
                         net (fo=2, routed)           0.472     9.915    CONT/i___92_carry__2_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.039 r  CONT/i___92_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.039    CONT/i___92_carry__2_i_7_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.589 r  CONT/output_sample_next1_inferred__0/i___92_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.589    CONT/output_sample_next1_inferred__0/i___92_carry__2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.828 r  CONT/output_sample_next1_inferred__0/i___92_carry__3/O[2]
                         net (fo=6, routed)           0.787    11.615    CONT/output_sample_next1_inferred__0/i___92_carry__3_n_5
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.917 r  CONT/i___153_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.917    CONT/i___153_carry__1_i_4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.430 r  CONT/output_sample_next1_inferred__0/i___153_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.430    CONT/output_sample_next1_inferred__0/i___153_carry__1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  CONT/output_sample_next1_inferred__0/i___153_carry__2/O[1]
                         net (fo=3, routed)           0.427    13.180    CONT/output_sample_next1_inferred__0/i___153_carry__2_n_6
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.306    13.486 r  CONT/i___198_carry__2_i_2/O
                         net (fo=1, routed)           0.479    13.966    CONT/i___198_carry__2_i_2_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.370 r  CONT/output_sample_next1_inferred__0/i___198_carry__2/CO[3]
                         net (fo=1, routed)           0.644    15.013    CONT/output_sample_next1_inferred__0/i___198_carry__2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  CONT/i__carry_i_6__1/O
                         net (fo=30, routed)          0.214    15.351    CONT/i__carry_i_6__1_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.475 r  CONT/i__carry_i_1__1/O
                         net (fo=1, routed)           0.620    16.095    CONT/i__carry_i_1__1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.693 r  CONT/output_sample_next00_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.407    17.100    CONT/output_sample_next12_in[2]
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.303    17.403 f  CONT/output_sample[2]_i_2/O
                         net (fo=1, routed)           0.436    17.839    CONT/output_sample[2]_i_2_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    17.963 r  CONT/output_sample[2]_i_1/O
                         net (fo=1, routed)           0.000    17.963    CONT/output_sample_next[2]
    SLICE_X13Y81         FDCE                                         r  CONT/output_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.514     8.494    CONT/clk_100MHz
    SLICE_X13Y81         FDCE                                         r  CONT/output_sample_reg[2]/C
                         clock pessimism              0.559     9.053    
                         clock uncertainty           -0.074     8.979    
    SLICE_X13Y81         FDCE (Setup_fdce_C_D)        0.029     9.008    CONT/output_sample_reg[2]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                         -17.963    
  -------------------------------------------------------------------
                         slack                                 -8.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CONT/load_address3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.891%)  route 0.076ns (29.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.590    -0.574    CONT/clk_100MHz
    SLICE_X7Y74          FDCE                                         r  CONT/load_address3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  CONT/load_address3_reg[4]/Q
                         net (fo=4, routed)           0.076    -0.357    CONT/load_address3_reg__0[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.045    -0.312 r  CONT/load_address3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    CONT/load_address3[5]_i_1_n_0
    SLICE_X6Y74          FDCE                                         r  CONT/load_address3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.858    -0.815    CONT/clk_100MHz
    SLICE_X6Y74          FDCE                                         r  CONT/load_address3_reg[5]/C
                         clock pessimism              0.254    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.121    -0.366    CONT/load_address3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X4Y78          FDCE                                         r  CONT/memo1_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  CONT/memo1_address_reg[1]/Q
                         net (fo=1, routed)           0.252    -0.178    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.074    -0.447    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.264    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/counter_buf0r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/start_buffer3r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.599    -0.565    CONT/clk_100MHz
    SLICE_X1Y83          FDCE                                         r  CONT/counter_buf0r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  CONT/counter_buf0r_reg[7]/Q
                         net (fo=5, routed)           0.129    -0.295    CONT/SAMP/counter_buf0r_reg[8][0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  CONT/SAMP/start_buffer3r_i_1/O
                         net (fo=1, routed)           0.000    -0.250    CONT/SAMP_n_17
    SLICE_X2Y83          FDCE                                         r  CONT/start_buffer3r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/clk_100MHz
    SLICE_X2Y83          FDCE                                         r  CONT/start_buffer3r_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121    -0.356    CONT/start_buffer3r_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/memo1_address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.675%)  route 0.249ns (60.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.593    -0.571    CONT/clk_100MHz
    SLICE_X6Y78          FDCE                                         r  CONT/memo1_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  CONT/memo1_address_reg[4]/Q
                         net (fo=1, routed)           0.249    -0.158    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.876    -0.797    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.074    -0.447    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.264    CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CONT/WIN1/result_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/writing_sample_memo2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.298%)  route 0.127ns (43.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN1/clk_100MHz
    SLICE_X10Y74         FDCE                                         r  CONT/WIN1/result_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/WIN1/result_pre_reg[15]/Q
                         net (fo=4, routed)           0.127    -0.311    CONT/result[0]
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.831    -0.842    CONT/clk_100MHz
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[0]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.070    -0.423    CONT/writing_sample_memo2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/writing_sample_memo2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.483%)  route 0.126ns (43.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN1/clk_100MHz
    SLICE_X10Y74         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=4, routed)           0.126    -0.312    CONT/result[10]
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.831    -0.842    CONT/clk_100MHz
    SLICE_X9Y73          FDCE                                         r  CONT/writing_sample_memo2_reg[10]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.066    -0.427    CONT/writing_sample_memo2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X5Y73          FDRE                                         r  CONT/memo2_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  CONT/memo2_address_reg[2]/Q
                         net (fo=1, routed)           0.289    -0.144    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y28         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.873    -0.800    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.074    -0.450    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.267    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.011%)  route 0.172ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN2/clk_100MHz
    SLICE_X11Y74         FDCE                                         r  CONT/WIN2/result_pre_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/WIN2/result_pre_reg[17]/Q
                         net (fo=2, routed)           0.172    -0.289    CONT/win_result2[2]
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.830    -0.843    CONT/clk_100MHz
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[2]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X11Y75         FDCE (Hold_fdce_C_D)         0.075    -0.419    CONT/read_buffer2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CONT/WIN2/result_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.180%)  route 0.146ns (50.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.562    -0.602    CONT/WIN2/clk_100MHz
    SLICE_X11Y74         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CONT/WIN2/result_pre_reg[15]/Q
                         net (fo=2, routed)           0.146    -0.316    CONT/win_result2[0]
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.830    -0.843    CONT/clk_100MHz
    SLICE_X11Y75         FDCE                                         r  CONT/read_buffer2_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X11Y75         FDCE (Hold_fdce_C_D)         0.047    -0.447    CONT/read_buffer2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CONT/address_buf3r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/address_buf3r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.591    -0.573    CONT/clk_100MHz
    SLICE_X3Y74          FDCE                                         r  CONT/address_buf3r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  CONT/address_buf3r_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.287    CONT/address_buf3r[5]
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  CONT/address_buf3r[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    CONT/address_buf3r_next[8]
    SLICE_X4Y74          FDCE                                         r  CONT/address_buf3r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.858    -0.815    CONT/clk_100MHz
    SLICE_X4Y74          FDCE                                         r  CONT/address_buf3r_reg[8]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.092    -0.374    CONT/address_buf3r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.277ns (26.177%)  route 3.601ns (73.823%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           1.025     3.924    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     4.048 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.048    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.029     8.809    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.277ns (27.001%)  route 3.452ns (72.999%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.876     3.775    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.899 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.899    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.600     8.580    CONT/FSM/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.194     8.781    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.029     8.810    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.890ns (19.302%)  route 3.721ns (80.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.815     3.657    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.781    CONT/SAMP/control_next[0]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.601     8.581    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.976    
                         clock uncertainty           -0.194     8.782    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.031     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.792ns (18.735%)  route 3.435ns (81.265%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.150     2.867 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.530     3.397    CONT/SAMP/control_next[2]
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.600     8.580    CONT/SAMP/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.194     8.781    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)       -0.249     8.532    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.890ns (20.055%)  route 3.548ns (79.945%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.642     3.484    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.608 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     3.608    CONT/SAMP/control_next[1]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.601     8.581    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.976    
                         clock uncertainty           -0.194     8.782    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.029     8.811    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.277ns (30.601%)  route 2.896ns (69.399%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.320     3.219    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     3.343 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.343    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.031     8.811    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.642ns (19.787%)  route 2.603ns (80.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.603     2.290    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.124     2.414 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     2.414    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)        0.029     8.813    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.642ns (23.438%)  route 2.097ns (76.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.097     1.785    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.909 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.909    CONT/enable_shift_next
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/clk_100MHz
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X6Y87          FDCE (Setup_fdce_C_D)        0.077     8.857    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  6.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.612%)  route 0.758ns (78.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.758     0.357    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.402    CONT/SAMP/control_next[0]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.092     0.042    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.641%)  route 0.912ns (81.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.912     0.511    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.556 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.556    CONT/enable_shift_next
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/clk_100MHz
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.120     0.068    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.153%)  route 0.942ns (81.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.942     0.541    CONT/SAMP/CLK
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.586 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.586    CONT/SAMP/control_next[1]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.209ns (14.290%)  route 1.254ns (85.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.254     0.852    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.897    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091     0.043    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.251ns (16.851%)  route 1.239ns (83.149%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.829     0.428    CONT/SAMP/control_reg[1]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.473 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.224     0.697    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.042     0.739 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.185     0.924    CONT/SAMP/control_next[2]
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.013    -0.037    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.424ns (25.948%)  route 1.210ns (74.052%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.132     1.024    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.069 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.069    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.092     0.040    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.424ns (23.484%)  route 1.381ns (76.516%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.303     1.195    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.240 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.240    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/FSM/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.050    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.091     0.041    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.424ns (22.706%)  route 1.443ns (77.294%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.365     1.257    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.302 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.302    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.052    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.091     0.039    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.263    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.277ns (26.177%)  route 3.601ns (73.823%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           1.025     3.924    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     4.048 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.048    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.029     8.809    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.277ns (27.001%)  route 3.452ns (72.999%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.876     3.775    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.899 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.899    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.600     8.580    CONT/FSM/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.194     8.781    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.029     8.810    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.890ns (19.302%)  route 3.721ns (80.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.815     3.657    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     3.781    CONT/SAMP/control_next[0]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.601     8.581    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.976    
                         clock uncertainty           -0.194     8.782    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.031     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.792ns (18.735%)  route 3.435ns (81.265%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.150     2.867 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.530     3.397    CONT/SAMP/control_next[2]
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.600     8.580    CONT/SAMP/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.194     8.781    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)       -0.249     8.532    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.890ns (20.055%)  route 3.548ns (79.945%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          2.258     1.946    CONT/SAMP/CLK
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     2.070 f  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.647     2.717    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  CONT/SAMP/control[1]_i_2/O
                         net (fo=2, routed)           0.642     3.484    CONT/SAMP/control[1]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.608 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     3.608    CONT/SAMP/control_next[1]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.601     8.581    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.976    
                         clock uncertainty           -0.194     8.782    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.029     8.811    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.277ns (30.601%)  route 2.896ns (69.399%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.143     1.831    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.955    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.433     2.600    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299     2.899 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.320     3.219    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     3.343 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.343    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.031     8.811    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.642ns (19.787%)  route 2.603ns (80.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.603     2.290    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.124     2.414 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     2.414    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)        0.029     8.813    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.642ns (23.438%)  route 2.097ns (76.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.710    -0.830    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518    -0.312 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.097     1.785    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.909 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.909    CONT/enable_shift_next
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.599     8.579    CONT/clk_100MHz
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.194     8.780    
    SLICE_X6Y87          FDCE (Setup_fdce_C_D)        0.077     8.857    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  6.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.612%)  route 0.758ns (78.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.758     0.357    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.402    CONT/SAMP/control_next[0]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.051    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.092     0.041    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.641%)  route 0.912ns (81.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.912     0.511    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.556 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.556    CONT/enable_shift_next
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/clk_100MHz
    SLICE_X6Y87          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.120     0.067    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.153%)  route 0.942ns (81.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/sc_reg/Q
                         net (fo=25, routed)          0.942     0.541    CONT/SAMP/CLK
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.586 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.586    CONT/SAMP/control_next[1]
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X5Y89          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.051    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.091     0.040    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.209ns (14.290%)  route 1.254ns (85.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.254     0.852    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.897    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091     0.042    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.251ns (16.851%)  route 1.239ns (83.149%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.829     0.428    CONT/SAMP/control_reg[1]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.473 r  CONT/SAMP/control[2]_i_2/O
                         net (fo=2, routed)           0.224     0.697    CONT/SAMP/control[2]_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.042     0.739 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.185     0.924    CONT/SAMP/control_next[2]
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/SAMP/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.051    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.013    -0.038    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.424ns (25.948%)  route 1.210ns (74.052%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.132     1.024    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.069 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.069    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.092     0.039    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.424ns (23.484%)  route 1.381ns (76.516%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.303     1.195    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.240 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.240    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.872    -0.801    CONT/FSM/clk_100MHz
    SLICE_X4Y88          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.194    -0.051    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.091     0.040    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.424ns (22.706%)  route 1.443ns (77.294%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.599    -0.565    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.939     0.538    CONT/SAMP/control_reg[1]_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.583    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X5Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.645 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.139     0.784    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.108     0.892 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.365     1.257    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.302 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.302    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.870    -0.803    CONT/FSM/clk_100MHz
    SLICE_X4Y87          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.194    -0.053    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.091     0.038    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.595%)  route 1.656ns (78.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.724    -0.816    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.656     1.296    CONT/SAMP/init_next
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.524     8.504    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.194     8.705    
    SLICE_X8Y93          FDPE (Setup_fdpe_C_D)       -0.031     8.674    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  7.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.203%)  route 0.679ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.603    -0.561    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.679     0.258    CONT/SAMP/init_next
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846    -0.827    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X8Y93          FDPE (Hold_fdpe_C_D)         0.059    -0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.083%)  route 1.803ns (71.917%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.885     1.551    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.124     1.675 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    CONT/SAMP/plusOp[6]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.029     9.122    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.732ns (28.877%)  route 1.803ns (71.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.885     1.551    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.152     1.703 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.703    CONT/SAMP/plusOp[7]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.704ns (32.071%)  route 1.491ns (67.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.573     1.239    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I2_O)        0.124     1.363 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.363    CONT/SAMP/plusOp[8]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.730ns (32.866%)  route 1.491ns (67.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.918     0.542    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     0.666 r  CONT/SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.573     1.239    CONT/SAMP/count[9]_i_2_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.150     1.389 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.389    CONT/SAMP/plusOp[9]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.601     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.715ns (42.600%)  route 0.963ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.419    -0.413 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.280    -0.133    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.296     0.163 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.683     0.846    CONT/SAMP/p_0_in
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.590     8.569    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X2Y100         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X2Y100         FDCE (Setup_fdce_C_D)       -0.031     9.039    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.580ns (38.749%)  route 0.917ns (61.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.917     0.541    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I2_O)        0.124     0.665 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.665    CONT/SAMP/plusOp[5]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.102    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.036%)  route 0.906ns (60.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.906     0.530    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     0.654 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.654    CONT/SAMP/plusOp[3]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031     9.102    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.580ns (39.107%)  route 0.903ns (60.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.903     0.527    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.651 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.651    CONT/SAMP/plusOp[1]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029     9.100    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.608ns (40.163%)  route 0.906ns (59.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.906     0.530    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.152     0.682 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.682    CONT/SAMP/plusOp[4]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.146    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.608ns (40.235%)  route 0.903ns (59.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  CONT/SAMP/mc_reg/Q
                         net (fo=9, routed)           0.903     0.527    CONT/SAMP/mc_reg_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.152     0.679 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.679    CONT/SAMP/plusOp[2]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.579     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.075     9.146    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.702%)  route 0.168ns (54.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.259    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.076    -0.417    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.128    -0.439 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.100    -0.339    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.098    -0.241 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.000    -0.241    CONT/SAMP/p_0_in
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.259    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT3 (Prop_lut3_I2_O)        0.042    -0.217 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    CONT/SAMP/plusOp[7]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT5 (Prop_lut5_I3_O)        0.043    -0.214 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[9]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.406%)  route 0.156ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.156    -0.270    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    CONT/SAMP/plusOp[5]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.242    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.043    -0.199 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    CONT/SAMP/plusOp[4]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.259    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    CONT/SAMP/plusOp[6]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091    -0.402    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.257    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CONT/SAMP/plusOp[8]
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X1Y107         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.232    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.042    -0.190 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    CONT/SAMP/plusOp[2]
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.109%)  route 0.220ns (60.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.207    CONT/SAMP/sc_next
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.871    -0.802    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y105         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.070    -0.406    CONT/SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.595%)  route 1.656ns (78.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         1.724    -0.816    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.656     1.296    CONT/SAMP/init_next
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.524     8.504    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.194     8.705    
    SLICE_X8Y93          FDPE (Setup_fdpe_C_D)       -0.031     8.674    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  7.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.203%)  route 0.679ns (82.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=387, routed)         0.603    -0.561    CONT/SAMP/clk_100MHz
    SLICE_X7Y93          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.679     0.258    CONT/SAMP/init_next
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846    -0.827    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y93          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.194    -0.077    
    SLICE_X8Y93          FDPE (Hold_fdpe_C_D)         0.059    -0.018    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.276    





