// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _QuantAct_1_channel_m_HH_
#define _QuantAct_1_channel_m_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "softmax_mul_32ns_bkb.h"

namespace ap_rtl {

struct QuantAct_1_channel_m : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > in_quant_iter_c_V_V_dout;
    sc_in< sc_logic > in_quant_iter_c_V_V_empty_n;
    sc_out< sc_logic > in_quant_iter_c_V_V_read;
    sc_in< sc_lv<32> > in_quant_iter_r_V_V_dout;
    sc_in< sc_logic > in_quant_iter_r_V_V_empty_n;
    sc_out< sc_logic > in_quant_iter_r_V_V_read;
    sc_out< sc_lv<32> > in_proc_2_iter_r_V_V_din;
    sc_in< sc_logic > in_proc_2_iter_r_V_V_full_n;
    sc_out< sc_logic > in_proc_2_iter_r_V_V_write;
    sc_out< sc_lv<32> > in_proc_2_iter_c_V_V_din;
    sc_in< sc_logic > in_proc_2_iter_c_V_V_full_n;
    sc_out< sc_logic > in_proc_2_iter_c_V_V_write;
    sc_out< sc_lv<32> > sum_V_V_din;
    sc_in< sc_logic > sum_V_V_full_n;
    sc_out< sc_logic > sum_V_V_write;
    sc_in< sc_lv<1024> > in_quant_V_V_dout;
    sc_in< sc_logic > in_quant_V_V_empty_n;
    sc_out< sc_logic > in_quant_V_V_read;
    sc_out< sc_lv<256> > in_proc_2_V_V_din;
    sc_in< sc_logic > in_proc_2_V_V_full_n;
    sc_out< sc_logic > in_proc_2_V_V_write;


    // Module declarations
    QuantAct_1_channel_m(sc_module_name name);
    SC_HAS_PROCESS(QuantAct_1_channel_m);

    ~QuantAct_1_channel_m();

    sc_trace_file* mVcdFile;

    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U24;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U25;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U26;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U27;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U28;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U29;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U30;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U31;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U32;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U33;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U34;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U35;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U36;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U37;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U38;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U39;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_quant_iter_c_V_V_blk_n;
    sc_signal< sc_logic > in_quant_iter_r_V_V_blk_n;
    sc_signal< sc_logic > in_proc_2_iter_r_V_V_blk_n;
    sc_signal< sc_logic > in_proc_2_iter_c_V_V_blk_n;
    sc_signal< sc_logic > sum_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_22_i_reg_1752;
    sc_signal< sc_lv<1> > tmp_22_i_reg_1752_pp0_iter4_reg;
    sc_signal< sc_logic > in_quant_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1723;
    sc_signal< sc_logic > in_proc_2_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1723_pp0_iter3_reg;
    sc_signal< sc_lv<64> > indvar_flatten_reg_246;
    sc_signal< sc_lv<32> > l_i_reg_257;
    sc_signal< sc_lv<32> > tmp_V_26_reg_1701;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > tmp_V_reg_1708;
    sc_signal< sc_lv<32> > tmp_i_fu_268_p2;
    sc_signal< sc_lv<32> > tmp_i_reg_1713;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > bound_fu_279_p2;
    sc_signal< sc_lv<64> > bound_reg_1718;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_285_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1723_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1723_pp0_iter2_reg;
    sc_signal< sc_lv<64> > indvar_flatten_next_fu_290_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_21_i_fu_309_p2;
    sc_signal< sc_lv<1> > tmp_21_i_reg_1732;
    sc_signal< sc_lv<1> > tmp_21_i_reg_1732_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_21_i_reg_1732_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_21_i_reg_1732_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_22_i_fu_315_p2;
    sc_signal< sc_lv<1> > tmp_22_i_reg_1752_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_22_i_reg_1752_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_22_i_reg_1752_pp0_iter3_reg;
    sc_signal< sc_lv<32> > l_fu_320_p2;
    sc_signal< sc_lv<64> > tmp_164_fu_326_p1;
    sc_signal< sc_lv<64> > tmp_164_reg_1761;
    sc_signal< sc_lv<64> > p_Result_28_1_i_reg_1766;
    sc_signal< sc_lv<64> > p_Result_28_2_i_reg_1771;
    sc_signal< sc_lv<64> > p_Result_28_3_i_reg_1776;
    sc_signal< sc_lv<64> > p_Result_28_4_i_reg_1781;
    sc_signal< sc_lv<64> > p_Result_28_5_i_reg_1786;
    sc_signal< sc_lv<64> > p_Result_28_6_i_reg_1791;
    sc_signal< sc_lv<64> > p_Result_28_7_i_reg_1796;
    sc_signal< sc_lv<64> > p_Result_28_8_i_reg_1801;
    sc_signal< sc_lv<64> > p_Result_28_9_i_reg_1806;
    sc_signal< sc_lv<64> > p_Result_28_i_reg_1811;
    sc_signal< sc_lv<64> > p_Result_28_10_i_reg_1816;
    sc_signal< sc_lv<64> > p_Result_28_11_i_reg_1821;
    sc_signal< sc_lv<64> > p_Result_28_12_i_reg_1826;
    sc_signal< sc_lv<64> > p_Result_28_13_i_reg_1831;
    sc_signal< sc_lv<64> > p_Result_28_14_i_reg_1836;
    sc_signal< sc_lv<1> > tmp_165_reg_1921;
    sc_signal< sc_lv<16> > read2_V_i_reg_1926;
    sc_signal< sc_lv<1> > tmp_166_reg_1932;
    sc_signal< sc_lv<16> > read2_V_i_357_reg_1937;
    sc_signal< sc_lv<1> > tmp_167_reg_1943;
    sc_signal< sc_lv<16> > read2_V_2_i_reg_1948;
    sc_signal< sc_lv<1> > tmp_168_reg_1954;
    sc_signal< sc_lv<16> > read2_V_3_i_reg_1959;
    sc_signal< sc_lv<1> > tmp_169_reg_1965;
    sc_signal< sc_lv<16> > read2_V_4_i_reg_1970;
    sc_signal< sc_lv<1> > tmp_170_reg_1976;
    sc_signal< sc_lv<16> > read2_V_5_i_reg_1981;
    sc_signal< sc_lv<1> > tmp_171_reg_1987;
    sc_signal< sc_lv<16> > read2_V_6_i_reg_1992;
    sc_signal< sc_lv<1> > tmp_172_reg_1998;
    sc_signal< sc_lv<16> > read2_V_7_i_reg_2003;
    sc_signal< sc_lv<1> > tmp_173_reg_2009;
    sc_signal< sc_lv<16> > read2_V_8_i_reg_2014;
    sc_signal< sc_lv<1> > tmp_174_reg_2020;
    sc_signal< sc_lv<16> > read2_V_9_i_reg_2025;
    sc_signal< sc_lv<1> > tmp_175_reg_2031;
    sc_signal< sc_lv<16> > read2_V_10_i_reg_2036;
    sc_signal< sc_lv<1> > tmp_176_reg_2042;
    sc_signal< sc_lv<16> > read2_V_11_i_reg_2047;
    sc_signal< sc_lv<1> > tmp_177_reg_2053;
    sc_signal< sc_lv<16> > read2_V_12_i_reg_2058;
    sc_signal< sc_lv<1> > tmp_178_reg_2064;
    sc_signal< sc_lv<16> > read2_V_13_i_reg_2069;
    sc_signal< sc_lv<1> > tmp_179_reg_2075;
    sc_signal< sc_lv<16> > read2_V_14_i_reg_2080;
    sc_signal< sc_lv<1> > tmp_180_reg_2086;
    sc_signal< sc_lv<16> > read2_V_15_i_reg_2091;
    sc_signal< sc_lv<32> > sum_0_V_fu_981_p3;
    sc_signal< sc_lv<32> > sum_0_V_reg_2097;
    sc_signal< sc_lv<32> > sum_1_V_fu_1009_p3;
    sc_signal< sc_lv<32> > sum_1_V_reg_2102;
    sc_signal< sc_lv<32> > sum_4_V_fu_1093_p3;
    sc_signal< sc_lv<32> > sum_4_V_reg_2107;
    sc_signal< sc_lv<32> > sum_5_V_fu_1121_p3;
    sc_signal< sc_lv<32> > sum_5_V_reg_2112;
    sc_signal< sc_lv<32> > sum_12_V_fu_1317_p3;
    sc_signal< sc_lv<32> > sum_12_V_reg_2117;
    sc_signal< sc_lv<32> > sum_13_V_fu_1345_p3;
    sc_signal< sc_lv<32> > sum_13_V_reg_2122;
    sc_signal< sc_lv<32> > tmp3_fu_1525_p2;
    sc_signal< sc_lv<32> > tmp3_reg_2127;
    sc_signal< sc_lv<32> > tmp6_fu_1531_p2;
    sc_signal< sc_lv<32> > tmp6_reg_2132;
    sc_signal< sc_lv<32> > tmp9_fu_1537_p2;
    sc_signal< sc_lv<32> > tmp9_reg_2137;
    sc_signal< sc_lv<32> > tmp10_fu_1543_p2;
    sc_signal< sc_lv<32> > tmp10_reg_2142;
    sc_signal< sc_lv<32> > tmp13_fu_1549_p2;
    sc_signal< sc_lv<32> > tmp13_reg_2147;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > sum_0_V_1_fu_134;
    sc_signal< sc_lv<32> > sum_1_V_1_fu_138;
    sc_signal< sc_lv<32> > sum_2_V_1_fu_142;
    sc_signal< sc_lv<32> > sum_2_V_fu_1037_p3;
    sc_signal< sc_lv<32> > sum_3_V_1_fu_146;
    sc_signal< sc_lv<32> > sum_3_V_fu_1065_p3;
    sc_signal< sc_lv<32> > sum_4_V_1_fu_150;
    sc_signal< sc_lv<32> > sum_5_V_1_fu_154;
    sc_signal< sc_lv<32> > sum_6_V_1_fu_158;
    sc_signal< sc_lv<32> > sum_6_V_fu_1149_p3;
    sc_signal< sc_lv<32> > sum_7_V_1_fu_162;
    sc_signal< sc_lv<32> > sum_7_V_fu_1177_p3;
    sc_signal< sc_lv<32> > sum_8_V_1_fu_166;
    sc_signal< sc_lv<32> > sum_8_V_fu_1205_p3;
    sc_signal< sc_lv<32> > sum_9_V_1_fu_170;
    sc_signal< sc_lv<32> > sum_9_V_fu_1233_p3;
    sc_signal< sc_lv<32> > sum_10_V_1_fu_174;
    sc_signal< sc_lv<32> > sum_10_V_fu_1261_p3;
    sc_signal< sc_lv<32> > sum_11_V_1_fu_178;
    sc_signal< sc_lv<32> > sum_11_V_fu_1289_p3;
    sc_signal< sc_lv<32> > sum_12_V_1_fu_182;
    sc_signal< sc_lv<32> > sum_13_V_1_fu_186;
    sc_signal< sc_lv<32> > sum_14_V_1_fu_190;
    sc_signal< sc_lv<32> > sum_14_V_fu_1373_p3;
    sc_signal< sc_lv<32> > sum_15_V_1_fu_194;
    sc_signal< sc_lv<32> > sum_15_V_fu_1401_p3;
    sc_signal< sc_lv<32> > bound_fu_279_p0;
    sc_signal< sc_lv<32> > bound_fu_279_p1;
    sc_signal< sc_lv<1> > exitcond_i2_fu_296_p2;
    sc_signal< sc_lv<32> > l_i_mid2_fu_301_p3;
    sc_signal< sc_lv<32> > grp_fu_483_p0;
    sc_signal< sc_lv<32> > grp_fu_492_p0;
    sc_signal< sc_lv<32> > grp_fu_501_p0;
    sc_signal< sc_lv<32> > grp_fu_510_p0;
    sc_signal< sc_lv<32> > grp_fu_519_p0;
    sc_signal< sc_lv<32> > grp_fu_528_p0;
    sc_signal< sc_lv<32> > grp_fu_537_p0;
    sc_signal< sc_lv<32> > grp_fu_546_p0;
    sc_signal< sc_lv<32> > grp_fu_555_p0;
    sc_signal< sc_lv<32> > grp_fu_564_p0;
    sc_signal< sc_lv<32> > grp_fu_573_p0;
    sc_signal< sc_lv<32> > grp_fu_582_p0;
    sc_signal< sc_lv<32> > grp_fu_591_p0;
    sc_signal< sc_lv<32> > grp_fu_600_p0;
    sc_signal< sc_lv<32> > grp_fu_609_p0;
    sc_signal< sc_lv<32> > grp_fu_618_p0;
    sc_signal< sc_lv<95> > grp_fu_483_p2;
    sc_signal< sc_lv<95> > grp_fu_492_p2;
    sc_signal< sc_lv<95> > grp_fu_501_p2;
    sc_signal< sc_lv<95> > grp_fu_510_p2;
    sc_signal< sc_lv<95> > grp_fu_519_p2;
    sc_signal< sc_lv<95> > grp_fu_528_p2;
    sc_signal< sc_lv<95> > grp_fu_537_p2;
    sc_signal< sc_lv<95> > grp_fu_546_p2;
    sc_signal< sc_lv<95> > grp_fu_555_p2;
    sc_signal< sc_lv<95> > grp_fu_564_p2;
    sc_signal< sc_lv<95> > grp_fu_573_p2;
    sc_signal< sc_lv<95> > grp_fu_582_p2;
    sc_signal< sc_lv<95> > grp_fu_591_p2;
    sc_signal< sc_lv<95> > grp_fu_600_p2;
    sc_signal< sc_lv<95> > grp_fu_609_p2;
    sc_signal< sc_lv<95> > grp_fu_618_p2;
    sc_signal< sc_lv<16> > read2_V_1_i_fu_960_p2;
    sc_signal< sc_lv<16> > p_1_i_fu_965_p3;
    sc_signal< sc_lv<32> > p_2_i_fu_971_p1;
    sc_signal< sc_lv<32> > tmp_75_i_fu_975_p2;
    sc_signal< sc_lv<16> > read2_V_1_1_i_fu_988_p2;
    sc_signal< sc_lv<16> > p_1_1_i_fu_993_p3;
    sc_signal< sc_lv<32> > p_2_1_i_fu_999_p1;
    sc_signal< sc_lv<32> > tmp_75_1_i_fu_1003_p2;
    sc_signal< sc_lv<16> > read2_V_1_2_i_fu_1016_p2;
    sc_signal< sc_lv<16> > p_1_2_i_fu_1021_p3;
    sc_signal< sc_lv<32> > p_2_2_i_fu_1027_p1;
    sc_signal< sc_lv<32> > tmp_75_2_i_fu_1031_p2;
    sc_signal< sc_lv<16> > read2_V_1_3_i_fu_1044_p2;
    sc_signal< sc_lv<16> > p_1_3_i_fu_1049_p3;
    sc_signal< sc_lv<32> > p_2_3_i_fu_1055_p1;
    sc_signal< sc_lv<32> > tmp_75_3_i_fu_1059_p2;
    sc_signal< sc_lv<16> > read2_V_1_4_i_fu_1072_p2;
    sc_signal< sc_lv<16> > p_1_4_i_fu_1077_p3;
    sc_signal< sc_lv<32> > p_2_4_i_fu_1083_p1;
    sc_signal< sc_lv<32> > tmp_75_4_i_fu_1087_p2;
    sc_signal< sc_lv<16> > read2_V_1_5_i_fu_1100_p2;
    sc_signal< sc_lv<16> > p_1_5_i_fu_1105_p3;
    sc_signal< sc_lv<32> > p_2_5_i_fu_1111_p1;
    sc_signal< sc_lv<32> > tmp_75_5_i_fu_1115_p2;
    sc_signal< sc_lv<16> > read2_V_1_6_i_fu_1128_p2;
    sc_signal< sc_lv<16> > p_1_6_i_fu_1133_p3;
    sc_signal< sc_lv<32> > p_2_6_i_fu_1139_p1;
    sc_signal< sc_lv<32> > tmp_75_6_i_fu_1143_p2;
    sc_signal< sc_lv<16> > read2_V_1_7_i_fu_1156_p2;
    sc_signal< sc_lv<16> > p_1_7_i_fu_1161_p3;
    sc_signal< sc_lv<32> > p_2_7_i_fu_1167_p1;
    sc_signal< sc_lv<32> > tmp_75_7_i_fu_1171_p2;
    sc_signal< sc_lv<16> > read2_V_1_8_i_fu_1184_p2;
    sc_signal< sc_lv<16> > p_1_8_i_fu_1189_p3;
    sc_signal< sc_lv<32> > p_2_8_i_fu_1195_p1;
    sc_signal< sc_lv<32> > tmp_75_8_i_fu_1199_p2;
    sc_signal< sc_lv<16> > read2_V_1_9_i_fu_1212_p2;
    sc_signal< sc_lv<16> > p_1_9_i_fu_1217_p3;
    sc_signal< sc_lv<32> > p_2_9_i_fu_1223_p1;
    sc_signal< sc_lv<32> > tmp_75_9_i_fu_1227_p2;
    sc_signal< sc_lv<16> > read2_V_1_i_358_fu_1240_p2;
    sc_signal< sc_lv<16> > p_1_i_359_fu_1245_p3;
    sc_signal< sc_lv<32> > p_2_i_360_fu_1251_p1;
    sc_signal< sc_lv<32> > tmp_75_i_361_fu_1255_p2;
    sc_signal< sc_lv<16> > read2_V_1_10_i_fu_1268_p2;
    sc_signal< sc_lv<16> > p_1_10_i_fu_1273_p3;
    sc_signal< sc_lv<32> > p_2_10_i_fu_1279_p1;
    sc_signal< sc_lv<32> > tmp_75_10_i_fu_1283_p2;
    sc_signal< sc_lv<16> > read2_V_1_11_i_fu_1296_p2;
    sc_signal< sc_lv<16> > p_1_11_i_fu_1301_p3;
    sc_signal< sc_lv<32> > p_2_11_i_fu_1307_p1;
    sc_signal< sc_lv<32> > tmp_75_11_i_fu_1311_p2;
    sc_signal< sc_lv<16> > read2_V_1_12_i_fu_1324_p2;
    sc_signal< sc_lv<16> > p_1_12_i_fu_1329_p3;
    sc_signal< sc_lv<32> > p_2_12_i_fu_1335_p1;
    sc_signal< sc_lv<32> > tmp_75_12_i_fu_1339_p2;
    sc_signal< sc_lv<16> > read2_V_1_13_i_fu_1352_p2;
    sc_signal< sc_lv<16> > p_1_13_i_fu_1357_p3;
    sc_signal< sc_lv<32> > p_2_13_i_fu_1363_p1;
    sc_signal< sc_lv<32> > tmp_75_13_i_fu_1367_p2;
    sc_signal< sc_lv<16> > read2_V_1_14_i_fu_1380_p2;
    sc_signal< sc_lv<16> > p_1_14_i_fu_1385_p3;
    sc_signal< sc_lv<32> > p_2_14_i_fu_1391_p1;
    sc_signal< sc_lv<32> > tmp_75_14_i_fu_1395_p2;
    sc_signal< sc_lv<32> > tmp2_fu_1555_p2;
    sc_signal< sc_lv<32> > tmp5_fu_1564_p2;
    sc_signal< sc_lv<32> > tmp4_fu_1568_p2;
    sc_signal< sc_lv<32> > tmp1_fu_1559_p2;
    sc_signal< sc_lv<32> > tmp12_fu_1583_p2;
    sc_signal< sc_lv<32> > tmp11_fu_1587_p2;
    sc_signal< sc_lv<32> > tmp8_fu_1579_p2;
    sc_signal< sc_lv<32> > tmp7_fu_1592_p2;
    sc_signal< sc_lv<32> > tmp_fu_1573_p2;
    sc_signal< sc_logic > grp_fu_483_ce;
    sc_signal< sc_logic > grp_fu_492_ce;
    sc_signal< sc_logic > grp_fu_501_ce;
    sc_signal< sc_logic > grp_fu_510_ce;
    sc_signal< sc_logic > grp_fu_519_ce;
    sc_signal< sc_logic > grp_fu_528_ce;
    sc_signal< sc_logic > grp_fu_537_ce;
    sc_signal< sc_logic > grp_fu_546_ce;
    sc_signal< sc_logic > grp_fu_555_ce;
    sc_signal< sc_logic > grp_fu_564_ce;
    sc_signal< sc_logic > grp_fu_573_ce;
    sc_signal< sc_logic > grp_fu_582_ce;
    sc_signal< sc_logic > grp_fu_591_ce;
    sc_signal< sc_logic > grp_fu_600_ce;
    sc_signal< sc_logic > grp_fu_609_ce;
    sc_signal< sc_logic > grp_fu_618_ce;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<64> > bound_fu_279_p00;
    sc_signal< sc_lv<64> > bound_fu_279_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<32> ap_const_lv32_23F;
    static const sc_lv<32> ap_const_lv32_240;
    static const sc_lv<32> ap_const_lv32_27F;
    static const sc_lv<32> ap_const_lv32_280;
    static const sc_lv<32> ap_const_lv32_2BF;
    static const sc_lv<32> ap_const_lv32_2C0;
    static const sc_lv<32> ap_const_lv32_2FF;
    static const sc_lv<32> ap_const_lv32_300;
    static const sc_lv<32> ap_const_lv32_33F;
    static const sc_lv<32> ap_const_lv32_340;
    static const sc_lv<32> ap_const_lv32_37F;
    static const sc_lv<32> ap_const_lv32_380;
    static const sc_lv<32> ap_const_lv32_3BF;
    static const sc_lv<32> ap_const_lv32_3C0;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<95> ap_const_lv95_604134FC;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bound_fu_279_p0();
    void thread_bound_fu_279_p00();
    void thread_bound_fu_279_p1();
    void thread_bound_fu_279_p10();
    void thread_bound_fu_279_p2();
    void thread_exitcond_flatten_fu_285_p2();
    void thread_exitcond_i2_fu_296_p2();
    void thread_grp_fu_483_ce();
    void thread_grp_fu_483_p0();
    void thread_grp_fu_492_ce();
    void thread_grp_fu_492_p0();
    void thread_grp_fu_501_ce();
    void thread_grp_fu_501_p0();
    void thread_grp_fu_510_ce();
    void thread_grp_fu_510_p0();
    void thread_grp_fu_519_ce();
    void thread_grp_fu_519_p0();
    void thread_grp_fu_528_ce();
    void thread_grp_fu_528_p0();
    void thread_grp_fu_537_ce();
    void thread_grp_fu_537_p0();
    void thread_grp_fu_546_ce();
    void thread_grp_fu_546_p0();
    void thread_grp_fu_555_ce();
    void thread_grp_fu_555_p0();
    void thread_grp_fu_564_ce();
    void thread_grp_fu_564_p0();
    void thread_grp_fu_573_ce();
    void thread_grp_fu_573_p0();
    void thread_grp_fu_582_ce();
    void thread_grp_fu_582_p0();
    void thread_grp_fu_591_ce();
    void thread_grp_fu_591_p0();
    void thread_grp_fu_600_ce();
    void thread_grp_fu_600_p0();
    void thread_grp_fu_609_ce();
    void thread_grp_fu_609_p0();
    void thread_grp_fu_618_ce();
    void thread_grp_fu_618_p0();
    void thread_in_proc_2_V_V_blk_n();
    void thread_in_proc_2_V_V_din();
    void thread_in_proc_2_V_V_write();
    void thread_in_proc_2_iter_c_V_V_blk_n();
    void thread_in_proc_2_iter_c_V_V_din();
    void thread_in_proc_2_iter_c_V_V_write();
    void thread_in_proc_2_iter_r_V_V_blk_n();
    void thread_in_proc_2_iter_r_V_V_din();
    void thread_in_proc_2_iter_r_V_V_write();
    void thread_in_quant_V_V_blk_n();
    void thread_in_quant_V_V_read();
    void thread_in_quant_iter_c_V_V_blk_n();
    void thread_in_quant_iter_c_V_V_read();
    void thread_in_quant_iter_r_V_V_blk_n();
    void thread_in_quant_iter_r_V_V_read();
    void thread_indvar_flatten_next_fu_290_p2();
    void thread_internal_ap_ready();
    void thread_l_fu_320_p2();
    void thread_l_i_mid2_fu_301_p3();
    void thread_p_1_10_i_fu_1273_p3();
    void thread_p_1_11_i_fu_1301_p3();
    void thread_p_1_12_i_fu_1329_p3();
    void thread_p_1_13_i_fu_1357_p3();
    void thread_p_1_14_i_fu_1385_p3();
    void thread_p_1_1_i_fu_993_p3();
    void thread_p_1_2_i_fu_1021_p3();
    void thread_p_1_3_i_fu_1049_p3();
    void thread_p_1_4_i_fu_1077_p3();
    void thread_p_1_5_i_fu_1105_p3();
    void thread_p_1_6_i_fu_1133_p3();
    void thread_p_1_7_i_fu_1161_p3();
    void thread_p_1_8_i_fu_1189_p3();
    void thread_p_1_9_i_fu_1217_p3();
    void thread_p_1_i_359_fu_1245_p3();
    void thread_p_1_i_fu_965_p3();
    void thread_p_2_10_i_fu_1279_p1();
    void thread_p_2_11_i_fu_1307_p1();
    void thread_p_2_12_i_fu_1335_p1();
    void thread_p_2_13_i_fu_1363_p1();
    void thread_p_2_14_i_fu_1391_p1();
    void thread_p_2_1_i_fu_999_p1();
    void thread_p_2_2_i_fu_1027_p1();
    void thread_p_2_3_i_fu_1055_p1();
    void thread_p_2_4_i_fu_1083_p1();
    void thread_p_2_5_i_fu_1111_p1();
    void thread_p_2_6_i_fu_1139_p1();
    void thread_p_2_7_i_fu_1167_p1();
    void thread_p_2_8_i_fu_1195_p1();
    void thread_p_2_9_i_fu_1223_p1();
    void thread_p_2_i_360_fu_1251_p1();
    void thread_p_2_i_fu_971_p1();
    void thread_read2_V_1_10_i_fu_1268_p2();
    void thread_read2_V_1_11_i_fu_1296_p2();
    void thread_read2_V_1_12_i_fu_1324_p2();
    void thread_read2_V_1_13_i_fu_1352_p2();
    void thread_read2_V_1_14_i_fu_1380_p2();
    void thread_read2_V_1_1_i_fu_988_p2();
    void thread_read2_V_1_2_i_fu_1016_p2();
    void thread_read2_V_1_3_i_fu_1044_p2();
    void thread_read2_V_1_4_i_fu_1072_p2();
    void thread_read2_V_1_5_i_fu_1100_p2();
    void thread_read2_V_1_6_i_fu_1128_p2();
    void thread_read2_V_1_7_i_fu_1156_p2();
    void thread_read2_V_1_8_i_fu_1184_p2();
    void thread_read2_V_1_9_i_fu_1212_p2();
    void thread_read2_V_1_i_358_fu_1240_p2();
    void thread_read2_V_1_i_fu_960_p2();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_sum_0_V_fu_981_p3();
    void thread_sum_10_V_fu_1261_p3();
    void thread_sum_11_V_fu_1289_p3();
    void thread_sum_12_V_fu_1317_p3();
    void thread_sum_13_V_fu_1345_p3();
    void thread_sum_14_V_fu_1373_p3();
    void thread_sum_15_V_fu_1401_p3();
    void thread_sum_1_V_fu_1009_p3();
    void thread_sum_2_V_fu_1037_p3();
    void thread_sum_3_V_fu_1065_p3();
    void thread_sum_4_V_fu_1093_p3();
    void thread_sum_5_V_fu_1121_p3();
    void thread_sum_6_V_fu_1149_p3();
    void thread_sum_7_V_fu_1177_p3();
    void thread_sum_8_V_fu_1205_p3();
    void thread_sum_9_V_fu_1233_p3();
    void thread_sum_V_V_blk_n();
    void thread_sum_V_V_din();
    void thread_sum_V_V_write();
    void thread_tmp10_fu_1543_p2();
    void thread_tmp11_fu_1587_p2();
    void thread_tmp12_fu_1583_p2();
    void thread_tmp13_fu_1549_p2();
    void thread_tmp1_fu_1559_p2();
    void thread_tmp2_fu_1555_p2();
    void thread_tmp3_fu_1525_p2();
    void thread_tmp4_fu_1568_p2();
    void thread_tmp5_fu_1564_p2();
    void thread_tmp6_fu_1531_p2();
    void thread_tmp7_fu_1592_p2();
    void thread_tmp8_fu_1579_p2();
    void thread_tmp9_fu_1537_p2();
    void thread_tmp_164_fu_326_p1();
    void thread_tmp_21_i_fu_309_p2();
    void thread_tmp_22_i_fu_315_p2();
    void thread_tmp_75_10_i_fu_1283_p2();
    void thread_tmp_75_11_i_fu_1311_p2();
    void thread_tmp_75_12_i_fu_1339_p2();
    void thread_tmp_75_13_i_fu_1367_p2();
    void thread_tmp_75_14_i_fu_1395_p2();
    void thread_tmp_75_1_i_fu_1003_p2();
    void thread_tmp_75_2_i_fu_1031_p2();
    void thread_tmp_75_3_i_fu_1059_p2();
    void thread_tmp_75_4_i_fu_1087_p2();
    void thread_tmp_75_5_i_fu_1115_p2();
    void thread_tmp_75_6_i_fu_1143_p2();
    void thread_tmp_75_7_i_fu_1171_p2();
    void thread_tmp_75_8_i_fu_1199_p2();
    void thread_tmp_75_9_i_fu_1227_p2();
    void thread_tmp_75_i_361_fu_1255_p2();
    void thread_tmp_75_i_fu_975_p2();
    void thread_tmp_fu_1573_p2();
    void thread_tmp_i_fu_268_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
