
==============================================================================
XRT Build Version: 2.9.317 (2020.2_PU1)
       Build Date: 2021-03-13 05:10:45
          Hash ID: b0230e59e22351fb957dc46a6e68d7560e5f630c
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.9.317
   Kernels:                MatrixProfileKernelTLF
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          14a2ff7a-7530-4a50-bc88-4e74ce0d4764
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_3_1
   Version:                202020.1
   Generated Version:      Vivado 2020.2 (SW Build: 3060556)
   Created:                Thu Nov 12 13:22:44 2020
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.2
   Board Part:             xilinx.com:au250:part0:1.2
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: MatrixProfileKernelTLF

Definition
----------
   Signature: MatrixProfileKernelTLF (void* QTInit, void* data, void* MP, void* MPI)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        MatrixProfileKernelTLF_1
   Base Address: --

   Argument:          QTInit
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          data
   Register Offset:   0x1C
   Port:              M_AXI_GMEM2
   Memory:            <not applicable>

   Argument:          MP
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          MPI
   Register Offset:   0x34
   Port:              M_AXI_GMEM2
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --advanced.misc solution_name=link --advanced.param compiler.addOutputTypes=sd_card --config /home/jscheerer/matrix-profile-hls/build_sw/config/common-config.cfg --config /home/jscheerer/matrix-profile-hls/build_sw/config/link-config.cfg --connectivity.nk MatrixProfileKernelTLF:1:MatrixProfileKernelTLF_1 --connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem0:bank0 --connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem1:bank0 --connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem2:bank1 --debug --input_files /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernelTLF.xo --link --log_dir MatrixProfileKernel.build/logs --messageDb MatrixProfileKernel.mdb --optimize 3 --output /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.xclbin --platform xilinx_u250_gen3x16_xdma_3_1_202020_1 --remote_ip_cache /u/home/scheerer/workspace/ip_cache --report_dir MatrixProfileKernel.build/reports --report_level 0 --save-temps --target sw_emu --temp_dir MatrixProfileKernel.build 
   Options:       --advanced.misc solution_name=link
                  --advanced.param compiler.addOutputTypes=sd_card
                  --config /home/jscheerer/matrix-profile-hls/build_sw/config/common-config.cfg
                  --config /home/jscheerer/matrix-profile-hls/build_sw/config/link-config.cfg
                  --connectivity.nk MatrixProfileKernelTLF:1:MatrixProfileKernelTLF_1
                  --connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem0:bank0
                  --connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem1:bank0
                  --connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem2:bank1
                  --debug
                  --input_files /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernelTLF.xo
                  --link
                  --log_dir MatrixProfileKernel.build/logs
                  --messageDb MatrixProfileKernel.mdb
                  --optimize 3
                  --output /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.xclbin
                  --platform xilinx_u250_gen3x16_xdma_3_1_202020_1
                  --remote_ip_cache /u/home/scheerer/workspace/ip_cache
                  --report_dir MatrixProfileKernel.build/reports
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir MatrixProfileKernel.build 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
