library ieee;
use ieee.std_logic_1164.all;

entity sumador_8_bits is
	port(
		A_i_v, B_i_v : in std_logic_vector(3 downto 0);
		Carry_i  : in std_logic;
		Carry_o  : out std_logic;
		S_o_v 	: out std_logic_vector(3 downto 0)
	);
end sumador_8_bits;

architecture Behavioral of sumador_8_bits is

	signal S_carry: std_logic := '0';

	component sumador_4_bits is
	port (
		A_i, B_i, Carry_i : in std_logic;
		Carry_o, S_o 		: out std_logic
	);
	end component;
	
begin

	sum_1: sumador_4_bits 
		port map(
			A_i 	  => A_i_v(0),
			B_i     => B_i_v(0),
			Carry_i => '0',
			Carry_o => S_carry,
			S_o 	  => S_o_v(0)
		);
		
	sum_2: sumador_4_bits 
		port map(
			A_i 	  => A_i_v(1),
			B_i     => B_i_v(1),
			Carry_i => S_carry,
			Carry_o => Carry_o,
			S_o 	  => S_o_v(1)
		);

end Behavioral;