# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_11.srcs/sources_1/new/read.vhd" \
"../../../../lab_11.srcs/sources_1/new/write.vhd" \

# Do not sort compile order
nosort
