

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 16 16:23:51 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  1.010 us|  1.010 us|  102|  102|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 102
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_9" [dfg_199.c:7]   --->   Operation 103 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_7" [dfg_199.c:7]   --->   Operation 104 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %p_7_read" [dfg_199.c:14]   --->   Operation 105 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.73ns)   --->   "%add_ln14 = add i10 %zext_ln14, i10 493" [dfg_199.c:14]   --->   Operation 106 'add' 'add_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i10 %add_ln14" [dfg_199.c:14]   --->   Operation 107 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [68/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 108 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 109 [67/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 109 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 110 [66/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 110 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 111 [65/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 111 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 112 [64/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 112 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 113 [63/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 113 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 114 [62/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 114 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 115 [61/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 115 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 116 [60/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 116 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 117 [59/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 117 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 118 [58/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 118 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 119 [57/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 119 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 120 [56/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 120 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 121 [55/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 121 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 122 [54/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 122 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 123 [53/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 123 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 124 [52/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 124 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 125 [51/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 125 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 126 [50/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 126 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 127 [49/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 127 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 128 [48/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 128 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 129 [47/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 129 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 130 [46/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 130 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 131 [45/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 131 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 132 [44/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 132 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 133 [43/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 133 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 134 [42/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 134 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 135 [41/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 135 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 136 [40/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 136 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 137 [39/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 137 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 138 [38/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 138 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 139 [37/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 139 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 140 [36/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 140 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 141 [35/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 141 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 142 [34/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 142 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 143 [33/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 143 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 144 [32/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 144 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 145 [31/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 145 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 146 [30/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 146 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 147 [29/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 147 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 148 [28/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 148 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 149 [27/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 149 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 150 [26/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 150 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 151 [25/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 151 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 152 [24/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 152 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 153 [23/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 153 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 154 [22/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 154 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 155 [21/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 155 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 156 [20/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 156 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 157 [19/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 157 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 158 [18/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 158 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 159 [17/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 159 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 160 [16/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 160 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 161 [15/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 161 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 162 [14/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 162 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 163 [13/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 163 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 164 [12/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 164 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 165 [11/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 165 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 166 [10/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 166 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 167 [9/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 167 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 168 [8/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 168 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 169 [7/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 169 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 170 [6/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 170 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 171 [5/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 171 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 172 [4/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 172 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 173 [3/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 173 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 174 [2/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 174 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.22>
ST_68 : Operation 175 [1/68] (5.07ns)   --->   "%v_5 = urem i64 %p_9_read, i64 %zext_ln14_1" [dfg_199.c:14]   --->   Operation 175 'urem' 'v_5' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 10> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i10 %v_5" [dfg_199.c:16]   --->   Operation 176 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %trunc_ln16" [dfg_199.c:16]   --->   Operation 177 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i8 %p_7_read" [dfg_199.c:16]   --->   Operation 178 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 179 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln16 = mul i18 %zext_ln16, i18 %sext_ln16" [dfg_199.c:16]   --->   Operation 179 'mul' 'mul_ln16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 2.15>
ST_69 : Operation 180 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln16 = mul i18 %zext_ln16, i18 %sext_ln16" [dfg_199.c:16]   --->   Operation 180 'mul' 'mul_ln16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 2.15>
ST_70 : Operation 181 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln16 = mul i18 %zext_ln16, i18 %sext_ln16" [dfg_199.c:16]   --->   Operation 181 'mul' 'mul_ln16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 182 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln16 = mul i18 %zext_ln16, i18 %sext_ln16" [dfg_199.c:16]   --->   Operation 182 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 6.41>
ST_72 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i18 %mul_ln16" [dfg_199.c:15]   --->   Operation 183 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 184 [6/6] (6.41ns)   --->   "%conv9 = sitofp i32 %sext_ln15_1" [dfg_199.c:15]   --->   Operation 184 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.41>
ST_73 : Operation 185 [5/6] (6.41ns)   --->   "%conv9 = sitofp i32 %sext_ln15_1" [dfg_199.c:15]   --->   Operation 185 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.41>
ST_74 : Operation 186 [4/6] (6.41ns)   --->   "%conv9 = sitofp i32 %sext_ln15_1" [dfg_199.c:15]   --->   Operation 186 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.41>
ST_75 : Operation 187 [3/6] (6.41ns)   --->   "%conv9 = sitofp i32 %sext_ln15_1" [dfg_199.c:15]   --->   Operation 187 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.41>
ST_76 : Operation 188 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p" [dfg_199.c:7]   --->   Operation 188 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i16 %p_read" [dfg_199.c:15]   --->   Operation 189 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 190 [1/1] (2.07ns)   --->   "%add_ln15 = add i17 %sext_ln15, i17 84" [dfg_199.c:15]   --->   Operation 190 'add' 'add_ln15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 191 [12/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 191 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 192 [2/6] (6.41ns)   --->   "%conv9 = sitofp i32 %sext_ln15_1" [dfg_199.c:15]   --->   Operation 192 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.41>
ST_77 : Operation 193 [11/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 193 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 194 [1/6] (6.41ns)   --->   "%conv9 = sitofp i32 %sext_ln15_1" [dfg_199.c:15]   --->   Operation 194 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.07>
ST_78 : Operation 195 [10/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 195 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 196 [16/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 196 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.07>
ST_79 : Operation 197 [9/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 197 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 198 [15/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 198 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.07>
ST_80 : Operation 199 [8/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 199 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 200 [14/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 200 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.07>
ST_81 : Operation 201 [7/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 201 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 202 [13/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 202 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.07>
ST_82 : Operation 203 [6/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 203 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 204 [12/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 204 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.07>
ST_83 : Operation 205 [5/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 205 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 206 [11/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 206 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.07>
ST_84 : Operation 207 [4/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 207 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 208 [10/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 208 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.07>
ST_85 : Operation 209 [3/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 209 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 210 [9/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 210 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.07>
ST_86 : Operation 211 [2/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 211 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 212 [8/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 212 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.07>
ST_87 : Operation 213 [1/12] (3.68ns)   --->   "%sdiv_ln15 = sdiv i17 39, i17 %add_ln15" [dfg_199.c:15]   --->   Operation 213 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i7 %sdiv_ln15" [dfg_199.c:15]   --->   Operation 214 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 215 [1/1] (1.48ns)   --->   "%icmp_ln15 = icmp_ne  i7 %trunc_ln15, i7 0" [dfg_199.c:15]   --->   Operation 215 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 216 [7/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 216 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.41>
ST_88 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i1 %icmp_ln15" [dfg_199.c:15]   --->   Operation 217 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 218 [6/6] (6.41ns)   --->   "%conv6 = uitofp i32 %zext_ln15" [dfg_199.c:15]   --->   Operation 218 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 219 [6/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 219 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.41>
ST_89 : Operation 220 [5/6] (6.41ns)   --->   "%conv6 = uitofp i32 %zext_ln15" [dfg_199.c:15]   --->   Operation 220 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 221 [5/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 221 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.41>
ST_90 : Operation 222 [4/6] (6.41ns)   --->   "%conv6 = uitofp i32 %zext_ln15" [dfg_199.c:15]   --->   Operation 222 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 223 [4/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 223 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.41>
ST_91 : Operation 224 [3/6] (6.41ns)   --->   "%conv6 = uitofp i32 %zext_ln15" [dfg_199.c:15]   --->   Operation 224 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 225 [3/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 225 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.41>
ST_92 : Operation 226 [2/6] (6.41ns)   --->   "%conv6 = uitofp i32 %zext_ln15" [dfg_199.c:15]   --->   Operation 226 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 227 [2/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 227 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.41>
ST_93 : Operation 228 [1/6] (6.41ns)   --->   "%conv6 = uitofp i32 %zext_ln15" [dfg_199.c:15]   --->   Operation 228 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 229 [1/16] (6.07ns)   --->   "%div = fdiv i32 %conv9, i32 3.04509e+09" [dfg_199.c:16]   --->   Operation 229 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.69>
ST_94 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %div" [dfg_199.c:15]   --->   Operation 230 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 231 [1/1] (0.99ns)   --->   "%xor_ln15 = xor i32 %bitcast_ln15, i32 2147483648" [dfg_199.c:15]   --->   Operation 231 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %xor_ln15" [dfg_199.c:15]   --->   Operation 232 'bitcast' 'bitcast_ln15_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 233 [4/4] (5.70ns)   --->   "%dc = fmul i32 %conv6, i32 %bitcast_ln15_1" [dfg_199.c:15]   --->   Operation 233 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.70>
ST_95 : Operation 234 [3/4] (5.70ns)   --->   "%dc = fmul i32 %conv6, i32 %bitcast_ln15_1" [dfg_199.c:15]   --->   Operation 234 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.70>
ST_96 : Operation 235 [2/4] (5.70ns)   --->   "%dc = fmul i32 %conv6, i32 %bitcast_ln15_1" [dfg_199.c:15]   --->   Operation 235 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.70>
ST_97 : Operation 236 [1/4] (5.70ns)   --->   "%dc = fmul i32 %conv6, i32 %bitcast_ln15_1" [dfg_199.c:15]   --->   Operation 236 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 237 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 237 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 238 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %data_V"   --->   Operation 239 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 98 <SV = 97> <Delay = 2.88>
ST_98 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 240 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 241 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 241 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 242 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 242 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 243 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_2"   --->   Operation 243 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 244 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 245 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 245 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.41>
ST_99 : Operation 246 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_3, i1 0"   --->   Operation 246 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 247 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 248 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 248 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 249 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 249 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 250 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 251 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 252 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_99 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 253 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_99 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 254 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_99 : Operation 255 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1"   --->   Operation 255 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %val" [dfg_199.c:12]   --->   Operation 256 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 257 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i33 %zext_ln12, i33 8589934591" [dfg_199.c:18]   --->   Operation 257 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.91>
ST_100 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %val" [dfg_199.c:17]   --->   Operation 258 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i33 %xor_ln18" [dfg_199.c:18]   --->   Operation 259 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 260 [2/2] (6.91ns)   --->   "%mul_ln18 = mul i64 %zext_ln17, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 260 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.91>
ST_101 : Operation 261 [1/2] (6.91ns)   --->   "%mul_ln18 = mul i64 %zext_ln17, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 261 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.77>
ST_102 : Operation 262 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 262 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 263 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 263 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 264 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p"   --->   Operation 264 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 266 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_7"   --->   Operation 266 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_9"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 270 [1/1] (2.77ns)   --->   "%result_1 = icmp_eq  i64 %mul_ln18, i64 0" [dfg_199.c:18]   --->   Operation 270 'icmp' 'result_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %result_1" [dfg_199.c:18]   --->   Operation 271 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 272 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i64 %zext_ln18" [dfg_199.c:19]   --->   Operation 272 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_9_read                              (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
p_7_read                              (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
zext_ln14                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln14                              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_1                           (zext          ) [ 0011111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
v_5                                   (urem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln16                            (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000]
sext_ln16                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000]
mul_ln16                              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
sext_ln15_1                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
p_read                                (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln15                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln15                              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000]
conv9                                 (sitofp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000]
sdiv_ln15                             (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln15                            (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln15                             (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
zext_ln15                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000]
conv6                                 (uitofp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000]
div                                   (fdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
bitcast_ln15                          (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln15                              (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln15_1                        (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
dc                                    (fmul          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
tmp_3                                 (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000]
zext_ln341                            (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln341                             (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
sub_ln1311                            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                   (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
mantissa                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast      (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                   (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                 (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                   (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                            (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                   (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln12                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18                              (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln17                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
sext_ln18                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
mul_ln18                              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                     (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1                              (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln19                              (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_9_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_7_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_7_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/76 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc/94 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/78 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv6/88 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv9/72 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln14_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln14_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="0"/>
<pin id="110" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln14_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="v_5/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln16_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/68 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln16_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/68 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln16_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="67"/>
<pin id="133" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/68 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln15_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_1/72 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln15_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/76 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln15_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/76 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="17" slack="0"/>
<pin id="151" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln15/76 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln15_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/87 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln15_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/87 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln15_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/88 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bitcast_ln15_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/94 "/>
</bind>
</comp>

<comp id="171" class="1004" name="xor_ln15_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/94 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bitcast_ln15_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15_1/94 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/97 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/97 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/97 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln341_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/98 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln341_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/98 "/>
</bind>
</comp>

<comp id="209" class="1004" name="isNeg_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/98 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sub_ln1311_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="1"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/98 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln1311_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/98 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ush_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/98 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mantissa_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="25" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="23" slack="2"/>
<pin id="238" dir="0" index="3" bw="1" slack="0"/>
<pin id="239" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/99 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln68_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="25" slack="0"/>
<pin id="245" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/99 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/99 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/99 "/>
</bind>
</comp>

<comp id="254" class="1004" name="r_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="25" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/99 "/>
</bind>
</comp>

<comp id="260" class="1004" name="r_V_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="25" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/99 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="79" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/99 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln662_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/99 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="79" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/99 "/>
</bind>
</comp>

<comp id="288" class="1004" name="val_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/99 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln12_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/99 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln18_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/99 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln17_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/100 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln18_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="33" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/100 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="33" slack="0"/>
<pin id="314" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/100 "/>
</bind>
</comp>

<comp id="317" class="1004" name="result_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="result_1/102 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln18_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/102 "/>
</bind>
</comp>

<comp id="326" class="1007" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/68 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_9_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_9_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="p_7_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="67"/>
<pin id="339" dir="1" index="1" bw="8" slack="67"/>
</pin_list>
<bind>
<opset="p_7_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="zext_ln14_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="zext_ln16_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="18" slack="1"/>
<pin id="349" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="352" class="1005" name="sext_ln16_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="18" slack="1"/>
<pin id="354" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="357" class="1005" name="mul_ln16_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="18" slack="1"/>
<pin id="359" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="362" class="1005" name="sext_ln15_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln15_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="17" slack="1"/>
<pin id="369" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="372" class="1005" name="conv9_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv9 "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln15_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="382" class="1005" name="zext_ln15_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="387" class="1005" name="conv6_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv6 "/>
</bind>
</comp>

<comp id="392" class="1005" name="div_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="397" class="1005" name="bitcast_ln15_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln15_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_2_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="23" slack="2"/>
<pin id="410" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="isNeg_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="418" class="1005" name="ush_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="1"/>
<pin id="420" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="423" class="1005" name="val_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="428" class="1005" name="xor_ln18_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="33" slack="1"/>
<pin id="430" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln18 "/>
</bind>
</comp>

<comp id="433" class="1005" name="zext_ln17_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="438" class="1005" name="sext_ln18_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="443" class="1005" name="mul_ln18_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="106"><net_src comp="76" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="70" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="141"><net_src comp="82" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="185"><net_src comp="88" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="182" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="209" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="203" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="246"><net_src comp="234" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="243" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="243" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="250" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="254" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="260" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="274" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="278" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="127" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="131" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="70" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="340"><net_src comp="76" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="345"><net_src comp="113" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="350"><net_src comp="127" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="355"><net_src comp="131" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="360"><net_src comp="326" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="365"><net_src comp="134" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="370"><net_src comp="142" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="375"><net_src comp="100" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="380"><net_src comp="158" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="385"><net_src comp="164" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="390"><net_src comp="97" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="395"><net_src comp="92" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="400"><net_src comp="177" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="405"><net_src comp="186" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="411"><net_src comp="196" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="416"><net_src comp="209" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="421"><net_src comp="226" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="426"><net_src comp="288" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="431"><net_src comp="299" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="436"><net_src comp="305" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="441"><net_src comp="308" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="446"><net_src comp="311" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="317" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {76 }
	Port: fn1 : p_7 | {1 }
	Port: fn1 : p_9 | {1 }
  - Chain level:
	State 1
		add_ln14 : 1
		zext_ln14_1 : 2
		v_5 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
		trunc_ln16 : 1
		zext_ln16 : 2
		mul_ln16 : 3
	State 69
	State 70
	State 71
	State 72
		conv9 : 1
	State 73
	State 74
	State 75
	State 76
		add_ln15 : 1
		sdiv_ln15 : 2
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
		trunc_ln15 : 1
		icmp_ln15 : 2
	State 88
		conv6 : 1
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		xor_ln15 : 1
		bitcast_ln15_1 : 1
		dc : 2
	State 95
	State 96
	State 97
		data_V : 1
		tmp_2 : 2
		tmp_3 : 2
	State 98
		add_ln341 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
	State 99
		zext_ln68 : 1
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp : 3
		zext_ln662 : 4
		tmp_1 : 3
		val : 5
		zext_ln12 : 6
		xor_ln18 : 7
	State 100
		mul_ln18 : 1
	State 101
	State 102
		zext_ln18 : 1
		ret_ln19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   urem   |                  grp_fu_117                  |    0    |   779   |   469   |
|----------|----------------------------------------------|---------|---------|---------|
|   fmul   |                   grp_fu_88                  |    3    |   143   |   321   |
|----------|----------------------------------------------|---------|---------|---------|
|   sdiv   |                  grp_fu_148                  |    0    |   214   |   130   |
|----------|----------------------------------------------|---------|---------|---------|
|    mul   |                  grp_fu_311                  |    0    |   169   |    52   |
|          |                  grp_fu_326                  |    1    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_254                  |    0    |    0    |   100   |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |                 r_V_1_fu_260                 |    0    |    0    |   100   |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |                xor_ln15_fu_171               |    0    |    0    |    32   |
|          |                xor_ln18_fu_299               |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                add_ln14_fu_107               |    0    |    0    |    13   |
|    add   |                add_ln15_fu_142               |    0    |    0    |    23   |
|          |               add_ln341_fu_203               |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|  select  |                  ush_fu_226                  |    0    |    0    |    9    |
|          |                  val_fu_288                  |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln15_fu_158               |    0    |    0    |    10   |
|          |                result_1_fu_317               |    0    |    0    |    29   |
|----------|----------------------------------------------|---------|---------|---------|
|    sub   |               sub_ln1311_fu_217              |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|          |              p_9_read_read_fu_70             |    0    |    0    |    0    |
|   read   |              p_7_read_read_fu_76             |    0    |    0    |    0    |
|          |               p_read_read_fu_82              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   fdiv   |                   grp_fu_92                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  uitofp  |                   grp_fu_97                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  sitofp  |                  grp_fu_100                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln14_fu_103               |    0    |    0    |    0    |
|          |              zext_ln14_1_fu_113              |    0    |    0    |    0    |
|          |               zext_ln16_fu_127               |    0    |    0    |    0    |
|          |               zext_ln15_fu_164               |    0    |    0    |    0    |
|          |               zext_ln341_fu_200              |    0    |    0    |    0    |
|   zext   |               zext_ln68_fu_243               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_250 |    0    |    0    |    0    |
|          |               zext_ln662_fu_274              |    0    |    0    |    0    |
|          |               zext_ln12_fu_295               |    0    |    0    |    0    |
|          |               zext_ln17_fu_305               |    0    |    0    |    0    |
|          |               zext_ln18_fu_322               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               trunc_ln16_fu_123              |    0    |    0    |    0    |
|   trunc  |               trunc_ln15_fu_154              |    0    |    0    |    0    |
|          |                 tmp_3_fu_196                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln16_fu_131               |    0    |    0    |    0    |
|          |              sext_ln15_1_fu_134              |    0    |    0    |    0    |
|   sext   |               sext_ln15_fu_138               |    0    |    0    |    0    |
|          |              sext_ln1311_fu_222              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_cast_cast_cast_fu_247   |    0    |    0    |    0    |
|          |               sext_ln18_fu_308               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|partselect|                 tmp_2_fu_186                 |    0    |    0    |    0    |
|          |                 tmp_1_fu_278                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
| bitselect|                 isNeg_fu_209                 |    0    |    0    |    0    |
|          |                  tmp_fu_266                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_fu_234               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    4    |   1305  |   1382  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln15_reg_367   |   17   |
|bitcast_ln15_1_reg_397|   32   |
|     conv6_reg_387    |   32   |
|     conv9_reg_372    |   32   |
|      div_reg_392     |   32   |
|   icmp_ln15_reg_377  |    1   |
|     isNeg_reg_413    |    1   |
|   mul_ln16_reg_357   |   18   |
|   mul_ln18_reg_443   |   64   |
|   p_7_read_reg_337   |    8   |
|   p_9_read_reg_332   |   64   |
|  sext_ln15_1_reg_362 |   32   |
|   sext_ln16_reg_352  |   18   |
|   sext_ln18_reg_438  |   64   |
|     tmp_2_reg_402    |    8   |
|     tmp_3_reg_408    |   23   |
|      ush_reg_418     |    9   |
|      val_reg_423     |   32   |
|   xor_ln18_reg_428   |   33   |
|  zext_ln14_1_reg_342 |   64   |
|   zext_ln15_reg_382  |   32   |
|   zext_ln16_reg_347  |   18   |
|   zext_ln17_reg_433  |   64   |
+----------------------+--------+
|         Total        |   698  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_97 |  p0  |   2  |   1  |    2   ||    9    |
| grp_fu_100 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_117 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_117 |  p1  |   2  |  10  |   20   ||    9    |
| grp_fu_148 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_311 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_311 |  p1  |   2  |  33  |   66   ||    9    |
| grp_fu_326 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_326 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   450  ||  15.88  ||    90   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |  1305  |  1382  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   90   |
|  Register |    -   |    -   |   698  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   15   |  2003  |  1472  |
+-----------+--------+--------+--------+--------+
