<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v</a>
defines: 
time_elapsed: 0.688s
ram usage: 35640 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpju04o47e/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>: No timescale set for &#34;kk_timing&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>: Compile module &#34;work@kk_timing&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>: Top level module &#34;work@kk_timing&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpju04o47e/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_kk_timing
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpju04o47e/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpju04o47e/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@kk_timing)
 |vpiName:work@kk_timing
 |uhdmallPackages:
 \_package: builtin, parent:work@kk_timing
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@kk_timing, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v</a>, line:1, parent:work@kk_timing
   |vpiDefName:work@kk_timing
   |vpiFullName:work@kk_timing
   |vpiPort:
   \_port: (A), line:1
     |vpiName:A
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:5
         |vpiName:A
         |vpiFullName:work@kk_timing.A
         |vpiNetType:1
   |vpiPort:
   \_port: (B), line:1
     |vpiName:B
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (B), line:5
         |vpiName:B
         |vpiFullName:work@kk_timing.B
         |vpiNetType:1
   |vpiPort:
   \_port: (C), line:1
     |vpiName:C
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (C), line:6
         |vpiName:C
         |vpiFullName:work@kk_timing.C
         |vpiNetType:48
   |vpiPort:
   \_port: (D), line:1
     |vpiName:D
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (D), line:5
         |vpiName:D
         |vpiFullName:work@kk_timing.D
         |vpiNetType:1
   |vpiPort:
   \_port: (E), line:1
     |vpiName:E
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (E), line:5
         |vpiName:E
         |vpiFullName:work@kk_timing.E
         |vpiNetType:1
   |vpiPort:
   \_port: (F), line:1
     |vpiName:F
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (F), line:5
         |vpiName:F
         |vpiFullName:work@kk_timing.F
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:10
     |vpiRhs:
     \_ref_obj: (E), line:10
       |vpiName:E
       |vpiFullName:work@kk_timing.E
       |vpiActual:
       \_logic_net: (E), line:5
     |vpiLhs:
     \_bit_select: (BL), line:10
       |vpiName:BL
       |vpiFullName:work@kk_timing.BL
       |vpiIndex:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:11
     |vpiRhs:
     \_ref_obj: (F), line:11
       |vpiName:F
       |vpiFullName:work@kk_timing.F
       |vpiActual:
       \_logic_net: (F), line:5
     |vpiLhs:
     \_bit_select: (BL_X), line:11
       |vpiName:BL_X
       |vpiFullName:work@kk_timing.BL_X
       |vpiIndex:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (A), line:5
   |vpiNet:
   \_logic_net: (B), line:5
   |vpiNet:
   \_logic_net: (D), line:5
   |vpiNet:
   \_logic_net: (E), line:5
   |vpiNet:
   \_logic_net: (F), line:5
   |vpiNet:
   \_logic_net: (C), line:6
   |vpiNet:
   \_logic_net: (BL), line:7
     |vpiName:BL
     |vpiFullName:work@kk_timing.BL
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (BL_X), line:8
     |vpiName:BL_X
     |vpiFullName:work@kk_timing.BL_X
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (BL_0), line:12
     |vpiName:BL_0
     |vpiFullName:work@kk_timing.BL_0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (BL_X_0), line:13
     |vpiName:BL_X_0
     |vpiFullName:work@kk_timing.BL_X_0
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@kk_timing (work@kk_timing), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v</a>, line:1
   |vpiDefName:work@kk_timing
   |vpiName:work@kk_timing
   |vpiPort:
   \_port: (A), line:1, parent:work@kk_timing
     |vpiName:A
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:5, parent:work@kk_timing
         |vpiName:A
         |vpiFullName:work@kk_timing.A
         |vpiNetType:1
   |vpiPort:
   \_port: (B), line:1, parent:work@kk_timing
     |vpiName:B
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (B), line:5, parent:work@kk_timing
         |vpiName:B
         |vpiFullName:work@kk_timing.B
         |vpiNetType:1
   |vpiPort:
   \_port: (C), line:1, parent:work@kk_timing
     |vpiName:C
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (C), line:6, parent:work@kk_timing
         |vpiName:C
         |vpiFullName:work@kk_timing.C
         |vpiNetType:48
   |vpiPort:
   \_port: (D), line:1, parent:work@kk_timing
     |vpiName:D
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (D), line:5, parent:work@kk_timing
         |vpiName:D
         |vpiFullName:work@kk_timing.D
         |vpiNetType:1
   |vpiPort:
   \_port: (E), line:1, parent:work@kk_timing
     |vpiName:E
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (E), line:5, parent:work@kk_timing
         |vpiName:E
         |vpiFullName:work@kk_timing.E
         |vpiNetType:1
   |vpiPort:
   \_port: (F), line:1, parent:work@kk_timing
     |vpiName:F
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (F), line:5, parent:work@kk_timing
         |vpiName:F
         |vpiFullName:work@kk_timing.F
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (A), line:5, parent:work@kk_timing
   |vpiNet:
   \_logic_net: (B), line:5, parent:work@kk_timing
   |vpiNet:
   \_logic_net: (D), line:5, parent:work@kk_timing
   |vpiNet:
   \_logic_net: (E), line:5, parent:work@kk_timing
   |vpiNet:
   \_logic_net: (F), line:5, parent:work@kk_timing
   |vpiNet:
   \_logic_net: (C), line:6, parent:work@kk_timing
   |vpiNet:
   \_logic_net: (BL), line:7, parent:work@kk_timing
     |vpiName:BL
     |vpiFullName:work@kk_timing.BL
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (BL_X), line:8, parent:work@kk_timing
     |vpiName:BL_X
     |vpiFullName:work@kk_timing.BL_X
     |vpiNetType:1
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (BL_0), line:12, parent:work@kk_timing
     |vpiName:BL_0
     |vpiFullName:work@kk_timing.BL_0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (BL_X_0), line:13, parent:work@kk_timing
     |vpiName:BL_X_0
     |vpiFullName:work@kk_timing.BL_X_0
     |vpiNetType:1
Object: \work_kk_timing of type 3000
Object: \work_kk_timing of type 32
Object: \A of type 44
Object: \B of type 44
Object: \C of type 44
Object: \D of type 44
Object: \E of type 44
Object: \F of type 44
Object: \A of type 36
Object: \B of type 36
Object: \D of type 36
Object: \E of type 36
Object: \F of type 36
Object: \C of type 36
Object: \BL of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \BL_X of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \BL_0 of type 36
Object: \BL_X_0 of type 36
Object: \work_kk_timing of type 32
Object:  of type 8
Object: \BL of type 106
Object:  of type 7
Object: \E of type 608
Object: \E of type 36
Object:  of type 8
Object: \BL_X of type 106
Object:  of type 7
Object: \F of type 608
Object: \F of type 36
Object: \A of type 36
Object: \B of type 36
Object: \D of type 36
Object: \E of type 36
Object: \F of type 36
Object: \C of type 36
Object: \BL of type 36
Object: \BL_X of type 36
Object: \BL_0 of type 36
Object: \BL_X_0 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_kk_timing&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x225fc50] str=&#39;\work_kk_timing&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x225fec0] str=&#39;\A&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x22602d0] str=&#39;\B&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x22604b0] str=&#39;\C&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x2260670] str=&#39;\D&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x2260810] str=&#39;\E&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x22609d0] str=&#39;\F&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&gt; [0x2260be0] str=&#39;\BL&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&gt; [0x22743f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&gt; [0x22746f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&gt; [0x22748b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&gt; [0x2274550] str=&#39;\BL_X&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&gt; [0x2274a70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&gt; [0x2274d70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&gt; [0x2274f30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:12</a>.0-12.0&gt; [0x2274bf0] str=&#39;\BL_0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:13</a>.0-13.0&gt; [0x22751e0] str=&#39;\BL_X_0&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275480]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275600] str=&#39;\BL&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275780]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275900] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275b00] str=&#39;\E&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x2275e40]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x2275f60] str=&#39;\BL_X&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x22760e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x2276260] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x2276480] str=&#39;\F&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x225fc50] str=&#39;\work_kk_timing&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x225fec0] str=&#39;\A&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x22602d0] str=&#39;\B&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x22604b0] str=&#39;\C&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x2260670] str=&#39;\D&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x2260810] str=&#39;\E&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&gt; [0x22609d0] str=&#39;\F&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&gt; [0x2260be0] str=&#39;\BL&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&gt; [0x22743f0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&gt; [0x22746f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&gt; [0x22748b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&gt; [0x2274550] str=&#39;\BL_X&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&gt; [0x2274a70] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&gt; [0x2274d70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&gt; [0x2274f30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:12</a>.0-12.0&gt; [0x2274bf0] str=&#39;\BL_0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:13</a>.0-13.0&gt; [0x22751e0] str=&#39;\BL_X_0&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275480] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275600 -&gt; 0x2260be0] str=&#39;\BL&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275780] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275900] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:10</a>.0-10.0&gt; [0x2275b00 -&gt; 0x2260810] str=&#39;\E&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x2275e40] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x2275f60 -&gt; 0x2274550] str=&#39;\BL_X&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x22760e0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x2276260] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:11</a>.0-11.0&gt; [0x2276480 -&gt; 0x22609d0] str=&#39;\F&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_kk_timing

2.2. Analyzing design hierarchy..
Top module:  \work_kk_timing
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_kk_timing..
Warning: Wire work_kk_timing.\C is used but has no driver.
found and reported 1 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_kk_timing ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_kk_timing..
Warning: Wire work_kk_timing.\C is used but has no driver.
found and reported 1 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_kk_timing&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;A&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;B&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;C&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;D&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;E&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;F&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;A&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34;
          }
        },
        &#34;B&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34;
          }
        },
        &#34;BL&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&#34;
          }
        },
        &#34;BL_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:12</a>.0-12.0&#34;
          }
        },
        &#34;BL_X&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&#34;
          }
        },
        &#34;BL_X_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:13</a>.0-13.0&#34;
          }
        },
        &#34;C&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34;
          }
        },
        &#34;D&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34;
          }
        },
        &#34;E&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34;
          }
        },
        &#34;F&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_kk_timing&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_kk_timing(A, B, C, D, E, F);
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34; *)
  input A;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34; *)
  input B;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:7</a>.0-7.0&#34; *)
  wire [1:0] BL;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:12</a>.0-12.0&#34; *)
  wire BL_0;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:8</a>.0-8.0&#34; *)
  wire [1:0] BL_X;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:13</a>.0-13.0&#34; *)
  wire BL_X_0;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34; *)
  output C;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34; *)
  input D;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34; *)
  input E;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1520314.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1520314.v:1</a>.0-1.0&#34; *)
  input F;
  assign BL[0] = E;
  assign BL_X[0] = F;
endmodule

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 40196c0fed, CPU: user 0.01s system 0.00s, MEM: 14.62 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 49% 1x proc_dff (0 sec), ...

</pre>
</body>