13
avrora/sim/mcu/ADC$ControlRegister.unpostADCInterrupt()V
PTG:
Vars:
5
r0 1 -1 
$r3 1 11 
$r1 1 1 
$r2 1 11 
$r4 1 14 
Fields: 3
-1 _adif 1
-1 this$0 11
11 interpreter 14
Accesses: 5
0 1 -1 
17 1 -1 
18 1 11 
10 1 -1 
11 1 11 
Functions: 2
5 1 1 
25 1 14 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ADC$ControlRegister.access$300(Lavrora/sim/mcu/ADC$ControlRegister;)V
PTG:
Vars:
1
r0 1 -2 
Fields: 0
Accesses: 0
Functions: 1
1 1 -2 
Constructors: 0

Summary: 2
0 -2 
avrora/sim/mcu/ADC$ControlRegister.getPrescaler()I
PTG:
Vars:
3
$r2 1 0 
$r1 1 4 
r0 1 -1 
Fields: 1
-1 _prescaler 4
Accesses: 1
3 1 -1 
Functions: 1
4 1 4 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ADC$ControlRegister.convertVoltage()I
PTG:
Vars:
16
r21 1 114 
$r11 1 1 
$r2 1 4 
$r12 1 1 
$r8 1 1 
$r13 1 4 
$r1 1 1 
$r7 1 1 
r0 1 -1 
$r3 1 1 
$r5 1 4 
r20 1 95 
$r10 1 81 
$r6 1 81 
$r9 1 4 
$r4 1 1 
Fields: 5
81 ArrayObject 95
81 ArrayObject 114
-1 this$0 1
1 ADMUX_reg 4
1 connectedDevices 81
Accesses: 17
0 1 -1 
96 1 -1 
160 1 1 
1 1 1 
97 1 1 
103 1 -1 
104 1 1 
13 1 -1 
77 1 -1 
78 1 1 
47 1 -1 
146 1 -1 
147 1 1 
20 1 -1 
84 1 -1 
85 1 1 
159 1 -1 
Functions: 8
163 1 4 
4 1 4 
36 0 
134 1 114 
119 1 95 
24 0 
88 1 4 
107 1 4 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ADC$ControlRegister.stopConversion()V
PTG:
Vars:
5
$r4 1 26 
$r1 1 1 
r0 1 -1 
$r3 1 30 
$r2 1 23 
Fields: 4
-1 this$0 23
-1 conversion 30
-1 _adsc 1
23 mainClock 26
Accesses: 6
0 1 -1 
19 1 -1 
22 1 -1 
23 1 23 
10 1 -1 
29 1 -1 
Functions: 2
33 2 26 30 
5 1 1 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ADC$ControlRegister.access$200(Lavrora/sim/mcu/ADC$ControlRegister;)V
PTG:
Vars:
1
r0 1 -2 
Fields: 0
Accesses: 0
Functions: 1
1 1 -2 
Constructors: 0

Summary: 2
0 -2 
avrora/sim/mcu/ADC$ControlRegister.invoke(I)V
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 0
Functions: 1
1 1 -1 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ADC$ControlRegister.<init>(Lavrora/sim/mcu/ADC;)V
PTG:
Vars:
9
$r8 1 73 
r0 1 -1 
$r5 1 45 
r1 1 -2 
$r4 1 36 
$r2 1 10 
$r3 1 26 
$r6 1 54 
$r7 1 63 
Fields: 0
Accesses: 9
48 1 -1 
2 1 -1 
66 1 -1 
82 1 -1 
19 1 -1 
39 1 -1 
57 1 -1 
76 1 -1 
29 1 -1 
Functions: 8
16 2 -1 10 
34 1 -1 
53 1 -1 
6 1 -1 
24 1 -1 
72 1 -1 
44 1 -1 
62 1 -1 
Constructors: 2
16 10
6 -1

Summary: 2
0 -1 
avrora/sim/mcu/ADC$ControlRegister.write(B)V
PTG:
Vars:
8
$r4 1 71 
$r6 1 18 
$r5 1 60 
$r7 1 41 
r0 1 -1 
$r1 1 6 
$r3 1 57 
$r2 1 57 
Fields: 6
-1 _adif 41
-1 _adie 71
-1 this$0 57
-1 _adsc 18
-1 _aden 6
57 interpreter 60
Accesses: 9
64 1 57 
17 1 -1 
2 1 -1 
5 1 -1 
70 1 -1 
40 1 -1 
56 1 -1 
57 1 57 
63 1 -1 
Functions: 8
18 1 18 
37 7 -1 18 6 71 41 57 60 
53 7 -1 18 6 71 41 57 60 
6 1 6 
71 1 71 
41 1 41 
30 7 -1 18 6 71 41 57 60 
79 1 60 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ADC$ControlRegister.insertConversion()V
PTG:
Vars:
30
$r18 1 145 
$r8 1 1 
$r3 1 8 
$r29 1 79 
$r1 1 1 
$r20 1 1 
$r24 1 41 
$r17 1 28 
$r15 1 132 
$r19 1 148 
$r14 1 127 
$r28 1 76 
$r13 1 28 
r0 1 -1 
$r12 1 1 
$r11 1 114 
$r25 1 63 
$r21 1 41 
$r4 1 1 
$r2 1 4 
$r10 1 92 
$r6 1 1 
$r26 1 1 
$r22 1 1 
$r27 1 28 
$r7 1 92 
$r23 1 54 
$r9 1 105 
$r16 1 1 
$r5 1 28 
Fields: 6
-1 this$0 1
-1 conversion 8
1 ADMUX_reg 28
1 mainClock 4
1 devicePrinter 92
1 devicePrinter 41
Accesses: 21
0 1 -1 
1 1 1 
66 1 -1 
98 1 -1 
67 1 1 
99 1 1 
37 1 -1 
38 1 1 
7 1 -1 
135 1 -1 
136 1 1 
15 1 -1 
47 1 -1 
48 1 1 
117 1 -1 
118 1 1 
24 1 -1 
88 1 -1 
25 1 1 
89 1 1 
157 1 -1 
Functions: 18
132 1 132 
70 1 28 
105 1 105 
11 7 -1 1 4 8 41 28 92 
139 1 28 
76 1 76 
109 1 105 
145 1 145 
82 2 41 79 
114 1 114 
21 2 4 8 
54 1 54 
151 2 148 92 
121 1 28 
58 1 54 
28 1 28 
63 1 63 
127 1 127 
Constructors: 2
58 54
109 105

Summary: 1
-1 
avrora/sim/mcu/ADC$ControlRegister.startConversion()V
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 2
0 1 -1 
9 1 -1 
Functions: 1
13 1 -1 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ADC$ControlRegister.access$100(Lavrora/sim/mcu/ADC$ControlRegister;)I
PTG:
Vars:
1
r0 1 -2 
Fields: 0
Accesses: 0
Functions: 1
0 1 -2 
Constructors: 0

Summary: 2
0 -2 
avrora/sim/mcu/ADC$ControlRegister.force(I)V
PTG:
Vars:
2
r0 1 -1 
$r1 1 1 
Fields: 1
-1 _adif 1
Accesses: 1
0 1 -1 
Functions: 1
5 1 1 
Constructors: 0

Summary: 1
-1 
