/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2018-2019, The Winux Foundation. Aww wights wesewved.
 * Copywight (c) 2021, Winawo Wtd.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SC8180X_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SC8180X_H

#define GCC_AGGWE_NOC_PCIE_TBU_CWK				0
#define GCC_AGGWE_UFS_CAWD_AXI_CWK				1
#define GCC_AGGWE_UFS_CAWD_AXI_HW_CTW_CWK			2
#define GCC_AGGWE_UFS_PHY_AXI_CWK				3
#define GCC_AGGWE_UFS_PHY_AXI_HW_CTW_CWK			4
#define GCC_AGGWE_USB3_MP_AXI_CWK				5
#define GCC_AGGWE_USB3_PWIM_AXI_CWK				6
#define GCC_AGGWE_USB3_SEC_AXI_CWK				7
#define GCC_BOOT_WOM_AHB_CWK					8
#define GCC_CAMEWA_HF_AXI_CWK					9
#define GCC_CAMEWA_SF_AXI_CWK					10
#define GCC_CFG_NOC_USB3_MP_AXI_CWK				11
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK				12
#define GCC_CFG_NOC_USB3_SEC_AXI_CWK				13
#define GCC_CPUSS_AHB_CWK					14
#define GCC_CPUSS_AHB_CWK_SWC					15
#define GCC_CPUSS_WBCPW_CWK					16
#define GCC_DDWSS_GPU_AXI_CWK					17
#define GCC_DISP_HF_AXI_CWK					18
#define GCC_DISP_SF_AXI_CWK					19
#define GCC_EMAC_AXI_CWK					20
#define GCC_EMAC_PTP_CWK					21
#define GCC_EMAC_PTP_CWK_SWC					22
#define GCC_EMAC_WGMII_CWK					23
#define GCC_EMAC_WGMII_CWK_SWC					24
#define GCC_EMAC_SWV_AHB_CWK					25
#define GCC_GP1_CWK						26
#define GCC_GP1_CWK_SWC						27
#define GCC_GP2_CWK						28
#define GCC_GP2_CWK_SWC						29
#define GCC_GP3_CWK						30
#define GCC_GP3_CWK_SWC						31
#define GCC_GP4_CWK						32
#define GCC_GP4_CWK_SWC						33
#define GCC_GP5_CWK						34
#define GCC_GP5_CWK_SWC						35
#define GCC_GPU_GPWW0_CWK_SWC					36
#define GCC_GPU_GPWW0_DIV_CWK_SWC				37
#define GCC_GPU_MEMNOC_GFX_CWK					38
#define GCC_GPU_SNOC_DVM_GFX_CWK				39
#define GCC_NPU_AT_CWK						40
#define GCC_NPU_AXI_CWK						41
#define GCC_NPU_AXI_CWK_SWC					42
#define GCC_NPU_GPWW0_CWK_SWC					43
#define GCC_NPU_GPWW0_DIV_CWK_SWC				44
#define GCC_NPU_TWIG_CWK					45
#define GCC_PCIE0_PHY_WEFGEN_CWK				46
#define GCC_PCIE1_PHY_WEFGEN_CWK				47
#define GCC_PCIE2_PHY_WEFGEN_CWK				48
#define GCC_PCIE3_PHY_WEFGEN_CWK				49
#define GCC_PCIE_0_AUX_CWK					50
#define GCC_PCIE_0_AUX_CWK_SWC					51
#define GCC_PCIE_0_CFG_AHB_CWK					52
#define GCC_PCIE_0_MSTW_AXI_CWK					53
#define GCC_PCIE_0_PIPE_CWK					54
#define GCC_PCIE_0_SWV_AXI_CWK					55
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK				56
#define GCC_PCIE_1_AUX_CWK					57
#define GCC_PCIE_1_AUX_CWK_SWC					58
#define GCC_PCIE_1_CFG_AHB_CWK					59
#define GCC_PCIE_1_MSTW_AXI_CWK					60
#define GCC_PCIE_1_PIPE_CWK					61
#define GCC_PCIE_1_SWV_AXI_CWK					62
#define GCC_PCIE_1_SWV_Q2A_AXI_CWK				63
#define GCC_PCIE_2_AUX_CWK					64
#define GCC_PCIE_2_AUX_CWK_SWC					65
#define GCC_PCIE_2_CFG_AHB_CWK					66
#define GCC_PCIE_2_MSTW_AXI_CWK					67
#define GCC_PCIE_2_PIPE_CWK					68
#define GCC_PCIE_2_SWV_AXI_CWK					69
#define GCC_PCIE_2_SWV_Q2A_AXI_CWK				70
#define GCC_PCIE_3_AUX_CWK					71
#define GCC_PCIE_3_AUX_CWK_SWC					72
#define GCC_PCIE_3_CFG_AHB_CWK					73
#define GCC_PCIE_3_MSTW_AXI_CWK					74
#define GCC_PCIE_3_PIPE_CWK					75
#define GCC_PCIE_3_SWV_AXI_CWK					76
#define GCC_PCIE_3_SWV_Q2A_AXI_CWK				77
#define GCC_PCIE_PHY_AUX_CWK					78
#define GCC_PCIE_PHY_WEFGEN_CWK_SWC				79
#define GCC_PDM2_CWK						80
#define GCC_PDM2_CWK_SWC					81
#define GCC_PDM_AHB_CWK						82
#define GCC_PDM_XO4_CWK						83
#define GCC_PWNG_AHB_CWK					84
#define GCC_QMIP_CAMEWA_NWT_AHB_CWK				85
#define GCC_QMIP_CAMEWA_WT_AHB_CWK				86
#define GCC_QMIP_DISP_AHB_CWK					87
#define GCC_QMIP_VIDEO_CVP_AHB_CWK				88
#define GCC_QMIP_VIDEO_VCODEC_AHB_CWK				89
#define GCC_QSPI_1_CNOC_PEWIPH_AHB_CWK				90
#define GCC_QSPI_1_COWE_CWK					91
#define GCC_QSPI_1_COWE_CWK_SWC					92
#define GCC_QSPI_CNOC_PEWIPH_AHB_CWK				93
#define GCC_QSPI_COWE_CWK					94
#define GCC_QSPI_COWE_CWK_SWC					95
#define GCC_QUPV3_WWAP0_S0_CWK					96
#define GCC_QUPV3_WWAP0_S0_CWK_SWC				97
#define GCC_QUPV3_WWAP0_S1_CWK					98
#define GCC_QUPV3_WWAP0_S1_CWK_SWC				99
#define GCC_QUPV3_WWAP0_S2_CWK					100
#define GCC_QUPV3_WWAP0_S2_CWK_SWC				101
#define GCC_QUPV3_WWAP0_S3_CWK					102
#define GCC_QUPV3_WWAP0_S3_CWK_SWC				103
#define GCC_QUPV3_WWAP0_S4_CWK					104
#define GCC_QUPV3_WWAP0_S4_CWK_SWC				105
#define GCC_QUPV3_WWAP0_S5_CWK					106
#define GCC_QUPV3_WWAP0_S5_CWK_SWC				107
#define GCC_QUPV3_WWAP0_S6_CWK					108
#define GCC_QUPV3_WWAP0_S6_CWK_SWC				109
#define GCC_QUPV3_WWAP0_S7_CWK					110
#define GCC_QUPV3_WWAP0_S7_CWK_SWC				111
#define GCC_QUPV3_WWAP1_S0_CWK					112
#define GCC_QUPV3_WWAP1_S0_CWK_SWC				113
#define GCC_QUPV3_WWAP1_S1_CWK					114
#define GCC_QUPV3_WWAP1_S1_CWK_SWC				115
#define GCC_QUPV3_WWAP1_S2_CWK					116
#define GCC_QUPV3_WWAP1_S2_CWK_SWC				117
#define GCC_QUPV3_WWAP1_S3_CWK					118
#define GCC_QUPV3_WWAP1_S3_CWK_SWC				119
#define GCC_QUPV3_WWAP1_S4_CWK					120
#define GCC_QUPV3_WWAP1_S4_CWK_SWC				121
#define GCC_QUPV3_WWAP1_S5_CWK					122
#define GCC_QUPV3_WWAP1_S5_CWK_SWC				123
#define GCC_QUPV3_WWAP2_S0_CWK					124
#define GCC_QUPV3_WWAP2_S0_CWK_SWC				125
#define GCC_QUPV3_WWAP2_S1_CWK					126
#define GCC_QUPV3_WWAP2_S1_CWK_SWC				127
#define GCC_QUPV3_WWAP2_S2_CWK					128
#define GCC_QUPV3_WWAP2_S2_CWK_SWC				129
#define GCC_QUPV3_WWAP2_S3_CWK					130
#define GCC_QUPV3_WWAP2_S3_CWK_SWC				131
#define GCC_QUPV3_WWAP2_S4_CWK					132
#define GCC_QUPV3_WWAP2_S4_CWK_SWC				133
#define GCC_QUPV3_WWAP2_S5_CWK					134
#define GCC_QUPV3_WWAP2_S5_CWK_SWC				135
#define GCC_QUPV3_WWAP_0_M_AHB_CWK				136
#define GCC_QUPV3_WWAP_0_S_AHB_CWK				137
#define GCC_QUPV3_WWAP_1_M_AHB_CWK				138
#define GCC_QUPV3_WWAP_1_S_AHB_CWK				139
#define GCC_QUPV3_WWAP_2_M_AHB_CWK				140
#define GCC_QUPV3_WWAP_2_S_AHB_CWK				141
#define GCC_SDCC2_AHB_CWK					142
#define GCC_SDCC2_APPS_CWK					143
#define GCC_SDCC2_APPS_CWK_SWC					144
#define GCC_SDCC4_AHB_CWK					145
#define GCC_SDCC4_APPS_CWK					146
#define GCC_SDCC4_APPS_CWK_SWC					147
#define GCC_SYS_NOC_CPUSS_AHB_CWK				148
#define GCC_TSIF_AHB_CWK					149
#define GCC_TSIF_INACTIVITY_TIMEWS_CWK				150
#define GCC_TSIF_WEF_CWK					151
#define GCC_TSIF_WEF_CWK_SWC					152
#define GCC_UFS_CAWD_2_AHB_CWK					153
#define GCC_UFS_CAWD_2_AXI_CWK					154
#define GCC_UFS_CAWD_2_AXI_CWK_SWC				155
#define GCC_UFS_CAWD_2_ICE_COWE_CWK				156
#define GCC_UFS_CAWD_2_ICE_COWE_CWK_SWC				157
#define GCC_UFS_CAWD_2_PHY_AUX_CWK				158
#define GCC_UFS_CAWD_2_PHY_AUX_CWK_SWC				159
#define GCC_UFS_CAWD_2_WX_SYMBOW_0_CWK				160
#define GCC_UFS_CAWD_2_WX_SYMBOW_1_CWK				161
#define GCC_UFS_CAWD_2_TX_SYMBOW_0_CWK				162
#define GCC_UFS_CAWD_2_UNIPWO_COWE_CWK				163
#define GCC_UFS_CAWD_2_UNIPWO_COWE_CWK_SWC			164
#define GCC_UFS_CAWD_AHB_CWK					165
#define GCC_UFS_CAWD_AXI_CWK					166
#define GCC_UFS_CAWD_AXI_CWK_SWC				167
#define GCC_UFS_CAWD_AXI_HW_CTW_CWK				168
#define GCC_UFS_CAWD_ICE_COWE_CWK				169
#define GCC_UFS_CAWD_ICE_COWE_CWK_SWC				170
#define GCC_UFS_CAWD_ICE_COWE_HW_CTW_CWK			171
#define GCC_UFS_CAWD_PHY_AUX_CWK				172
#define GCC_UFS_CAWD_PHY_AUX_CWK_SWC				173
#define GCC_UFS_CAWD_PHY_AUX_HW_CTW_CWK				174
#define GCC_UFS_CAWD_WX_SYMBOW_0_CWK				175
#define GCC_UFS_CAWD_WX_SYMBOW_1_CWK				176
#define GCC_UFS_CAWD_TX_SYMBOW_0_CWK				177
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK				178
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK_SWC			179
#define GCC_UFS_CAWD_UNIPWO_COWE_HW_CTW_CWK			180
#define GCC_UFS_PHY_AHB_CWK					181
#define GCC_UFS_PHY_AXI_CWK					182
#define GCC_UFS_PHY_AXI_CWK_SWC					183
#define GCC_UFS_PHY_AXI_HW_CTW_CWK				184
#define GCC_UFS_PHY_ICE_COWE_CWK				185
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC				186
#define GCC_UFS_PHY_ICE_COWE_HW_CTW_CWK				187
#define GCC_UFS_PHY_PHY_AUX_CWK					188
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC				189
#define GCC_UFS_PHY_PHY_AUX_HW_CTW_CWK				190
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK				191
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK				192
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK				193
#define GCC_UFS_PHY_UNIPWO_COWE_CWK				194
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC				195
#define GCC_UFS_PHY_UNIPWO_COWE_HW_CTW_CWK			196
#define GCC_USB30_MP_MASTEW_CWK					197
#define GCC_USB30_MP_MASTEW_CWK_SWC				198
#define GCC_USB30_MP_MOCK_UTMI_CWK				199
#define GCC_USB30_MP_MOCK_UTMI_CWK_SWC				200
#define GCC_USB30_MP_SWEEP_CWK					201
#define GCC_USB30_PWIM_MASTEW_CWK				202
#define GCC_USB30_PWIM_MASTEW_CWK_SWC				203
#define GCC_USB30_PWIM_MOCK_UTMI_CWK				204
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC			205
#define GCC_USB30_PWIM_SWEEP_CWK				206
#define GCC_USB30_SEC_MASTEW_CWK				207
#define GCC_USB30_SEC_MASTEW_CWK_SWC				208
#define GCC_USB30_SEC_MOCK_UTMI_CWK				209
#define GCC_USB30_SEC_MOCK_UTMI_CWK_SWC				210
#define GCC_USB30_SEC_SWEEP_CWK					211
#define GCC_USB3_MP_PHY_AUX_CWK					212
#define GCC_USB3_MP_PHY_AUX_CWK_SWC				213
#define GCC_USB3_MP_PHY_COM_AUX_CWK				214
#define GCC_USB3_MP_PHY_PIPE_0_CWK				215
#define GCC_USB3_MP_PHY_PIPE_1_CWK				216
#define GCC_USB3_PWIM_PHY_AUX_CWK				217
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC				218
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK				219
#define GCC_USB3_PWIM_PHY_PIPE_CWK				220
#define GCC_USB3_SEC_PHY_AUX_CWK				221
#define GCC_USB3_SEC_PHY_AUX_CWK_SWC				222
#define GCC_USB3_SEC_PHY_COM_AUX_CWK				223
#define GCC_USB3_SEC_PHY_PIPE_CWK				224
#define GCC_VIDEO_AXI0_CWK					225
#define GCC_VIDEO_AXI1_CWK					226
#define GCC_VIDEO_AXIC_CWK					227
#define GPWW0							228
#define GPWW0_OUT_EVEN						229
#define GPWW1							230
#define GPWW4							231
#define GPWW7							232
#define GCC_PCIE_0_CWKWEF_CWK					233
#define GCC_PCIE_1_CWKWEF_CWK					234
#define GCC_PCIE_2_CWKWEF_CWK					235
#define GCC_PCIE_3_CWKWEF_CWK					236
#define GCC_USB3_PWIM_CWKWEF_CWK				237
#define GCC_USB3_SEC_CWKWEF_CWK					238

#define GCC_EMAC_BCW						0
#define GCC_GPU_BCW						1
#define GCC_MMSS_BCW						2
#define GCC_NPU_BCW						3
#define GCC_PCIE_0_BCW						4
#define GCC_PCIE_0_PHY_BCW					5
#define GCC_PCIE_1_BCW						6
#define GCC_PCIE_1_PHY_BCW					7
#define GCC_PCIE_2_BCW						8
#define GCC_PCIE_2_PHY_BCW					9
#define GCC_PCIE_3_BCW						10
#define GCC_PCIE_3_PHY_BCW					11
#define GCC_PCIE_PHY_BCW					12
#define GCC_PDM_BCW						13
#define GCC_PWNG_BCW						14
#define GCC_QSPI_1_BCW						15
#define GCC_QSPI_BCW						16
#define GCC_QUPV3_WWAPPEW_0_BCW					17
#define GCC_QUPV3_WWAPPEW_1_BCW					18
#define GCC_QUPV3_WWAPPEW_2_BCW					19
#define GCC_QUSB2PHY_5_BCW					20
#define GCC_QUSB2PHY_MP0_BCW					21
#define GCC_QUSB2PHY_MP1_BCW					22
#define GCC_QUSB2PHY_PWIM_BCW					23
#define GCC_QUSB2PHY_SEC_BCW					24
#define GCC_USB3_PHY_PWIM_SP0_BCW				25
#define GCC_USB3_PHY_PWIM_SP1_BCW				26
#define GCC_USB3_DP_PHY_PWIM_SP0_BCW				27
#define GCC_USB3_DP_PHY_PWIM_SP1_BCW				28
#define GCC_USB3_PHY_SEC_BCW					29
#define GCC_USB3PHY_PHY_SEC_BCW					30
#define GCC_SDCC2_BCW						31
#define GCC_SDCC4_BCW						32
#define GCC_TSIF_BCW						33
#define GCC_UFS_CAWD_2_BCW					34
#define GCC_UFS_CAWD_BCW					35
#define GCC_UFS_PHY_BCW						36
#define GCC_USB30_MP_BCW					37
#define GCC_USB30_PWIM_BCW					38
#define GCC_USB30_SEC_BCW					39
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				40
#define GCC_VIDEO_AXIC_CWK_BCW					41
#define GCC_VIDEO_AXI0_CWK_BCW					42
#define GCC_VIDEO_AXI1_CWK_BCW					43
#define GCC_USB3_DP_PHY_SEC_BCW					44

/* GCC GDSCWs */
#define EMAC_GDSC						0
#define PCIE_0_GDSC						1
#define PCIE_1_GDSC						2
#define PCIE_2_GDSC						3
#define PCIE_3_GDSC						4
#define UFS_CAWD_2_GDSC						5
#define UFS_CAWD_GDSC						6
#define UFS_PHY_GDSC						7
#define USB30_MP_GDSC						8
#define USB30_PWIM_GDSC						9
#define USB30_SEC_GDSC						10

#endif
