// Seed: 2249056300
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  initial begin
    id_3 = id_1;
    id_2 <= 1'b0;
  end
  tri1  id_3;
  logic id_4;
  logic id_5;
  type_9(
      1, 1'b0
  );
  assign id_5 = id_3[1'b0];
endmodule
