<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-w90x900 › include › mach › regs-ldm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-ldm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-w90x900/include/mach/regs-serial.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009 Nuvoton technology corporation</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  Description:</span>
<span class="cm"> *     Nuvoton Display, LCM Register list</span>
<span class="cm"> *  Author:  Wang Qiang (rurality.linux@gmail.com) 2009/12/11</span>
<span class="cm"> *</span>
<span class="cm"> */</span>


<span class="cp">#ifndef __ASM_ARM_W90X900_REGS_LDM_H</span>
<span class="cp">#define __ASM_ARM_W90X900_REGS_LDM_H</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>

<span class="cm">/* Display Controller Control/Status Register */</span>
<span class="cp">#define REG_LCM_DCCS			(0x00)</span>

<span class="cp">#define LCM_DCCS_ENG_RST		(1 &lt;&lt; 0)</span>
<span class="cp">#define LCM_DCCS_VA_EN			(1 &lt;&lt; 1)</span>
<span class="cp">#define LCM_DCCS_OSD_EN			(1 &lt;&lt; 2)</span>
<span class="cp">#define LCM_DCCS_DISP_OUT_EN		(1 &lt;&lt; 3)</span>
<span class="cp">#define LCM_DCCS_DISP_INT_EN		(1 &lt;&lt; 4)</span>
<span class="cp">#define LCM_DCCS_CMD_ON			(1 &lt;&lt; 5)</span>
<span class="cp">#define LCM_DCCS_FIELD_INTR		(1 &lt;&lt; 6)</span>
<span class="cp">#define LCM_DCCS_SINGLE			(1 &lt;&lt; 7)</span>

<span class="k">enum</span> <span class="n">LCM_DCCS_VA_SRC</span> <span class="p">{</span>
	<span class="n">LCM_DCCS_VA_SRC_YUV422</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">LCM_DCCS_VA_SRC_YCBCR422</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">LCM_DCCS_VA_SRC_RGB888</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">LCM_DCCS_VA_SRC_RGB666</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">LCM_DCCS_VA_SRC_RGB565</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">LCM_DCCS_VA_SRC_RGB444LOW</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">5</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">LCM_DCCS_VA_SRC_RGB444HIGH</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span>
<span class="p">};</span>


<span class="cm">/* Display Device Control Register */</span>
<span class="cp">#define REG_LCM_DEV_CTRL		(0x04)</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_SWAP_YCbCr</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_SWAP_UYVY</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_SWAP_YUYV</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_SWAP_VYUY</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_SWAP_YVYU</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_RGB_SHIFT</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_RGB_SHIFT_NOT</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_RGB_SHIFT_ONECYCLE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_RGB_SHIFT_TWOCYCLE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_RGB_SHIFT_NOT_DEF</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_DEVICE</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_DEVICE_YUV422</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_DEVICE_YUV444</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_DEVICE_UNIPAC</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_DEVICE_SEIKO_EPSON</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">5</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_DEVICE_HIGH_COLOR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_DEVICE_MPU</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span>
<span class="p">};</span>

<span class="cp">#define LCM_DEV_CTRL_LCD_DDA		(8)</span>
<span class="cp">#define LCM_DEV_CTRL_YUV2CCIR		(16)</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_LCD_SEL</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_LCD_SEL_RGB_GBR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_LCD_SEL_BGR_RBG</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_LCD_SEL_GBR_RGB</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_LCD_SEL_RBG_BGR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_FAL_D</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_FAL_D_FALLING</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_FAL_D_RISING</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_H_POL</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_H_POL_LOW</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_H_POL_HIGH</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_V_POL</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_V_POL_LOW</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_V_POL_HIGH</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_VR_LACE</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_VR_LACE_NINTERLACE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_VR_LACE_INTERLACE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_LACE</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_LACE_NINTERLACE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_LACE_INTERLACE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_RGB_SCALE</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_RGB_SCALE_4096</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_RGB_SCALE_65536</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_RGB_SCALE_262144</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_RGB_SCALE_16777216</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_DBWORD</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_DBWORD_HALFWORD</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_DBWORD_FULLWORD</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_MPU68</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_MPU68_80_SERIES</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_MPU68_68_SERIES</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">LCM_DEV_CTRL_DE_POL</span> <span class="p">{</span>
	<span class="n">LCM_DEV_CTRL_DE_POL_HIGH</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">LCM_DEV_CTRL_DE_POL_LOW</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define LCM_DEV_CTRL_CMD16		(29)</span>
<span class="cp">#define LCM_DEV_CTRL_CM16t18		(30)</span>
<span class="cp">#define LCM_DEV_CTRL_CMD_LOW		(31)</span>

<span class="cm">/* MPU-Interface LCD Write Command */</span>
<span class="cp">#define REG_LCM_MPU_CMD			(0x08)</span>

<span class="cm">/* Interrupt Control/Status Register */</span>
<span class="cp">#define REG_LCM_INT_CS			(0x0c)</span>
<span class="cp">#define LCM_INT_CS_DISP_F_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#define LCM_INT_CS_UNDERRUN_EN   	(1 &lt;&lt; 1)</span>
<span class="cp">#define LCM_INT_CS_BUS_ERROR_INT 	(1 &lt;&lt; 28)</span>
<span class="cp">#define LCM_INT_CS_UNDERRUN_INT  	(1 &lt;&lt; 29)</span>
<span class="cp">#define LCM_INT_CS_DISP_F_STATUS 	(1 &lt;&lt; 30)</span>
<span class="cp">#define LCM_INT_CS_DISP_F_INT		(1 &lt;&lt; 31)</span>

<span class="cm">/* CRTC Display Size Control Register */</span>
<span class="cp">#define REG_LCM_CRTC_SIZE		(0x10)</span>
<span class="cp">#define LCM_CRTC_SIZE_VTTVAL(x)		((x) &lt;&lt; 16)</span>
<span class="cp">#define LCM_CRTC_SIZE_HTTVAL(x)		((x) &lt;&lt; 0)</span>

<span class="cm">/* CRTC Display Enable End */</span>
<span class="cp">#define REG_LCM_CRTC_DEND		(0x14)</span>
<span class="cp">#define LCM_CRTC_DEND_VDENDVAL(x)	((x) &lt;&lt; 16)</span>
<span class="cp">#define LCM_CRTC_DEND_HDENDVAL(x)	((x) &lt;&lt; 0)</span>

<span class="cm">/* CRTC Internal Horizontal Retrace Control Register */</span>
<span class="cp">#define REG_LCM_CRTC_HR			(0x18)</span>
<span class="cp">#define LCM_CRTC_HR_EVAL(x)		((x) &lt;&lt; 16)</span>
<span class="cp">#define LCM_CRTC_HR_SVAL(x)		((x) &lt;&lt; 0)</span>

<span class="cm">/* CRTC Horizontal Sync Control Register */</span>
<span class="cp">#define REG_LCM_CRTC_HSYNC		(0x1C)</span>
<span class="cp">#define LCM_CRTC_HSYNC_SHIFTVAL(x)	((x) &lt;&lt; 30)</span>
<span class="cp">#define LCM_CRTC_HSYNC_EVAL(x)		((x) &lt;&lt; 16)</span>
<span class="cp">#define LCM_CRTC_HSYNC_SVAL(x)		((x) &lt;&lt; 0)</span>

<span class="cm">/* CRTC Internal Vertical Retrace Control Register */</span>
<span class="cp">#define REG_LCM_CRTC_VR			(0x20)</span>
<span class="cp">#define LCM_CRTC_VR_EVAL(x)		((x) &lt;&lt; 16)</span>
<span class="cp">#define LCM_CRTC_VR_SVAL(x)		((x) &lt;&lt; 0)</span>

<span class="cm">/* Video Stream Frame Buffer-0 Starting Address */</span>
<span class="cp">#define REG_LCM_VA_BADDR0		(0x24)</span>

<span class="cm">/* Video Stream Frame Buffer-1 Starting Address */</span>
<span class="cp">#define REG_LCM_VA_BADDR1		(0x28)</span>

<span class="cm">/* Video Stream Frame Buffer Control Register */</span>
<span class="cp">#define REG_LCM_VA_FBCTRL		(0x2C)</span>
<span class="cp">#define LCM_VA_FBCTRL_IO_REGION_HALF	(1 &lt;&lt; 28)</span>
<span class="cp">#define LCM_VA_FBCTRL_FIELD_DUAL  	(1 &lt;&lt; 29)</span>
<span class="cp">#define LCM_VA_FBCTRL_START_BUF 	(1 &lt;&lt; 30)</span>
<span class="cp">#define LCM_VA_FBCTRL_DB_EN		(1 &lt;&lt; 31)</span>

<span class="cm">/* Video Stream Scaling Control Register */</span>
<span class="cp">#define REG_LCM_VA_SCALE		(0x30)</span>
<span class="cp">#define LCM_VA_SCALE_XCOPY_INTERPOLATION (0 &lt;&lt; 15)</span>
<span class="cp">#define LCM_VA_SCALE_XCOPY_DUPLICATION	 (1 &lt;&lt; 15)</span>

<span class="cm">/* Image Stream Active Window Coordinates */</span>
<span class="cp">#define REG_LCM_VA_WIN			(0x38)</span>

<span class="cm">/* Image Stream Stuff Pixel */</span>
<span class="cp">#define REG_LCM_VA_STUFF		(0x3C)</span>

<span class="cm">/* OSD Window Starting Coordinates */</span>
<span class="cp">#define REG_LCM_OSD_WINS		(0x40)</span>

<span class="cm">/* OSD Window Ending Coordinates */</span>
<span class="cp">#define REG_LCM_OSD_WINE		(0x44)</span>

<span class="cm">/* OSD Stream Frame Buffer Starting Address */</span>
<span class="cp">#define REG_LCM_OSD_BADDR		(0x48)</span>

<span class="cm">/* OSD Stream Frame Buffer Control Register */</span>
<span class="cp">#define REG_LCM_OSD_FBCTRL		(0x4c)</span>

<span class="cm">/* OSD Overlay Control Register */</span>
<span class="cp">#define REG_LCM_OSD_OVERLAY		(0x50)</span>

<span class="cm">/* OSD Overlay Color-Key Pattern Register */</span>
<span class="cp">#define REG_LCM_OSD_CKEY		(0x54)</span>

<span class="cm">/* OSD Overlay Color-Key Mask Register */</span>
<span class="cp">#define REG_LCM_OSD_CMASK		(0x58)</span>

<span class="cm">/* OSD Window Skip1 Register */</span>
<span class="cp">#define REG_LCM_OSD_SKIP1		(0x5C)</span>

<span class="cm">/* OSD Window Skip2 Register */</span>
<span class="cp">#define REG_LCM_OSD_SKIP2		(0x60)</span>

<span class="cm">/* OSD horizontal up scaling control register */</span>
<span class="cp">#define REG_LCM_OSD_SCALE		(0x64)</span>

<span class="cm">/* MPU Vsync control register */</span>
<span class="cp">#define REG_LCM_MPU_VSYNC		(0x68)</span>

<span class="cm">/* Hardware cursor control Register */</span>
<span class="cp">#define REG_LCM_HC_CTRL			(0x6C)</span>

<span class="cm">/* Hardware cursot tip point potison on va picture */</span>
<span class="cp">#define REG_LCM_HC_POS			(0x70)</span>

<span class="cm">/* Hardware Cursor Window Buffer Control Register */</span>
<span class="cp">#define REG_LCM_HC_WBCTRL		(0x74)</span>

<span class="cm">/* Hardware cursor memory base address register */</span>
<span class="cp">#define REG_LCM_HC_BADDR		(0x78)</span>

<span class="cm">/* Hardware cursor color ram register mapped to bpp = 0 */</span>
<span class="cp">#define REG_LCM_HC_COLOR0		(0x7C)</span>

<span class="cm">/* Hardware cursor color ram register mapped to bpp = 1 */</span>
<span class="cp">#define REG_LCM_HC_COLOR1		(0x80)</span>

<span class="cm">/* Hardware cursor color ram register mapped to bpp = 2 */</span>
<span class="cp">#define REG_LCM_HC_COLOR2		(0x84)</span>

<span class="cm">/* Hardware cursor color ram register mapped to bpp = 3 */</span>
<span class="cp">#define REG_LCM_HC_COLOR3		(0x88)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARM_W90X900_REGS_LDM_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
