INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.gen/sources_1/ip/mem_result_image/sim/mem_result_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_result_image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.gen/sources_1/ip/mem_source_image/sim/mem_source_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_source_image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/breathing_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module breathing_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
