## Hi, I'm Sameer Shaik ðŸ‘‹
### Design Verification Engineer

- IP & SoC-level Design Verification
- SystemVerilog, UVM, SVA, Formal
- RTL debug & coverage closure
- Tools: VCS, Questa, Verdi, JasperGold
- Python, Tcl | Linux

**Intel Corporation** â€“ Design Verification Engineer

ðŸ“§ sameershaiksk18@gmail.com  
ðŸ”— LinkedIn: https://linkedin.com/in/YOUR-LINK
