[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847143 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847143 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847143 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11553017 heartbeat IPC: 1.149 cumulative IPC: 1.149 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18785737 heartbeat IPC: 1.383 cumulative IPC: 1.255 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26841605 heartbeat IPC: 1.241 cumulative IPC: 1.25 (Simulation time: 00 hr 03 min 48 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31630412 cumulative IPC: 1.265 (Simulation time: 00 hr 04 min 48 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31630412 cumulative IPC: 1.265 (Simulation time: 00 hr 04 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.265 instructions: 40000000 cycles: 31630412
CPU 0 Branch Prediction Accuracy: 95.01% MPKI: 11.28 Average ROB Occupancy at Mispredict: 43.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.402
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197816 HIT:     194207 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197816 HIT:     194207 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568256 HIT:     460560 MISS:     107696 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430575 HIT:     343502 MISS:      87073 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35275 HIT:      21714 MISS:      13561 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95329 HIT:      95082 MISS:        247 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        262 MISS:       6815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3088198 HIT:    2819734 MISS:     268464 MSHR_MERGE:      68753
cpu0->cpu0_L1I LOAD         ACCESS:    3088198 HIT:    2819734 MISS:     268464 MSHR_MERGE:      68753
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.426 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13362542 HIT:   12945754 MISS:     416788 MSHR_MERGE:     143567
cpu0->cpu0_L1D LOAD         ACCESS:    7467784 HIT:    7171250 MISS:     296534 MSHR_MERGE:      65669
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887019 HIT:    5773855 MISS:     113164 MSHR_MERGE:      77885
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        649 MISS:       7090 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2720604 HIT:    2676440 MISS:      44164 MSHR_MERGE:      28288
cpu0->cpu0_ITLB LOAD         ACCESS:    2720604 HIT:    2676440 MISS:      44164 MSHR_MERGE:      28288
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.319 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12644027 HIT:   12403638 MISS:     240389 MSHR_MERGE:      58449
cpu0->cpu0_DTLB LOAD         ACCESS:   12644027 HIT:   12403638 MISS:     240389 MSHR_MERGE:      58449
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.849 cycles
cpu0->LLC TOTAL        ACCESS:     135980 HIT:     128648 MISS:       7332 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87073 HIT:      83898 MISS:       3175 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13561 HIT:      10847 MISS:       2714 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28531 HIT:      28432 MISS:         99 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6815 HIT:       5471 MISS:       1344 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        542
  ROW_BUFFER_MISS:       6691
  AVG DBUS CONGESTED CYCLE: 5.779
Channel 0 WQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:        111
  FULL:          0
Channel 0 REFRESHES ISSUED:       2636
