
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: synth_design -top riscv_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/riscv_top.v:4]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/project/project.runs/synth_1/.Xil/Vivado-16612-SK-20201110NLEU/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/project/project.runs/synth_1/.Xil/Vivado-16612-SK-20201110NLEU/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/block_ram/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/block_ram/block_ram.v:90]
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (2#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/block_ram/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (3#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'ctrl_stall' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_stall.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_stall' (4#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_stall.v:2]
INFO: [Synth 8-6157] synthesizing module 'ctrl_branch' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_branch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_branch' (5#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_branch.v:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl_ram' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v:101]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_ram' (6#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'cache_i' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_i.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cache_i' (7#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_i.v:2]
INFO: [Synth 8-6157] synthesizing module 'cache_d' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_d.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cache_d' (8#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_d.v:2]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_file.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (9#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'reg_pc' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_pc.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_pc' (10#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_pc.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_if' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_if' (11#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'reg_if_id' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_if_id.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_if_id' (12#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_if_id.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_id' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:185]
INFO: [Synth 8-226] default block is never used [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:201]
INFO: [Synth 8-6155] done synthesizing module 'stage_id' (13#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_id_ex' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_id_ex.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_id_ex' (14#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_id_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_ex' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_ex.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stage_ex' (15#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_ex_mem' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_ex_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_ex_mem' (16#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_ex_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_mem' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_mem' (17#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'reg_mem_wb' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_mem_wb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_mem_wb' (18#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_mem_wb.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_wb' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_wb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_wb' (19#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_wb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (20#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'hci' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:30]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_REG_RD bound to: 8'b00000001 
	Parameter OP_CPU_REG_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_IO_IN bound to: 8'b00000101 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_MEM_RD bound to: 8'b00001001 
	Parameter OP_MEM_WR bound to: 8'b00001010 
	Parameter OP_DISABLE bound to: 8'b00001011 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_IO_IN_STG_0 bound to: 5'b00100 
	Parameter S_IO_IN_STG_1 bound to: 5'b00101 
	Parameter S_CPU_REG_RD_STG0 bound to: 5'b00110 
	Parameter S_CPU_REG_RD_STG1 bound to: 5'b00111 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01000 
	Parameter S_MEM_RD_STG_0 bound to: 5'b01001 
	Parameter S_MEM_RD_STG_1 bound to: 5'b01010 
	Parameter S_MEM_WR_STG_0 bound to: 5'b01011 
	Parameter S_MEM_WR_STG_1 bound to: 5'b01100 
	Parameter S_DISABLE bound to: 5'b10000 
	Parameter IO_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (21#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart.v:28]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000000110110 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (22#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_baud_clk.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (23#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (24#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v:28]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (24#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (25#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:208]
INFO: [Synth 8-251] IO:Return [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:279]
INFO: [Synth 8-6155] done synthesizing module 'hci' (26#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:30]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (27#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/riscv_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:46 ; elapsed = 00:15:47 . Memory (MB): peak = 1420.012 ; gain = 385.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:49 ; elapsed = 00:15:50 . Memory (MB): peak = 1420.012 ; gain = 385.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:15:49 ; elapsed = 00:15:50 . Memory (MB): peak = 1420.012 ; gain = 385.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1420.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'NEW_CLOCK'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'NEW_CLOCK'
Parsing XDC File [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1462.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1462.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:15:58 ; elapsed = 00:15:59 . Memory (MB): peak = 1462.676 ; gain = 427.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'hci'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                            00001 |                            00001
                 S_START |                            00010 |                            00010
                  S_DATA |                            00100 |                            00100
                S_PARITY |                            01000 |                            01000
                  S_STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                            00001 |                            00001
                 S_START |                            00010 |                            00010
                  S_DATA |                            00100 |                            00100
                S_PARITY |                            01000 |                            01000
                  S_STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_DECODE |                             0000 |                            00001
            S_ECHO_STG_0 |                             0001 |                            00010
            S_ECHO_STG_1 |                             0010 |                            00011
           S_IO_IN_STG_0 |                             0011 |                            00100
           S_IO_IN_STG_1 |                             0100 |                            00101
        S_QUERY_ERR_CODE |                             0101 |                            01000
          S_MEM_RD_STG_0 |                             0110 |                            01001
          S_MEM_RD_STG_1 |                             0111 |                            01010
          S_MEM_WR_STG_0 |                             1000 |                            01011
          S_MEM_WR_STG_1 |                             1001 |                            01100
       S_CPU_REG_RD_STG0 |                             1010 |                            00110
       S_CPU_REG_RD_STG1 |                             1011 |                            00111
                  iSTATE |                             1100 |                            10000
              S_DISABLED |                             1101 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_state_reg' using encoding 'sequential' in module 'hci'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:16:38 ; elapsed = 00:16:42 . Memory (MB): peak = 1462.676 ; gain = 427.891
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 6     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 8     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 55    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 2049  
	                1 Bit    Registers := 75    
+---RAMs : 
	            1024K Bit	(131072 X 8 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 2     
	               2K Bit	(64 X 32 bit)          RAMs := 2     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              800 Bit	(32 X 25 bit)          RAMs := 1     
	              640 Bit	(64 X 10 bit)          RAMs := 2     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 47    
	   4 Input   32 Bit        Muxes := 6     
	  10 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 10    
	   4 Input   17 Bit        Muxes := 2     
	   5 Input   17 Bit        Muxes := 1     
	  14 Input   17 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 15    
	   4 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 2     
	  29 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 20    
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8196  
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 209   
	   3 Input    1 Bit        Muxes := 18    
	   4 Input    1 Bit        Muxes := 32    
	   6 Input    1 Bit        Muxes := 14    
	  10 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 3     
	  14 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram0/ram_bram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram0/ram_bram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram0/ram_bram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_11_11 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_12_12 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_13_13 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_14_14 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_15_15 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_16_16 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_17_17 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_18_18 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_19_19 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_20_20 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_21_21 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_22_22 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_23_23 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_783/btb_tag_reg_0_31_24_24 from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-7066] Removed 14 DRAM instances from module ctrl_branch__GB0 due to constant propagation
INFO: [Synth 8-5587] ROM size for "imm_rs1_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "imm_rs2_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rd_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_load" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port clk in module ctrl_stall is either unconnected or has no load
INFO: [Synth 8-6851] RAM (cache_data_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (cache_data_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[20]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[21]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[22]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[23]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[24]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[25]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[26]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[27]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[28]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[29]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_id_ex_/branch_offset_o_reg[30]' (FDRE) to 'reg_id_ex_/branch_offset_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'cache_d_/update_reg' (FD) to 'cache_d_/len_o_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:18:06 ; elapsed = 00:18:20 . Memory (MB): peak = 1462.676 ; gain = 427.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_top   | ram0/ram_bram/ram_reg | 128 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+---------------------------------------------+-----------+----------------------+----------------------------+
|Module Name      | RTL Object                                  | Inference | Size (Depth x Width) | Primitives                 | 
+-----------------+---------------------------------------------+-----------+----------------------+----------------------------+
|ctrl_branch__GB0 | btb_tag_reg                                 | Implied   | 32 x 11              | RAM32X1D x 25	             | 
|ctrl_branch__GB3 | btb_target_reg                              | Implied   | 32 x 32              | RAM32M x 6	                | 
|cache_i_         | cache_tag_reg                               | Implied   | 64 x 10              | RAM64X1S x 10	             | 
|cache_i_         | cache_data_reg                              | Implied   | 64 x 32              | RAM64X1S x 32	             | 
|cache_d_         | cache_tag_reg                               | Implied   | 64 x 10              | RAM64X1S x 10	             | 
|cache_d_         | cache_data_reg                              | Implied   | 64 x 32              | RAM64X1S x 32	             | 
|riscv_top        | hci0/io_in_fifo/q_data_array_reg            | Implied   | 1 K x 8              | RAM64X1D x 32	RAM64M x 32	 | 
|riscv_top        | hci0/uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 1 K x 8              | RAM64X1D x 32	RAM64M x 32	 | 
|riscv_top        | hci0/uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2	                | 
+-----------------+---------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:13 ; elapsed = 00:18:27 . Memory (MB): peak = 1462.676 ; gain = 427.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:18:59 ; elapsed = 00:19:13 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_top   | ram0/ram_bram/ram_reg | 128 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-----------------+---------------------------------------------+-----------+----------------------+----------------------------+
|Module Name      | RTL Object                                  | Inference | Size (Depth x Width) | Primitives                 | 
+-----------------+---------------------------------------------+-----------+----------------------+----------------------------+
|ctrl_branch__GB0 | btb_tag_reg                                 | Implied   | 32 x 11              | RAM32X1D x 25	             | 
|ctrl_branch__GB3 | btb_target_reg                              | Implied   | 32 x 32              | RAM32M x 6	                | 
|cache_i_         | cache_tag_reg                               | Implied   | 64 x 10              | RAM64X1S x 10	             | 
|cache_i_         | cache_data_reg                              | Implied   | 64 x 32              | RAM64X1S x 32	             | 
|cache_d_         | cache_tag_reg                               | Implied   | 64 x 10              | RAM64X1S x 10	             | 
|cache_d_         | cache_data_reg                              | Implied   | 64 x 32              | RAM64X1S x 32	             | 
|riscv_top        | hci0/io_in_fifo/q_data_array_reg            | Implied   | 1 K x 8              | RAM64X1D x 32	RAM64M x 32	 | 
|riscv_top        | hci0/uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 1 K x 8              | RAM64X1D x 32	RAM64M x 32	 | 
|riscv_top        | hci0/uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2	                | 
+-----------------+---------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:19:32 ; elapsed = 00:20:27 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/ram_bram/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:19:44 ; elapsed = 00:20:39 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:19:44 ; elapsed = 00:20:39 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:19:47 ; elapsed = 00:20:42 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:19:47 ; elapsed = 00:20:42 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:19:57 ; elapsed = 00:20:52 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:19:57 ; elapsed = 00:20:52 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |   146|
|4     |LUT1     |    86|
|5     |LUT2     |   727|
|6     |LUT3     |   776|
|7     |LUT4     |  3313|
|8     |LUT5     |   726|
|9     |LUT6     | 13434|
|10    |MUXF7    |  1456|
|11    |MUXF8    |   674|
|12    |RAM32M   |     8|
|13    |RAM32X1D |    11|
|14    |RAM64M   |    64|
|15    |RAM64X1D |    64|
|16    |RAM64X1S |    84|
|17    |RAMB36E1 |    32|
|19    |FDCE     |   205|
|20    |FDPE     |     6|
|21    |FDRE     |  4150|
|22    |FDSE     |  2058|
|23    |IBUF     |     2|
|24    |OBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:19:57 ; elapsed = 00:20:52 . Memory (MB): peak = 2543.340 ; gain = 1508.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:03 ; elapsed = 00:20:48 . Memory (MB): peak = 2543.340 ; gain = 1465.891
Synthesis Optimization Complete : Time (s): cpu = 00:19:57 ; elapsed = 00:20:53 . Memory (MB): peak = 2543.340 ; gain = 1508.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2543.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2543.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 231 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 11 instances
  RAM64M => RAM64M (RAMD64E(x4)): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 84 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:20:06 ; elapsed = 00:21:02 . Memory (MB): peak = 2543.340 ; gain = 1508.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/project/project.runs/synth_1/riscv_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_synth.rpt -pb riscv_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  7 14:49:02 2021...
