
---------- Begin Simulation Statistics ----------
final_tick                               530457155500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61606                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701556                       # Number of bytes of host memory used
host_op_rate                                    61811                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9943.62                       # Real time elapsed on the host
host_tick_rate                               53346476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612586515                       # Number of instructions simulated
sim_ops                                     614624091                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.530457                       # Number of seconds simulated
sim_ticks                                530457155500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.471388                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79298483                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90656482                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9302744                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122114638                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10835772                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11082660                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          246888                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156449976                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060866                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018202                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6070412                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143211775                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16004678                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36273449                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580321905                       # Number of instructions committed
system.cpu0.commit.committedOps             581341384                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    971950504                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.598118                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.369095                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    694276277     71.43%     71.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    164280394     16.90%     88.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39330612      4.05%     92.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37093341      3.82%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12307040      1.27%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4219921      0.43%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2313133      0.24%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2125108      0.22%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16004678      1.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    971950504                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887407                       # Number of function calls committed.
system.cpu0.commit.int_insts                561321767                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179958021                       # Number of loads committed
system.cpu0.commit.membars                    2037573                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037579      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322249572     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180976215     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70923127     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581341384                       # Class of committed instruction
system.cpu0.commit.refs                     251899370                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580321905                       # Number of Instructions Simulated
system.cpu0.committedOps                    581341384                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.812607                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.812607                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            187842147                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3242151                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78209076                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             632973370                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               353555535                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                430373569                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6075104                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8785501                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3143906                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156449976                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104295136                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    626707281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3023699                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     648790580                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18614886                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148731                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         344975354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90134255                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.616782                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         980990261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.662402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.923039                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               528619436     53.89%     53.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332803336     33.93%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61755728      6.30%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44209117      4.51%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10468471      1.07%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1852050      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  261231      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     409      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020483      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           980990261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       70905550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6193321                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147659438                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.580583                       # Inst execution rate
system.cpu0.iew.exec_refs                   269234021                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75084630                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              155038853                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194226359                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021092                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3697495                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75988852                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          617595152                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194149391                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4722204                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610712333                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1041447                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3254281                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6075104                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5418964                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        81270                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9202422                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        56901                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5206                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2433007                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14268338                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4047503                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5206                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       878911                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5314410                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275613218                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604677044                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838937                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231222243                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.574845                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604742447                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745480468                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386512679                       # number of integer regfile writes
system.cpu0.ipc                              0.551691                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.551691                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038432      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337024142     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213117      0.68%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018052      0.17%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196746500     31.97%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74394242     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615434537                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1311193                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002131                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 220486     16.82%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                936780     71.44%     88.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               153917     11.74%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614707242                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2213251657                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604676992                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        653853206                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 614536331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615434537                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058821                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36253765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            81237                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           358                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12834274                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    980990261                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.627360                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          552583631     56.33%     56.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287943215     29.35%     85.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101837233     10.38%     96.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32545160      3.32%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5049514      0.51%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             458527      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             404432      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              84299      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              84250      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      980990261                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.585072                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10018292                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2590932                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194226359                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75988852                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    877                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1051895811                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9018665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              167760667                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370591050                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6834164                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               360360631                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5626752                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12698                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            768701165                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628844119                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404139377                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426149121                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8031117                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6075104                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20556238                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33548323                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       768701121                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88500                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2798                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14386826                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2787                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1573549752                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1244278371                       # The number of ROB writes
system.cpu0.timesIdled                       10832320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  844                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.874010                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4421662                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4919845                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           811502                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7602155                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            249817                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         393763                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          143946                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8559771                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3152                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           480512                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095644                       # Number of branches committed
system.cpu1.commit.bw_lim_events               694397                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054428                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3648846                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264610                       # Number of instructions committed
system.cpu1.commit.committedOps              33282707                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    193315855                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172167                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.807857                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    179078063     92.63%     92.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7251230      3.75%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2487875      1.29%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2128868      1.10%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       436147      0.23%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       180009      0.09%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       945548      0.49%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       113718      0.06%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       694397      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    193315855                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320854                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049484                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248780                       # Number of loads committed
system.cpu1.commit.membars                    2035973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035973      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083575     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266707     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896314      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282707                       # Class of committed instruction
system.cpu1.commit.refs                      12163033                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264610                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282707                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.026330                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.026330                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            172393495                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334420                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4258947                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39181516                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6083826                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13088271                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                480686                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               619895                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2043743                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8559771                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6260682                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    186632577                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               111934                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39955756                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1623352                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044023                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6645767                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4671479                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205494                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         194090021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211109                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               169177431     87.16%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14837110      7.64%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5624587      2.90%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3344402      1.72%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  808220      0.42%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  168255      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129789      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           194090021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         347164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              503745                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7595825                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.182732                       # Inst execution rate
system.cpu1.iew.exec_refs                    12871869                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944580                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              149318279                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9974366                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018563                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           809911                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2982554                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36925553                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9927289                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           615876                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35529889                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                759166                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1628946                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                480686                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3547078                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20559                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          149520                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5195                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          301                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       725586                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        68301                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           118                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        87772                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        415973                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20549547                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35259464                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.862067                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17715079                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.181341                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35266513                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43737158                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23896873                       # number of integer regfile writes
system.cpu1.ipc                              0.165938                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165938                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036071      5.63%      5.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21160570     58.54%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11014541     30.47%     94.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934443      5.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36145765                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1089553                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030143                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 176152     16.17%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                811736     74.50%     90.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               101661      9.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35199231                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         267537665                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35259452                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40568469                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33870921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36145765                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054632                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3642845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66589                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           204                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1619168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    194090021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.186232                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.627366                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          171251327     88.23%     88.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15533551      8.00%     96.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4024743      2.07%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1457053      0.75%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1337257      0.69%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             184920      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             227121      0.12%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              37177      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              36872      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      194090021                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.185899                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6177170                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          538682                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9974366                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2982554                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       194437185                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   866459302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159926898                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413886                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6815758                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7280792                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1375987                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4354                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47698979                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38647097                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26591471                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13374516                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4582768                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                480686                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12998581                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4177585                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47698967                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28548                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13454036                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   229552777                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74638362                       # The number of ROB writes
system.cpu1.timesIdled                           4759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2397807                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               340735                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2950308                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4769                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                874103                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3490573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6938304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       180344                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        52515                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25060153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1973570                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50095224                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2026085                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2094053                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1611874                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1835727                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              314                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            240                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1395803                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1395799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2094053                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10428154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10428154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    326510464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               326510464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              514                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3490701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3490701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3490701                       # Request fanout histogram
system.membus.respLayer1.occupancy        18300889731                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14234259897                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   530457155500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   530457155500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    644190857.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1103753435.553004                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        85000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2946843000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   525947819500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4509336000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     89948659                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89948659                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     89948659                       # number of overall hits
system.cpu0.icache.overall_hits::total       89948659                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14346476                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14346476                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14346476                       # number of overall misses
system.cpu0.icache.overall_misses::total     14346476                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 184088245996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 184088245996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 184088245996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 184088245996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104295135                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104295135                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104295135                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104295135                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137557                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137557                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137557                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137557                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12831.600317                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12831.600317                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12831.600317                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12831.600317                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2429                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.960526                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12825284                       # number of writebacks
system.cpu0.icache.writebacks::total         12825284                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1521157                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1521157                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1521157                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1521157                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12825319                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12825319                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12825319                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12825319                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158304840496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158304840496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158304840496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158304840496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122971                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122971                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122971                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122971                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12343.150334                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12343.150334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12343.150334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12343.150334                       # average overall mshr miss latency
system.cpu0.icache.replacements              12825284                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     89948659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89948659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14346476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14346476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 184088245996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 184088245996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104295135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104295135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137557                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137557                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12831.600317                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12831.600317                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1521157                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1521157                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12825319                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12825319                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158304840496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158304840496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122971                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122971                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12343.150334                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12343.150334                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999896                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102772513                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12825286                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.013273                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999896                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221415588                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221415588                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237208011                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237208011                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237208011                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237208011                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15854531                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15854531                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15854531                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15854531                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 501163075569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 501163075569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 501163075569                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 501163075569                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253062542                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253062542                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253062542                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253062542                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062651                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062651                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062651                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062651                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31610.085191                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31610.085191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31610.085191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31610.085191                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3802681                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       250170                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            89862                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2798                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.316897                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.410293                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11170596                       # number of writebacks
system.cpu0.dcache.writebacks::total         11170596                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5077083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5077083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5077083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5077083                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10777448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10777448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10777448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10777448                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 223162823441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 223162823441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 223162823441                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 223162823441                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042588                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042588                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042588                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042588                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20706.462554                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20706.462554                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20706.462554                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20706.462554                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11170596                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169901324                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169901324                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12239910                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12239910                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 335985409500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 335985409500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182141234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182141234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.067200                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067200                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27449.990196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27449.990196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2827477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2827477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9412433                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9412433                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 167910212000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 167910212000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051677                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051677                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17839.193331                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17839.193331                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67306687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67306687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3614621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3614621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 165177666069                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 165177666069                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70921308                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70921308                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050967                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050967                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45697.091360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45697.091360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2249606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2249606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1365015                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1365015                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55252611441                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55252611441                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019247                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019247                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40477.658810                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40477.658810                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5930000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5930000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.385864                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.385864                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8046.132972                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8046.132972                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          720                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          720                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       916000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       916000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008901                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008901                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53882.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53882.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       586500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       586500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075708                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075708                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4219.424460                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4219.424460                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       448500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       448500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075708                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075708                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3226.618705                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3226.618705                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612228                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612228                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405974                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405974                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34285644500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34285644500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398717                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398717                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84452.808554                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84452.808554                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405974                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405974                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33879670500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33879670500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398717                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398717                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83452.808554                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83452.808554                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968744                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249006623                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11183205                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.266123                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968744                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519352217                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519352217                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12780337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10020041                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              167130                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22970117                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12780337                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10020041                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2609                       # number of overall hits
system.l2.overall_hits::.cpu1.data             167130                       # number of overall hits
system.l2.overall_hits::total                22970117                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44978                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1149460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            866056                       # number of demand (read+write) misses
system.l2.demand_misses::total                2063260                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44978                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1149460                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2766                       # number of overall misses
system.l2.overall_misses::.cpu1.data           866056                       # number of overall misses
system.l2.overall_misses::total               2063260                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3968648985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 114371049257                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    257047498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86531730361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205128476101                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3968648985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 114371049257                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    257047498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86531730361                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205128476101                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12825315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11169501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1033186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25033377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12825315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11169501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1033186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25033377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.102911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.514605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082420                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.102911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.514605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082420                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88235.336943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99499.807959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92931.127260                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99914.705701                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99419.596222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88235.336943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99499.807959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92931.127260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99914.705701                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99419.596222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              90288                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2372                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.064081                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1130893                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1611874                       # number of writebacks
system.l2.writebacks::total                   1611874                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31196                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               37569                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31196                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              37569                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1118264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       859770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2025691                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1118264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       859770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1485587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3511278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3517771485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 101019912792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    226697498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77459949372                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182224331147                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3517771485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 101019912792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    226697498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77459949372                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 136426288629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 318650619776                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.100118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.501581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.832154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080920                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.100118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.501581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.832154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140264                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78240.508107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90336.372084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84086.609050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90093.803426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89956.627712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78240.508107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90336.372084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84086.609050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90093.803426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91833.254215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90750.609828                       # average overall mshr miss latency
system.l2.replacements                        5442528                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2653395                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2653395                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2653395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2653395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22300412                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22300412                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22300412                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22300412                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1485587                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1485587                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 136426288629                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 136426288629                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91833.254215                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91833.254215                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.677419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9928.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10676.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10263.157895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       422000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       330000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       752000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.677419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.739130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20095.238095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19411.764706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19789.473684                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           993783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1076328                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         763720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         652342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1416062                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75128542902                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64179367971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  139307910873                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1757503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2492390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.434548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98371.841646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98383.007642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98376.985523                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16569                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3967                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20536                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       747151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       648375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1395526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66380452417                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57377765476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 123758217893                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.425121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.559915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88844.761523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88494.722153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88682.129816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12780337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12782946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3968648985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    257047498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4225696483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12825315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12830690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.514605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88235.336943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92931.127260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88507.382771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44961                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2696                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3517771485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    226697498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3744468983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.501581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78240.508107                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84086.609050                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78571.227375                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9026258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        84585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9110843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       385740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       213714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          599454                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39242506355                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22352362390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  61594868745                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9411998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9710297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.716442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101733.049087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104590.070796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102751.618548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14627                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2319                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16946                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       371113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       211395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       582508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34639460375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20082183896                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  54721644271                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.039430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.708668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93339.388205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94998.386414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93941.446763                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          226                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               236                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          318                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             337                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3577999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        22000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3599999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          544                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           573                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.584559                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.655172                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.588133                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11251.569182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1157.894737                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10682.489614                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          273                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          291                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5397000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       357247                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5754247                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.501838                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.620690                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.507853                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19769.230769                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19847.055556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19774.044674                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999805                       # Cycle average of tags in use
system.l2.tags.total_refs                    51413942                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5442810                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.446213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.062535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.716753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.336548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.005322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.865770                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.391602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.161509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.326028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 405345410                       # Number of tag accesses
system.l2.tags.data_accesses                405345410                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2877440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      71587968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55029056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     93683520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          223350528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2877440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       172544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3049984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103159936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103159936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1118562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         859829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1463805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3489852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1611874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1611874                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5424453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        134955231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           325274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        103738927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    176609023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             421052908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5424453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       325274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5749727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194473644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194473644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194473644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5424453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       134955231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          325274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       103738927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    176609023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            615526552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1607065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1098549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    845915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1461444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004558935250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97756                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97756                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7046564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1513102                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3489852                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1611874                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3489852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1611874                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  36288                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4809                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            156000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            154006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            173657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            455836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            231718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            247044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            273519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            253155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            225539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            204937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           237473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           174097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           165063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           161272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            137666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            140837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            167730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            159859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           106136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69956                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 123351977039                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17267820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            188106302039                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35717.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54467.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2346302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1015940                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3489852                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1611874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1208035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  710497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  263498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  191364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  160331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  137452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  121992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  108562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   94909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   83394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  83169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 113455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  61799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  39093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  30260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  22754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  99049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1698351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.700330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.665944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.369131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1019961     60.06%     60.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       350812     20.66%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88948      5.24%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47618      2.80%     88.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34688      2.04%     90.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27539      1.62%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20716      1.22%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15418      0.91%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        92651      5.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1698351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.328328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.010885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    224.809399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97751     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97756                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.439288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.409439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            79905     81.74%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2383      2.44%     84.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9374      9.59%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4051      4.14%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1274      1.30%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              423      0.43%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              169      0.17%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               79      0.08%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               45      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               30      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97756                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              221028096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2322432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102850496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               223350528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103159936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       416.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    421.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  530457050000                       # Total gap between requests
system.mem_ctrls.avgGap                     103976.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2877440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     70307136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       172544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54138560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     93532416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102850496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5424453.172448532656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132540649.647245630622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 325274.149308746564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102060193.624817624688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 176324166.862897545099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193890298.082707256079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1118562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       859829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1463805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1611874                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1655418958                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  54634062547                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    113570636                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41803300915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  89899948983                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12638340308301                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36819.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48843.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42125.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48618.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61415.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7840774.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5987889600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3182623620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10771611060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3847223520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41873579280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99998689860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     119486124960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       285147741900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.550939                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 309456428076                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17713020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 203287707424                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6138407940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3262618425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13886835900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4541520060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41873579280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     158567103000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70165356000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       298435420605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.600424                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180625523666                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17713020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 332118611834                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5411246137.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25206570750.559700                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 196374967500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97557464500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 432899691000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6254583                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6254583                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6254583                       # number of overall hits
system.cpu1.icache.overall_hits::total        6254583                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6099                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6099                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6099                       # number of overall misses
system.cpu1.icache.overall_misses::total         6099                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    332030000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    332030000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    332030000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    332030000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6260682                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6260682                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6260682                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6260682                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000974                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000974                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000974                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000974                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54440.072143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54440.072143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54440.072143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54440.072143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          153                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5343                       # number of writebacks
system.cpu1.icache.writebacks::total             5343                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          724                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          724                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          724                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          724                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5375                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5375                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5375                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5375                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    294615000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    294615000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    294615000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    294615000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000859                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000859                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000859                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000859                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54812.093023                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54812.093023                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54812.093023                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54812.093023                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5343                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6254583                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6254583                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6099                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6099                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    332030000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    332030000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6260682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6260682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000974                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000974                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54440.072143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54440.072143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          724                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          724                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5375                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5375                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    294615000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    294615000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000859                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000859                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54812.093023                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54812.093023                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.933215                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6137871                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5343                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1148.768669                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338926000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.933215                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.997913                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997913                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12526739                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12526739                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9167878                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9167878                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9167878                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9167878                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2413853                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2413853                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2413853                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2413853                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 205132029171                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 205132029171                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 205132029171                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 205132029171                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11581731                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11581731                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11581731                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11581731                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208419                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208419                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208419                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208419                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84981.160481                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84981.160481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84981.160481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84981.160481                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1077172                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       133838                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21178                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1632                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.862782                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.008578                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1032689                       # number of writebacks
system.cpu1.dcache.writebacks::total          1032689                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1793667                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1793667                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1793667                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1793667                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       620186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       620186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       620186                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       620186                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54544300735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54544300735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54544300735                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54544300735                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053549                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053549                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053549                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053549                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87948.294117                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87948.294117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87948.294117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87948.294117                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1032689                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8266310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8266310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1419525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1419525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 111282633000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 111282633000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9685835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9685835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146557                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146557                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78394.274845                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78394.274845                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1121015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1121015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298510                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298510                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  23883694500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  23883694500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80009.696493                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80009.696493                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       901568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        901568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       994328                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       994328                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93849396171                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93849396171                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895896                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895896                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.524463                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.524463                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94384.746453                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94384.746453                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       672652                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       672652                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30660606235                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30660606235                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95315.181223                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95315.181223                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6354500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6354500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331197                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331197                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40996.774194                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40996.774194                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2514000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2514000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094017                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094017                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57136.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57136.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       510500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       510500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247086                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247086                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4816.037736                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4816.037736                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       405500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       405500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3861.904762                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3861.904762                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592163                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592163                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425764                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425764                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36237007000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36237007000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418266                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418266                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85110.547158                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85110.547158                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425764                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425764                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35811243000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35811243000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418266                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418266                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84110.547158                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84110.547158                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.180138                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10804802                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045844                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.331179                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338937500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.180138                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26246981                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26246981                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 530457155500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22541694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4265269                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22380497                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3830654                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2679805                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             327                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           243                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            570                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2517533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2517533                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12830694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9711001                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          573                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          573                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38475917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33524239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3112025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75128274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1641638272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1429765440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       685952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132215552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3204305216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8148696                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104814528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33183172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068849                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259374                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30951061     93.27%     93.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2179587      6.57%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52522      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33183172                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50081969824                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16775900161                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19259150068                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1569360561                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8108408                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               597584435000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306999                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706572                       # Number of bytes of host memory used
host_op_rate                                   307964                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2336.26                       # Real time elapsed on the host
host_tick_rate                               28732852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717228636                       # Number of instructions simulated
sim_ops                                     719483103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067127                       # Number of seconds simulated
sim_ticks                                 67127279500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.447062                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14023822                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14692775                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2582467                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         25558674                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33745                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51400                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17655                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27352337                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11717                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5245                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2194601                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11630527                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2621083                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         253236                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43645978                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53274061                       # Number of instructions committed
system.cpu0.commit.committedOps              53396141                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    113225899                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.471589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.460879                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     92952729     82.09%     82.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11310250      9.99%     92.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2841456      2.51%     94.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1492792      1.32%     95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       699550      0.62%     96.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       328895      0.29%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       340744      0.30%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       638400      0.56%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2621083      2.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    113225899                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70359                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52545383                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13283501                       # Number of loads committed
system.cpu0.commit.membars                     183960                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184644      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38150619     71.45%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6852      0.01%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13288172     24.89%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1760710      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53396141                       # Class of committed instruction
system.cpu0.commit.refs                      15049765                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53274061                       # Number of Instructions Simulated
system.cpu0.committedOps                     53396141                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.463549                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.463549                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             49387977                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               390629                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12325695                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             107634476                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12492619                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54698241                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2196426                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1202633                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1933296                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   27352337                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7104823                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    107563557                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               132699                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          940                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     121393682                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5168584                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.208409                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10559637                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14057567                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.924952                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         120708559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.010478                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.055783                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                47604771     39.44%     39.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38610650     31.99%     71.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22725115     18.83%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10483863      8.69%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  435846      0.36%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  554988      0.46%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  187898      0.16%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   28212      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   77216      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           120708559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2791                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2044                       # number of floating regfile writes
system.cpu0.idleCycles                       10534677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2438543                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17990685                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.646891                       # Inst execution rate
system.cpu0.iew.exec_refs                    24227764                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1932631                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16003549                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24118103                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            112914                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1133814                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2151861                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           96968058                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22295133                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2618243                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             84900010                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                119035                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5235163                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2196426                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5447860                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       166451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           27503                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          177                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10834602                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       385597                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           225                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884708                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1553835                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 59718847                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81329599                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822682                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49129605                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.619686                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      81881435                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               108950248                       # number of integer regfile reads
system.cpu0.int_regfile_writes               61893188                       # number of integer regfile writes
system.cpu0.ipc                              0.405919                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.405919                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           186299      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62026675     70.87%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7147      0.01%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1934      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1373      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23345118     26.67%     97.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1947801      2.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            586      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              87518253                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3318                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6597                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3269                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3332                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     428461                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004896                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 248163     57.92%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   117      0.03%     57.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     34      0.01%     57.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                164776     38.46%     96.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15332      3.58%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              87757097                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         296289878                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81326330                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        140536846                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96608844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 87518253                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             359214                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43571919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           122949                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        105978                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18407931                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    120708559                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.725038                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.176669                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           73887500     61.21%     61.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24509936     20.31%     81.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11794833      9.77%     91.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5523040      4.58%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3346315      2.77%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             825695      0.68%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             476710      0.39%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280704      0.23%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              63826      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      120708559                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.666840                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           267488                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           18025                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24118103                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2151861                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5194                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       131243236                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3011331                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               28788583                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39919196                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                602057                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15065091                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12695381                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               398985                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            133776059                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103203542                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77809053                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53550697                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                561589                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2196426                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14427604                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                37889861                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2833                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       133773226                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6680158                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            107508                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4355844                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        107527                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   207628319                       # The number of ROB reads
system.cpu0.rob.rob_writes                  201580710                       # The number of ROB writes
system.cpu0.timesIdled                         112203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1654                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.001244                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13994484                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14427118                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2584568                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25178908                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14569                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18015                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3446                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26876716                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1381                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4419                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2203994                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11256674                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2409373                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44438425                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51368060                       # Number of instructions committed
system.cpu1.commit.committedOps              51462871                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    108277760                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.475286                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.448565                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     88203975     81.46%     81.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11402172     10.53%     91.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2825853      2.61%     94.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1471839      1.36%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       663079      0.61%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       351726      0.32%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       340655      0.31%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       609088      0.56%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2409373      2.23%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    108277760                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22664                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50667845                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12794089                       # Number of loads committed
system.cpu1.commit.membars                     143311                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143311      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37099605     72.09%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12798508     24.87%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1420816      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51462871                       # Class of committed instruction
system.cpu1.commit.refs                      14219324                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51368060                       # Number of Instructions Simulated
system.cpu1.committedOps                     51462871                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.296432                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.296432                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             46433880                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               382749                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12327737                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             106522496                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10644223                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54670159                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2204868                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1203210                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1898914                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26876716                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6965311                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    104851248                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               103292                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     120189185                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5170884                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.227840                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8415337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14009053                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.018870                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115852044                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.041583                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.045317                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                43188077     37.28%     37.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38536462     33.26%     70.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22545983     19.46%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10397244      8.97%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  414760      0.36%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  545457      0.47%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  155323      0.13%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   18769      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   49969      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115852044                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2111192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2455611                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17667232                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.706868                       # Inst execution rate
system.cpu1.iew.exec_refs                    23389216                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1619256                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16400035                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23630840                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             83580                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1103087                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1942735                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95835063                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21769960                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2646930                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83384458                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                124191                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4307462                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2204868                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4527938                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       143742                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           19387                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10836751                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       517500                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       909334                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1546277                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 58527108                       # num instructions consuming a value
system.cpu1.iew.wb_count                     79877073                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821963                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48107115                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.677135                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80471027                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               106922053                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61119710                       # number of integer regfile writes
system.cpu1.ipc                              0.435458                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.435458                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144126      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61451740     71.43%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 330      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22811904     26.52%     98.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1622934      1.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86031388                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     384447                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004469                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 241274     62.76%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                141600     36.83%     99.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1573      0.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              86271709                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         288427580                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     79877073                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        140207328                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  95565338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86031388                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             269725                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       44372192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           128313                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         73322                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18940551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115852044                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.742597                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.178306                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           69794560     60.24%     60.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23858017     20.59%     80.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11867258     10.24%     91.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5509704      4.76%     95.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3313802      2.86%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             770914      0.67%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             422448      0.36%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             257451      0.22%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              57890      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115852044                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.729307                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           231867                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           15529                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23630840                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1942735                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    815                       # number of misc regfile reads
system.cpu1.numCycles                       117963236                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16201273                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               28398159                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38702932                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                616452                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13211453                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12100635                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               405348                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            132436656                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102088778                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           77269952                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53481429                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                182786                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2204868                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13440878                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38567020                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       132436656                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5115257                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             77612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4150236                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         77626                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   201764353                       # The number of ROB reads
system.cpu1.rob.rob_writes                  199390434                       # The number of ROB writes
system.cpu1.timesIdled                          21796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1691483                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               624565                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2772309                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6395                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                530903                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2861381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5573525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291585                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       110303                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2708334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1777910                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5418315                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1888213                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2749908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366972                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2345582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23046                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9632                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78272                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2749909                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8401574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8401574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    204481344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204481344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29256                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2860971                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2860971    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2860971                       # Request fanout histogram
system.membus.respLayer1.occupancy        14699475956                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7591753196                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    67127279500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    67127279500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                444                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6782777.027027                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17532041.969581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     71491500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    65621503000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1505776500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      6987933                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6987933                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      6987933                       # number of overall hits
system.cpu0.icache.overall_hits::total        6987933                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116889                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116889                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116889                       # number of overall misses
system.cpu0.icache.overall_misses::total       116889                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8100176471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8100176471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8100176471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8100176471                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7104822                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7104822                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7104822                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7104822                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016452                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016452                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016452                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016452                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69298.021807                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69298.021807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69298.021807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69298.021807                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        35648                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              607                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.728171                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108894                       # number of writebacks
system.cpu0.icache.writebacks::total           108894                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7980                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7980                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7980                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7980                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108909                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108909                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108909                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108909                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7523674472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7523674472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7523674472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7523674472                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015329                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015329                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015329                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015329                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69082.210579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69082.210579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69082.210579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69082.210579                       # average overall mshr miss latency
system.cpu0.icache.replacements                108894                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      6987933                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6987933                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8100176471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8100176471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7104822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7104822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016452                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016452                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69298.021807                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69298.021807                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7980                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7980                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108909                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108909                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7523674472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7523674472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69082.210579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69082.210579                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7098305                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108940                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.157931                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14318552                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14318552                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17457354                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17457354                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17457354                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17457354                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5652952                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5652952                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5652952                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5652952                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 337771296403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 337771296403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 337771296403                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 337771296403                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23110306                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23110306                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23110306                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23110306                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.244607                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.244607                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.244607                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.244607                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 59751.311598                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59751.311598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 59751.311598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59751.311598                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7883749                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       252274                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           182366                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3846                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.230366                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.593864                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1319451                       # number of writebacks
system.cpu0.dcache.writebacks::total          1319451                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4304392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4304392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4304392                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4304392                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1348560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1348560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1348560                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1348560                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  88276607934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  88276607934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  88276607934                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  88276607934                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058353                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058353                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058353                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058353                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 65459.903849                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65459.903849                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 65459.903849                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65459.903849                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1319445                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16224002                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16224002                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5186977                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5186977                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 309957027000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 309957027000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21410979                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21410979                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.242258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.242258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59756.776828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59756.776828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3930631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3930631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1256346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1256346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  83080423500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  83080423500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 66128.617037                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66128.617037                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1233352                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1233352                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       465975                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       465975                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27814269403                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27814269403                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1699327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1699327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.274211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.274211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59690.475676                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59690.475676                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       373761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       373761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92214                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92214                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5196184434                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5196184434                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56349.192465                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56349.192465                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        61150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        61150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1337                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1337                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     39103500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     39103500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.021396                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021396                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29247.195213                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29247.195213                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          949                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          949                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          388                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          388                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4235500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4235500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006209                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006209                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10916.237113                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10916.237113                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55975                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55975                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5619                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5619                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     39254000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     39254000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61594                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61594                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6985.940559                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6985.940559                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5539                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5539                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     33754000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     33754000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089928                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089928                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6093.879762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6093.879762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       586500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       586500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       547500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       547500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2301                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2301                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2944                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2944                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    119363000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    119363000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5245                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5245                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.561296                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.561296                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 40544.497283                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 40544.497283                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2944                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2944                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    116419000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    116419000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.561296                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.561296                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 39544.497283                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 39544.497283                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.873886                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18936666                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1339906                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.132832                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.873886                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996059                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996059                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47819138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47819138                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              430787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5258                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              398003                       # number of demand (read+write) hits
system.l2.demand_hits::total                   855564                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21516                       # number of overall hits
system.l2.overall_hits::.cpu0.data             430787                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5258                       # number of overall hits
system.l2.overall_hits::.cpu1.data             398003                       # number of overall hits
system.l2.overall_hits::total                  855564                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            886701                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            823136                       # number of demand (read+write) misses
system.l2.demand_misses::total                1813718                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87378                       # number of overall misses
system.l2.overall_misses::.cpu0.data           886701                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16503                       # number of overall misses
system.l2.overall_misses::.cpu1.data           823136                       # number of overall misses
system.l2.overall_misses::total               1813718                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7111876496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  80767169834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1419551996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  75251872317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164550470643                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7111876496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  80767169834                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1419551996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  75251872317                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164550470643                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317488                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1221139                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2669282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317488                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1221139                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2669282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.802413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.673024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.758375                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.674072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.679478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.802413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.673024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.758375                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.674072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.679478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81392.072329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91087.265983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86017.814700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91420.946620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90725.499026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81392.072329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91087.265983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86017.814700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91420.946620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90725.499026                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              58685                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1696                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.602005                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    691714                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              366972                       # number of writebacks
system.l2.writebacks::total                    366972                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1803                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          26879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21106                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50268                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1803                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         26879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           480                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21106                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50268                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       859822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       802030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1763450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       859822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       802030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1090458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2853908                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6134258498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  70619866873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1233411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  66005635855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 143993172726                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6134258498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  70619866873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1233411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  66005635855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  91042186905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 235035359631                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.785856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.652622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.736317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.656788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.660646                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.785856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.652622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.736317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.656788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.069167                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71682.833748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82133.123918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76977.563502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82298.213103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81654.241813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71682.833748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82133.123918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76977.563502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82298.213103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83489.861054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82355.618903                       # average overall mshr miss latency
system.l2.replacements                        4566551                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441529                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1981501                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1981501                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1981501                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1981501                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1090458                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1090458                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  91042186905                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  91042186905                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83489.861054                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83489.861054                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             870                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             955                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1825                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1424                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2716                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4781000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3644000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8425000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4541                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.597595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.598571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.598106                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3700.464396                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2558.988764                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3101.988218                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1292                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1423                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2715                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     25887495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     28409992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     54297487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.597595                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.598150                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.597886                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20036.760836                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19964.857344                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19999.074401                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           496                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           305                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                801                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          425                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          288                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              713                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7507500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4513000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12020500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          921                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          593                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1514                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.461455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.485666                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.470938                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17664.705882                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15670.138889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16859.046283                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          424                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          288                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          712                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8503999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5783498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14287497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.460369                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.485666                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.470277                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20056.601415                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20081.590278                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20066.709270                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            28580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18948                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47528                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          50348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          34750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85098                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4706983971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3516697463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8223681434                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        78928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.637898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.647138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.641639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93488.996008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101199.926993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96637.775670                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5655                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1295                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6950                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        44693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3931464979                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3096337470                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7027802449                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.566250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.623021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.589236                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87966.012105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92552.308175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89929.396133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21516                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5258                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           103881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7111876496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1419551996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8531428492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.802413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.758375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.795079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81392.072329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86017.814700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82126.938439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1803                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          480                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2283                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16023                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       101598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6134258498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1233411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7367669998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.785856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.736317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71682.833748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76977.563502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72517.864505                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       402207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       379055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            781262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       836353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       788386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1624739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  76060185863                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71735174854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 147795360717                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1238560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1167441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2406001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.675262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.675311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.675286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90942.683129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90989.914653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90965.601686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21224                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19811                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        41035                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       815129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       768575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1583704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66688401894                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  62909298385                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129597700279                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.658126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.658342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.658231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81813.310401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81851.866617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81832.021817                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          317                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               343                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          205                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             241                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6685499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       225998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6911497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          522                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           584                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.392720                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.580645                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.412671                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32612.190244                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6277.722222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28678.410788                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          127                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          130                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          111                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1537497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       666998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2204495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.149425                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.532258                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.190068                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19711.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20212.060606                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19860.315315                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999172                       # Cycle average of tags in use
system.l2.tags.total_refs                     6110523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4567087                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.337948                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.339792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.643900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.845468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.422964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.642948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.104100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.364684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.185085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.166296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.236002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45358863                       # Number of tag accesses
system.l2.tags.data_accesses                 45358863                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5476800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55035712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1025472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51337536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     68119616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          180995136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5476800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1025472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6502272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23486208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23486208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         859933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         802149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1064369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2828049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       366972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             366972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         81588291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        819871033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         15276532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        764779034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1014782910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2696297799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     81588291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     15276532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96864822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      349875761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            349875761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      349875761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        81588291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       819871033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        15276532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       764779034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1014782910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3046173560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    360911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    850581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    796359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1055498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000377846500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21580                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21580                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5126872                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             340996                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2828050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     366972                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2828050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   366972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24013                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6061                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            128408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            200758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            197842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            173419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            135465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            131930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           177344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           240100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           381417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           314651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15601                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75788736433                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14020185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            128364430183                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27028.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45778.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2357743                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  327596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2828050                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               366972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  692309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  557913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  364287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  247977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  185661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  149744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  124653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  104721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   86566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   70503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  59839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  64924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  35289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       479604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    422.341232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.182714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.929183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       144784     30.19%     30.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        98305     20.50%     50.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38049      7.93%     58.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25757      5.37%     63.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20316      4.24%     68.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16719      3.49%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13096      2.73%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10327      2.15%     76.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112251     23.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       479604                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.934384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.208332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.884475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         13369     61.95%     61.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5746     26.63%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1754      8.13%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          385      1.78%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          113      0.52%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           68      0.32%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           48      0.22%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           31      0.14%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           27      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           10      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           10      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21580                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.724282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.659178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.597293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16375     75.88%     75.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              671      3.11%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2151      9.97%     88.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1030      4.77%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              544      2.52%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              286      1.33%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              201      0.93%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              123      0.57%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               75      0.35%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               56      0.26%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               25      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               10      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21580                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              179458368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1536832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23098240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               180995200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23486208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2673.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       344.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2696.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    349.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67127338500                       # Total gap between requests
system.mem_ctrls.avgGap                      21009.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5476864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54437184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1025472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50966976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     67551872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23098240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 81589244.205852255225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 810954717.746307611465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 15276531.503112681210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 759258774.966442704201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1006325185.575262308121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 344096173.300155878067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       859933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       802149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1064369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       366972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2599276856                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35068406663                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    569818215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32828093459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  57298834990                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1653805382043                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30373.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40780.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35562.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40925.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53833.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4506625.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2127969900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1131035235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11480034720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          954680580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5298811440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29564568480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        880396320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51437496675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        766.268156                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1989561076                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2241460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  62896258424                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1296431220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            689061945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8540789460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          929269620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5298811440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28005375660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2193400800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46953140145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        699.464368                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5371818293                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2241460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  59514001207                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                810                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          406                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20063704.433498                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21225625.136486                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          406    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    230899500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            406                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58981415500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8145864000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6942046                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6942046                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6942046                       # number of overall hits
system.cpu1.icache.overall_hits::total        6942046                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23265                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23265                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23265                       # number of overall misses
system.cpu1.icache.overall_misses::total        23265                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1624912499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1624912499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1624912499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1624912499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6965311                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6965311                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6965311                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6965311                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003340                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69843.649216                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69843.649216                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69843.649216                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69843.649216                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21761                       # number of writebacks
system.cpu1.icache.writebacks::total            21761                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1504                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1504                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1504                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1504                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21761                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21761                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21761                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21761                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1514686000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1514686000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1514686000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1514686000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003124                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003124                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003124                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003124                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69605.532834                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69605.532834                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69605.532834                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69605.532834                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21761                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6942046                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6942046                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23265                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23265                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1624912499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1624912499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6965311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6965311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69843.649216                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69843.649216                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1504                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1504                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21761                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21761                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1514686000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1514686000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003124                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003124                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69605.532834                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69605.532834                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7085894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21793                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           325.145414                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13952383                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13952383                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17004650                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17004650                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17004650                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17004650                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5357261                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5357261                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5357261                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5357261                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 325539872660                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 325539872660                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 325539872660                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 325539872660                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22361911                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22361911                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22361911                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22361911                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239571                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239571                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239571                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239571                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60766.102801                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60766.102801                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60766.102801                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60766.102801                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6623478                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       300197                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           153580                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4449                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.127217                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.475163                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1219819                       # number of writebacks
system.cpu1.dcache.writebacks::total          1219819                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4106932                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4106932                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4106932                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4106932                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1250329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1250329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1250329                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1250329                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  82161254819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  82161254819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  82161254819                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  82161254819                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055913                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055913                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055913                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055913                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65711.708534                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65711.708534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65711.708534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65711.708534                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1219807                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15957584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15957584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5031369                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5031369                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 304907513500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 304907513500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20988953                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20988953                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.239715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.239715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60601.302250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60601.302250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3847200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3847200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1184169                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1184169                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78332900000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78332900000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66150.101886                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66150.101886                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1047066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1047066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       325892                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       325892                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20632359160                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20632359160                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1372958                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1372958                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.237365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.237365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63310.419280                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63310.419280                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       259732                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       259732                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3828354819                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3828354819                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048188                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048188                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57865.097022                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57865.097022                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          840                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          840                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40713500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40713500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.017440                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017440                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48468.452381                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48468.452381                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          213                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          213                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          627                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          627                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24005000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24005000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013018                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013018                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 38285.486443                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38285.486443                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5067                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5067                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     31095000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     31095000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47757                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47757                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.106100                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106100                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6136.767318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6136.767318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4973                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4973                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     26161000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     26161000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.104131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.104131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5260.607279                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5260.607279                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       614500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       614500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       575500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       575500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1516                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1516                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2903                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2903                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    131230999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    131230999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4419                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4419                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.656936                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.656936                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 45205.304513                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 45205.304513                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2903                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2903                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    128327999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    128327999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.656936                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.656936                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 44205.304513                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 44205.304513                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.372050                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18359166                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1241987                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.782092                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.372050                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980377                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980377                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46166464                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46166464                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67127279500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2571999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       808501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2228375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4199579                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1912302                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24746                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10434                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35180                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           78                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           139860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          139860                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130669                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2441330                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          584                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          584                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3998351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3703199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8093529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13938432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168763584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2785408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156220672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341708096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6550636                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26216320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9226942                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.252150                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7010713     75.98%     75.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2105898     22.82%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 110317      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9226942                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5380419282                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2021550802                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164294132                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1874748398                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          32914453                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
