==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.734 ; gain = 93.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.734 ; gain = 93.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.734 ; gain = 93.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:285) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:286) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:288) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu5' into 'lenet_top' (lenet/lenet_hls.cpp:305) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:307) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu6' into 'lenet_top' (lenet/lenet_hls.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.734 ; gain = 93.098
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:262) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:263) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:266) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:278) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:266) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:278) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:285) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:286) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:288) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu5' into 'lenet_top' (lenet/lenet_hls.cpp:305) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:307) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu6' into 'lenet_top' (lenet/lenet_hls.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:311) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.734 ; gain = 93.098
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 295.473 ; gain = 203.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.04 seconds; current allocated memory: 242.125 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 242.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 242.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 242.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 243.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 243.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 243.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 243.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 243.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 244.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 244.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 244.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 244.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 245.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 245.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 245.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 245.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 246.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 246.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 246.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 246.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 246.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 247.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 247.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 248.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 249.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 249.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 250.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 250.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu1'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 251.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 251.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu2'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 252.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 253.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu3'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 253.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 254.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu4'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 254.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 255.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 257.143 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 339.852 ; gain = 248.215
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 17.557 seconds; peak allocated memory: 257.143 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.188 ; gain = 93.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.188 ; gain = 93.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.188 ; gain = 93.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:285) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:286) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:288) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu5' into 'lenet_top' (lenet/lenet_hls.cpp:305) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:307) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu6' into 'lenet_top' (lenet/lenet_hls.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.188 ; gain = 93.508
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:262) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:263) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:266) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:278) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:266) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:278) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:285) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:286) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:288) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:289) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu5' into 'lenet_top' (lenet/lenet_hls.cpp:305) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:307) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu6' into 'lenet_top' (lenet/lenet_hls.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:311) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.188 ; gain = 93.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 295.559 ; gain = 203.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.511 seconds; current allocated memory: 241.849 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 242.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 242.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 242.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 242.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 242.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 243.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 243.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 243.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 243.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 243.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 244.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 244.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 244.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 244.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 245.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 245.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 245.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 245.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 246.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 246.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 246.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 246.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 247.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 248.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 249.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 249.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 249.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 250.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu1'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 250.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 251.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu2'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 251.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 252.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu3'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 253.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 253.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu4'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 253.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 254.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 256.622 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 339.426 ; gain = 247.746
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 18.869 seconds; peak allocated memory: 256.622 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.000 ; gain = 93.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.000 ; gain = 93.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.000 ; gain = 93.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_relu5' into 'lenet_top' (lenet/lenet_hls.cpp:323) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu6' into 'lenet_top' (lenet/lenet_hls.cpp:326) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.000 ; gain = 93.383
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:280) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:281) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:284) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:296) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:284) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:296) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu5' into 'lenet_top' (lenet/lenet_hls.cpp:323) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'i_relu6' into 'lenet_top' (lenet/lenet_hls.cpp:326) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.000 ; gain = 93.383
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:246:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:240:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:234:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:228:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:222:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:215:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:205:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:193:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:182:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:173:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 360.043 ; gain = 268.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.064 seconds; current allocated memory: 307.268 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 307.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 307.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 307.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 307.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 308.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 308.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 308.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 308.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 308.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 308.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 308.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 308.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 308.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 309.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 309.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 309.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 309.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 309.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 309.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 309.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 310.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 310.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 310.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 310.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 311.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 311.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 311.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 311.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 312.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 312.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 312.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_relu4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 312.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 312.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 313.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 313.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 313.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 313.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 313.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 315.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 315.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 316.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 316.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 317.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 317.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 318.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 318.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 318.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 319.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 319.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu1'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 320.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 320.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu2'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 321.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 321.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu3'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 322.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 323.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_relu4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_relu4'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 323.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 324.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 324.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 328.780 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 418.492 ; gain = 326.875
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 18.6 seconds; peak allocated memory: 328.780 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.262 ; gain = 92.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.262 ; gain = 92.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.262 ; gain = 92.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:273) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.262 ; gain = 92.613
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:238) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:239) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:242) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:254) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:242) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:254) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:273) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.262 ; gain = 92.613
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:204:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:198:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:192:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:186:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:180:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:173:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:163:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:151:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:140:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:131:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 324.664 ; gain = 233.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.972 seconds; current allocated memory: 271.450 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 271.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 271.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 271.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 272.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 272.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 272.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 272.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 272.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 272.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 272.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 273.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 273.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 273.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 273.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 273.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 273.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 273.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 273.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 274.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 274.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 275.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 275.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 275.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 275.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 276.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 276.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 276.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 276.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 277.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 278.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 278.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 279.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 279.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 280.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 280.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 281.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 281.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 281.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 281.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 282.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 283.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 284.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 284.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 285.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 290.178 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 376.277 ; gain = 284.629
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 18.214 seconds; peak allocated memory: 290.178 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.246 ; gain = 93.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.246 ; gain = 93.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:20) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.246 ; gain = 93.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.246 ; gain = 93.648
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:20) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:20) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.246 ; gain = 93.648
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 327.285 ; gain = 235.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.22 seconds; current allocated memory: 273.167 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 273.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 273.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 273.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 273.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 273.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 274.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 274.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 274.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 274.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:22) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 276.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 277.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 278.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 278.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 278.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 279.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 279.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 279.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 280.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 280.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 280.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 280.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 280.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 282.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 282.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 283.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 283.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 284.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 284.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 285.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 285.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 285.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 286.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 288.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 289.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 290.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 291.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 292.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 292.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 296.585 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 388.770 ; gain = 297.172
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 22.697 seconds; peak allocated memory: 296.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.551 ; gain = 92.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.551 ; gain = 92.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:64) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=6) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:85) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:87) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:107) in function 'i_convolution5(float (*) [5][5], float (*) [16][5][5], float*, float (*) [1][1])': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.551 ; gain = 92.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.551 ; gain = 92.957
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:105) in function 'i_convolution5' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:107) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:85) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:87) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:64) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:107) in function 'i_convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:85) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:87) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:64) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:246) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:247) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:250) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:262) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:250) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:262) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 184.551 ; gain = 92.957
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:122:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:80:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:79:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:104:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:101:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:212:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:181:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:171:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:159:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:148:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:139:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 337.785 ; gain = 246.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.964 seconds; current allocated memory: 282.344 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 282.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 282.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 282.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 283.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 283.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 283.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 283.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 283.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 283.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 283.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 283.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 284.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 284.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 285.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 287.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 287.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 288.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_load_17', lenet/lenet_hls.cpp:66) on array 'weights' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 75, Depth = 768.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.172 seconds; current allocated memory: 293.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.465 seconds; current allocated memory: 304.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:89) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 304.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 305.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15', lenet/lenet_hls.cpp:109) and 'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15', lenet/lenet_hls.cpp:109) and 'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15', lenet/lenet_hls.cpp:109) and 'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15', lenet/lenet_hls.cpp:109) and 'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15', lenet/lenet_hls.cpp:109) and 'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15', lenet/lenet_hls.cpp:109) and 'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15', lenet/lenet_hls.cpp:109) and 'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15', lenet/lenet_hls.cpp:109) and 'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 69.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution5' consists of the following:
	'fadd' operation ('sum_s', lenet/lenet_hls.cpp:109) [312]  (7.26 ns)
	'fadd' operation ('sum_2', lenet/lenet_hls.cpp:109) [316]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 306.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 307.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 308.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 308.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:126->lenet/lenet_hls.cpp:281) and 'select' operation ('select_ln123', lenet/lenet_hls.cpp:123->lenet/lenet_hls.cpp:281).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:126->lenet/lenet_hls.cpp:281) and 'select' operation ('select_ln123', lenet/lenet_hls.cpp:123->lenet/lenet_hls.cpp:281).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:126->lenet/lenet_hls.cpp:281) and 'select' operation ('select_ln123', lenet/lenet_hls.cpp:123->lenet/lenet_hls.cpp:281).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lenet_top' consists of the following:
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:126->lenet/lenet_hls.cpp:281) [118]  (7.26 ns)
	'phi' operation ('empty', lenet/lenet_hls.cpp:126->lenet/lenet_hls.cpp:281) with incoming values : ('tmp_5_i', lenet/lenet_hls.cpp:126->lenet/lenet_hls.cpp:281) [89]  (0 ns)
	'select' operation ('select_ln123', lenet/lenet_hls.cpp:123->lenet/lenet_hls.cpp:281) [98]  (0.698 ns)
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:126->lenet/lenet_hls.cpp:281) [118]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 308.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 310.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 311.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 312.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 312.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 313.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 313.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 314.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 314.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 314.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 315.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 317.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 319.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 330.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 2.292 seconds; current allocated memory: 333.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 336.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 337.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 341.745 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 470.000 ; gain = 378.406
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 37.869 seconds; peak allocated memory: 341.745 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.254 ; gain = 93.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.254 ; gain = 93.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=6) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5(float (*) [5][5], float (*) [16][5][5], float*, float (*) [1][1])': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.254 ; gain = 93.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.254 ; gain = 93.664
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.254 ; gain = 93.664
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 334.535 ; gain = 242.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.535 seconds; current allocated memory: 280.394 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 280.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 280.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 280.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 281.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 281.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 281.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 281.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 281.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 281.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 281.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 282.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 282.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 282.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 282.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 282.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 283.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 285.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 285.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 286.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 29.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution3' consists of the following:
	'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) [166]  (7.26 ns)
	'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) [170]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 286.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 287.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 287.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 288.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 69.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution5' consists of the following:
	'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) [313]  (7.26 ns)
	'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106) [317]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 289.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 291.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 291.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 291.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lenet_top' consists of the following:
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [118]  (7.26 ns)
	'phi' operation ('empty', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) with incoming values : ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [89]  (0 ns)
	'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277) [98]  (0.698 ns)
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [118]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 291.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 293.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 294.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 294.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 295.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 295.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 296.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 296.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 296.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 297.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 297.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 299.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 301.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 303.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 304.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 307.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 308.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 312.687 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 412.430 ; gain = 320.840
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 28.68 seconds; peak allocated memory: 312.687 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.523 ; gain = 92.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.523 ; gain = 92.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=6) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.523 ; gain = 92.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.523 ; gain = 92.883
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 184.523 ; gain = 92.883
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 328.125 ; gain = 236.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.292 seconds; current allocated memory: 274.436 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 274.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 275.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 275.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 276.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 276.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 277.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 279.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 279.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 280.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 29.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution3' consists of the following:
	'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) [166]  (7.26 ns)
	'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) [170]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 280.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 281.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 282.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 282.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 282.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 283.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 283.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 283.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lenet_top' consists of the following:
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [118]  (7.26 ns)
	'phi' operation ('empty', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) with incoming values : ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [89]  (0 ns)
	'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277) [98]  (0.698 ns)
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [118]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 283.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 285.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 286.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 286.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 287.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 287.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 288.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 288.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 288.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 289.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 289.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 291.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 293.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 295.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 296.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 297.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 297.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 302.198 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 396.293 ; gain = 304.652
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 26.05 seconds; peak allocated memory: 302.198 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.508 ; gain = 92.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.508 ; gain = 92.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.508 ; gain = 92.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.508 ; gain = 92.973
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.508 ; gain = 92.973
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 327.684 ; gain = 236.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.395 seconds; current allocated memory: 274.025 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 274.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 274.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 274.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 275.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 276.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 277.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 278.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 279.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 280.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 280.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 281.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 281.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 282.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 282.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 282.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lenet_top' consists of the following:
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [118]  (7.26 ns)
	'phi' operation ('empty', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) with incoming values : ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [89]  (0 ns)
	'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:277) [98]  (0.698 ns)
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:277) [118]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 282.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 284.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 285.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 285.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 286.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 286.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 287.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 287.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 287.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 290.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 292.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 293.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 294.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 295.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 295.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 300.214 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 392.836 ; gain = 301.301
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 26.624 seconds; peak allocated memory: 300.214 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.734 ; gain = 93.105
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.734 ; gain = 93.105
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 327.590 ; gain = 235.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.263 seconds; current allocated memory: 273.991 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 274.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 274.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 274.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 274.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 275.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 275.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 275.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 276.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 277.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 278.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 279.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 279.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 280.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 280.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 281.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 281.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 282.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 282.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 282.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 284.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 284.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 285.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 285.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 286.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 286.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 287.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 287.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 287.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 290.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 292.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 293.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 294.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 295.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 295.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 299.963 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 392.672 ; gain = 301.043
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 26.238 seconds; peak allocated memory: 299.963 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.547 ; gain = 92.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.547 ; gain = 92.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=6) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5(float (*) [5][5], float (*) [16][5][5], float*, float (*) [1][1])': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.547 ; gain = 92.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.547 ; gain = 92.949
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.547 ; gain = 92.949
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 335.316 ; gain = 243.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.262 seconds; current allocated memory: 280.362 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 280.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 280.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 280.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 280.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 281.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 281.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 281.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 281.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 281.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 281.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 282.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 282.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 282.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 282.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 282.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 282.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 283.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 285.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 285.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 286.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 29.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution3' consists of the following:
	'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) [166]  (7.26 ns)
	'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) [170]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 286.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 287.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 287.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 288.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 69.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution5' consists of the following:
	'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) [313]  (7.26 ns)
	'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106) [317]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 289.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 290.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 291.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 291.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 291.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 293.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 293.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 294.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 294.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 295.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 295.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 296.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 296.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 296.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 297.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 299.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 301.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 303.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 304.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 307.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 308.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 312.400 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 411.992 ; gain = 320.395
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 28.103 seconds; peak allocated memory: 312.400 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.961 ; gain = 93.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.961 ; gain = 93.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=6) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.961 ; gain = 93.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.961 ; gain = 93.328
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.961 ; gain = 93.328
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 328.879 ; gain = 237.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.402 seconds; current allocated memory: 274.382 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 274.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 275.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 275.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 276.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 276.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 276.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 277.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 279.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 279.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 280.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 29.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution3' consists of the following:
	'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) [166]  (7.26 ns)
	'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) [170]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 280.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 281.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 281.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 282.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 282.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 283.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 283.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 283.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 283.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 285.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 285.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 286.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 287.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 287.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 288.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 288.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 289.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 291.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 293.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 295.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 296.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 297.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 297.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 301.876 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 396.527 ; gain = 304.895
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.896 seconds; peak allocated memory: 301.876 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.160 ; gain = 88.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.160 ; gain = 88.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=6) is no less than the loop trip count (=6).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.160 ; gain = 88.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.160 ; gain = 88.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 185.160 ; gain = 88.996
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.895 ; gain = 231.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.305 seconds; current allocated memory: 274.026 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 274.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 274.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 274.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 275.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 275.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 276.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 277.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 278.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 279.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 279.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 29.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution3' consists of the following:
	'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) [166]  (7.26 ns)
	'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) [170]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 280.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 281.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 281.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 281.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 282.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 282.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 282.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 282.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 282.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 284.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 285.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 285.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 286.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 286.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 287.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 287.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 287.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 288.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 290.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 292.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 294.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 295.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 295.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 296.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 300.281 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 393.918 ; gain = 297.754
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.56 seconds; peak allocated memory: 300.281 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.758 ; gain = 93.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.758 ; gain = 93.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5(float (*) [5][5], float (*) [16][5][5], float*, float (*) [1][1])': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.758 ; gain = 93.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.758 ; gain = 93.164
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.758 ; gain = 93.164
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 334.500 ; gain = 242.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.525 seconds; current allocated memory: 280.339 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 280.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 280.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 280.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 280.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 281.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 281.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 281.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 281.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 281.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 281.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 281.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 281.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 282.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 282.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 282.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 282.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 282.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 283.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 285.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 285.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 286.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (16.0297ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution3' consists of the following:
	'phi' operation ('indvar_flatten', lenet/lenet_hls.cpp:60) with incoming values : ('select_ln60_3', lenet/lenet_hls.cpp:60) [50]  (0 ns)
	'icmp' operation ('icmp_ln60', lenet/lenet_hls.cpp:60) [62]  (1.36 ns)
	'xor' operation ('xor_ln59', lenet/lenet_hls.cpp:59) [70]  (0 ns)
	'and' operation ('and_ln59', lenet/lenet_hls.cpp:59) [72]  (0.978 ns)
	'or' operation ('or_ln60', lenet/lenet_hls.cpp:60) [74]  (0 ns)
	'select' operation ('select_ln60', lenet/lenet_hls.cpp:60) [75]  (0.98 ns)
	'add' operation ('add_ln64_4', lenet/lenet_hls.cpp:64) [100]  (1.82 ns)
	'add' operation ('add_ln64_5', lenet/lenet_hls.cpp:64) [104]  (0 ns)
	'add' operation ('add_ln64_6', lenet/lenet_hls.cpp:64) [105]  (3.82 ns)
	'add' operation ('add_ln64_7', lenet/lenet_hls.cpp:64) [109]  (0 ns)
	'add' operation ('add_ln64_8', lenet/lenet_hls.cpp:64) [110]  (3.82 ns)
	'getelementptr' operation ('weights_addr', lenet/lenet_hls.cpp:64) [112]  (0 ns)
	'load' operation ('weights_load', lenet/lenet_hls.cpp:64) on array 'weights' [113]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 286.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 287.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 287.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 288.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 69.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution5' consists of the following:
	'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) [313]  (7.26 ns)
	'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106) [317]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 289.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 290.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 291.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 291.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 291.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 293.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 293.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 294.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 294.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 295.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 295.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 296.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 296.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 296.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 297.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 299.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 301.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 302.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 304.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 307.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 308.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 312.309 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 411.297 ; gain = 319.703
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 29.444 seconds; peak allocated memory: 312.309 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.695 ; gain = 92.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.695 ; gain = 92.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.695 ; gain = 92.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.695 ; gain = 92.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.695 ; gain = 92.996
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 328.172 ; gain = 236.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.084 seconds; current allocated memory: 273.998 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 274.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 274.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 274.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 274.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 275.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 276.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 277.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 278.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 279.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 280.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 280.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 281.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 281.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 281.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 282.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 282.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 282.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 282.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 284.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 285.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 285.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 286.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 286.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 287.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 287.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 287.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 288.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 291.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 292.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 293.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 295.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 296.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 296.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 300.863 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 395.105 ; gain = 303.406
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.545 seconds; peak allocated memory: 300.863 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.043 ; gain = 93.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.043 ; gain = 93.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.043 ; gain = 93.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.043 ; gain = 93.352
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.043 ; gain = 93.352
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.434 ; gain = 235.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.91 seconds; current allocated memory: 274.014 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 274.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 274.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 274.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 275.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 276.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 277.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 278.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input2_inter_load_2', lenet/lenet_hls.cpp:42) on array 'input2_inter' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input2_inter'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 279.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 280.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 280.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input4_inter_load_2', lenet/lenet_hls.cpp:86) on array 'input4_inter' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input4_inter'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 281.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 281.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 281.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 282.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 282.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 282.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 284.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 285.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 285.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 286.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 286.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 287.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 287.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 287.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 291.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 292.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 293.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 295.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 296.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 296.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 300.874 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_eOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_hbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input6_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightskbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightslbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 394.152 ; gain = 302.461
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.398 seconds; peak allocated memory: 300.874 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.199 ; gain = 93.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.199 ; gain = 93.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.199 ; gain = 93.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.199 ; gain = 93.492
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.199 ; gain = 93.492
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 327.543 ; gain = 235.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.723 seconds; current allocated memory: 274.122 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 274.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 274.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 275.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 275.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 275.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 276.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 277.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 278.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 279.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (16.0297ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution3' consists of the following:
	'phi' operation ('indvar_flatten', lenet/lenet_hls.cpp:60) with incoming values : ('select_ln60_3', lenet/lenet_hls.cpp:60) [50]  (0 ns)
	'icmp' operation ('icmp_ln60', lenet/lenet_hls.cpp:60) [62]  (1.36 ns)
	'xor' operation ('xor_ln59', lenet/lenet_hls.cpp:59) [70]  (0 ns)
	'and' operation ('and_ln59', lenet/lenet_hls.cpp:59) [72]  (0.978 ns)
	'or' operation ('or_ln60', lenet/lenet_hls.cpp:60) [74]  (0 ns)
	'select' operation ('select_ln60', lenet/lenet_hls.cpp:60) [75]  (0.98 ns)
	'add' operation ('add_ln64_4', lenet/lenet_hls.cpp:64) [100]  (1.82 ns)
	'add' operation ('add_ln64_5', lenet/lenet_hls.cpp:64) [104]  (0 ns)
	'add' operation ('add_ln64_6', lenet/lenet_hls.cpp:64) [105]  (3.82 ns)
	'add' operation ('add_ln64_7', lenet/lenet_hls.cpp:64) [109]  (0 ns)
	'add' operation ('add_ln64_8', lenet/lenet_hls.cpp:64) [110]  (3.82 ns)
	'getelementptr' operation ('weights_addr', lenet/lenet_hls.cpp:64) [112]  (0 ns)
	'load' operation ('weights_load', lenet/lenet_hls.cpp:64) on array 'weights' [113]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 280.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 280.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 281.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 281.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 282.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 282.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 282.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 282.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 283.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 284.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 285.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 286.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 286.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 287.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 287.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 287.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 288.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 288.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 291.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 292.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 294.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 295.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 296.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 297.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 301.384 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 395.348 ; gain = 303.641
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 26.421 seconds; peak allocated memory: 301.384 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.496 ; gain = 92.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.496 ; gain = 92.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.496 ; gain = 92.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.496 ; gain = 92.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.496 ; gain = 92.871
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.754 ; gain = 236.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.188 seconds; current allocated memory: 273.994 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 274.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 274.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 274.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 275.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 275.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 277.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 278.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 279.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 280.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 280.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 281.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 281.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 281.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 282.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 282.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 282.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 284.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 285.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 285.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 286.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 286.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 287.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 287.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 287.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 291.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 292.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 293.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 295.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 296.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 296.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 300.859 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 394.824 ; gain = 303.199
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.628 seconds; peak allocated memory: 300.859 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.207 ; gain = 93.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.207 ; gain = 93.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.207 ; gain = 93.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.207 ; gain = 93.242
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.207 ; gain = 93.242
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 328.027 ; gain = 236.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.697 seconds; current allocated memory: 274.327 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 274.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 274.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 274.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 275.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 275.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 275.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 275.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 275.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 276.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 276.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 276.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 277.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 279.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 279.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 280.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 280.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 281.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 281.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 281.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 14.
WARNING: [SCHED 204-21] Estimated clock period (14.7125ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution5' consists of the following:
	'phi' operation ('indvar_flatten', lenet/lenet_hls.cpp:101) with incoming values : ('select_ln101', lenet/lenet_hls.cpp:101) [21]  (0 ns)
	'icmp' operation ('icmp_ln101', lenet/lenet_hls.cpp:101) [31]  (1.49 ns)
	'xor' operation ('xor_ln105', lenet/lenet_hls.cpp:105) [38]  (0 ns)
	'and' operation ('and_ln105', lenet/lenet_hls.cpp:105) [40]  (0.978 ns)
	'or' operation ('or_ln105', lenet/lenet_hls.cpp:105) [42]  (0 ns)
	'select' operation ('select_ln105_2', lenet/lenet_hls.cpp:105) [43]  (1.22 ns)
	'or' operation ('or_ln102', lenet/lenet_hls.cpp:102) [80]  (0 ns)
	'add' operation ('add_ln105_13', lenet/lenet_hls.cpp:105) [97]  (0 ns)
	'add' operation ('add_ln105_14', lenet/lenet_hls.cpp:105) [98]  (3.84 ns)
	'add' operation ('add_ln105_15', lenet/lenet_hls.cpp:105) [102]  (0 ns)
	'add' operation ('add_ln105_16', lenet/lenet_hls.cpp:105) [103]  (3.93 ns)
	'getelementptr' operation ('weights_addr_1', lenet/lenet_hls.cpp:105) [105]  (0 ns)
	'load' operation ('weights_load_1', lenet/lenet_hls.cpp:105) on array 'weights' [106]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 282.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 282.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 282.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 282.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 283.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 285.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 285.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 286.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 286.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 287.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 287.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 288.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 289.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 291.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 293.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 294.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 295.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 297.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 297.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 301.617 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 395.543 ; gain = 303.578
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 26.325 seconds; peak allocated memory: 301.617 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.445 ; gain = 92.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.445 ; gain = 92.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.445 ; gain = 92.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.445 ; gain = 92.801
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.445 ; gain = 92.801
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.949 ; gain = 236.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.953 seconds; current allocated memory: 273.998 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 274.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 274.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 275.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 276.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 277.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 278.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 279.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 280.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 280.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 281.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 281.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 281.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 282.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 282.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 282.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 284.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 285.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 285.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 286.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 286.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 287.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 287.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 287.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 288.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 288.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 291.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 292.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 293.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 295.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 296.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 296.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 300.863 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 394.496 ; gain = 302.852
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.354 seconds; peak allocated memory: 300.863 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.176 ; gain = 93.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.176 ; gain = 93.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5(float (*) [5][5], float (*) [16][5][5], float*, float (*) [1][1])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.176 ; gain = 93.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.176 ; gain = 93.605
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.176 ; gain = 93.605
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 330.586 ; gain = 239.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.123 seconds; current allocated memory: 276.331 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 276.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 276.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 276.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 277.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 277.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 277.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 277.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 277.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 277.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 277.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 277.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 278.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 278.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 278.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 278.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 278.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 279.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 281.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 281.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 282.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'phi' operation ('empty_60', lenet/lenet_hls.cpp:64) with incoming values : ('tmp_1', lenet/lenet_hls.cpp:64) ('tmp_1_1', lenet/lenet_hls.cpp:64) ('tmp_1_2', lenet/lenet_hls.cpp:64) ('tmp_1_3', lenet/lenet_hls.cpp:64) ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'phi' operation ('empty_60', lenet/lenet_hls.cpp:64) with incoming values : ('tmp_1', lenet/lenet_hls.cpp:64) ('tmp_1_1', lenet/lenet_hls.cpp:64) ('tmp_1_2', lenet/lenet_hls.cpp:64) ('tmp_1_3', lenet/lenet_hls.cpp:64) ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'phi' operation ('empty_60', lenet/lenet_hls.cpp:64) with incoming values : ('tmp_1', lenet/lenet_hls.cpp:64) ('tmp_1_1', lenet/lenet_hls.cpp:64) ('tmp_1_2', lenet/lenet_hls.cpp:64) ('tmp_1_3', lenet/lenet_hls.cpp:64) ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 282.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 283.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 284.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 284.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8_2', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_2', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8_2', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_2', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8_2', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_2', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8_2', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_2', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8_3', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_3', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8_3', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_3', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8_3', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_3', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8_3', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_3', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106) and 'phi' operation ('empty_38', lenet/lenet_hls.cpp:106) with incoming values : ('tmp_8', lenet/lenet_hls.cpp:106) ('tmp_8_1', lenet/lenet_hls.cpp:106) ('tmp_8_2', lenet/lenet_hls.cpp:106) ('tmp_8_3', lenet/lenet_hls.cpp:106) ('tmp_8_4', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106) and 'phi' operation ('empty_38', lenet/lenet_hls.cpp:106) with incoming values : ('tmp_8', lenet/lenet_hls.cpp:106) ('tmp_8_1', lenet/lenet_hls.cpp:106) ('tmp_8_2', lenet/lenet_hls.cpp:106) ('tmp_8_3', lenet/lenet_hls.cpp:106) ('tmp_8_4', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106) and 'phi' operation ('empty_38', lenet/lenet_hls.cpp:106) with incoming values : ('tmp_8', lenet/lenet_hls.cpp:106) ('tmp_8_1', lenet/lenet_hls.cpp:106) ('tmp_8_2', lenet/lenet_hls.cpp:106) ('tmp_8_3', lenet/lenet_hls.cpp:106) ('tmp_8_4', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8_4', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 285.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 286.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 286.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 286.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 286.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 288.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 289.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 290.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 290.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 291.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 291.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 291.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 292.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 292.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 292.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 295.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 296.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 299.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 300.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 302.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 303.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 307.439 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 406.289 ; gain = 314.719
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 38.127 seconds; peak allocated memory: 307.439 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.422 ; gain = 92.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.422 ; gain = 92.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.422 ; gain = 92.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.422 ; gain = 92.832
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.422 ; gain = 92.832
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 328.285 ; gain = 236.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.115 seconds; current allocated memory: 273.999 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 274.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 274.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 274.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 274.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 275.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 275.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 275.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 275.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 275.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 275.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 277.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 278.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 279.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 279.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 280.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 281.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 281.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 281.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 282.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 282.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 282.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 282.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 284.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 285.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 285.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 286.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 286.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 287.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 287.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 287.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 288.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 291.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 292.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 293.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 295.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 296.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 296.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 300.858 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 394.496 ; gain = 302.906
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.775 seconds; peak allocated memory: 300.858 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.508 ; gain = 92.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.508 ; gain = 92.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.508 ; gain = 92.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.508 ; gain = 92.898
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.508 ; gain = 92.898
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 328.062 ; gain = 236.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.162 seconds; current allocated memory: 273.998 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 274.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 274.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 275.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 275.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 277.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 278.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 279.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 280.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 280.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 281.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 281.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 281.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 282.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 282.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 282.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 284.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 285.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 285.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 286.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 286.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 287.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 287.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 287.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 288.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 291.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 292.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 293.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 295.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 296.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 296.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 300.863 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 394.594 ; gain = 302.984
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.535 seconds; peak allocated memory: 300.863 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.930 ; gain = 93.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.930 ; gain = 93.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (lenet/lenet_hls.cpp:116) in function 'i_fc6(float const (*) [1][1], float const (*) [120][1][1], float const*, float*)': changing partial unrolling into complete unrolling since the unrolling factor (=120) is no less than the loop trip count (=10).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.930 ; gain = 93.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.930 ; gain = 93.402
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (lenet/lenet_hls.cpp:116) in function 'i_fc6': changing partial unrolling into complete unrolling since the unrolling factor (=120) is no less than the loop trip count (=10).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (lenet/lenet_hls.cpp:116) in function 'i_fc6' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.930 ; gain = 93.402
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 339.008 ; gain = 247.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.074 seconds; current allocated memory: 284.783 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 284.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 285.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 285.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 285.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 285.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 285.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 285.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 286.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 286.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 286.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 286.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 286.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 286.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 286.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 286.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 286.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 286.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 287.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 289.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 290.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 290.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 290.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 291.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 291.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 292.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 292.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 293.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 294.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 295.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 295.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 295.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 295.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 298.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 298.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 299.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 299.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 300.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 300.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 301.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 301.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 301.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 302.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 304.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 306.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 307.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 308.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 309.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_fc6'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 312.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 313.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 316.955 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 415.812 ; gain = 324.285
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 26.753 seconds; peak allocated memory: 316.955 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.785 ; gain = 93.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.785 ; gain = 93.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.785 ; gain = 93.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.785 ; gain = 93.125
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.785 ; gain = 93.125
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.660 ; gain = 236.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.97 seconds; current allocated memory: 273.998 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 274.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 274.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 275.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 276.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 277.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 278.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 279.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 280.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 280.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 281.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 281.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 281.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 282.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 282.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 282.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 284.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 285.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 285.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 286.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 286.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 287.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 287.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 287.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 291.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 292.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 293.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 295.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 296.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 296.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 300.863 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 395.125 ; gain = 303.465
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.415 seconds; peak allocated memory: 300.863 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.707 ; gain = 93.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.707 ; gain = 93.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.707 ; gain = 93.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.707 ; gain = 93.121
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.707 ; gain = 93.121
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 328.242 ; gain = 236.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.04 seconds; current allocated memory: 274.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 274.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 274.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 274.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 274.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 275.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 275.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 277.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 278.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 279.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 279.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 280.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 281.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 281.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 281.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 282.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 282.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 282.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 10, Final II = 10, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 282.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 284.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 285.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 285.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 286.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 287.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 287.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 287.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 291.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 292.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 294.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 295.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 296.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 296.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 301.184 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 394.828 ; gain = 303.242
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.584 seconds; peak allocated memory: 301.184 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.559 ; gain = 92.836
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.559 ; gain = 92.836
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.828 ; gain = 236.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.072 seconds; current allocated memory: 274.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 274.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 274.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 274.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 275.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 276.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 277.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 278.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 279.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 279.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 280.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 280.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 281.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 281.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 281.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 282.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 282.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 282.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 282.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 284.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 285.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 286.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 286.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 287.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 287.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 287.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 291.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 292.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 294.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 295.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 296.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 296.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 301.161 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 394.957 ; gain = 303.234
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.666 seconds; peak allocated memory: 301.161 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.328 ; gain = 92.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.328 ; gain = 92.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.328 ; gain = 92.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.328 ; gain = 92.699
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.328 ; gain = 92.699
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.914 ; gain = 236.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.096 seconds; current allocated memory: 274.043 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 274.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 274.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 274.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 275.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 275.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 276.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 277.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 278.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 279.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 279.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 280.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 280.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 281.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 281.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 281.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 282.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 282.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 282.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 4, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lenet_top' consists of the following:
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) [118]  (7.26 ns)
	'phi' operation ('empty', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) with incoming values : ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) [89]  (0 ns)
	'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275) [98]  (0.698 ns)
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) [118]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 282.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 284.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 285.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 285.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 286.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 287.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 287.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 287.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 288.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 291.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 292.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 294.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 295.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 296.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 296.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 301.161 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 395.277 ; gain = 303.648
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.869 seconds; peak allocated memory: 301.161 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.648 ; gain = 92.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.648 ; gain = 92.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.648 ; gain = 92.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.648 ; gain = 92.992
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.648 ; gain = 92.992
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.871 ; gain = 236.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.985 seconds; current allocated memory: 274.039 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 274.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 274.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 275.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 277.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 278.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 279.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 280.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 281.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 281.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 281.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 282.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 282.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 282.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lenet_top' consists of the following:
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) [118]  (7.26 ns)
	'phi' operation ('empty', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) with incoming values : ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) [89]  (0 ns)
	'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275) [98]  (0.698 ns)
	'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) [118]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 282.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 284.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 285.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 285.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 286.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 287.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 287.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 287.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 288.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 288.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 291.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 292.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 294.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 295.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 296.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 296.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 301.156 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 395.059 ; gain = 303.402
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.5 seconds; peak allocated memory: 301.156 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.418 ; gain = 92.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.418 ; gain = 92.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.418 ; gain = 92.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.418 ; gain = 92.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.418 ; gain = 92.871
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.605 ; gain = 236.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.025 seconds; current allocated memory: 274.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 274.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 274.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 274.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 275.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 275.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 277.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 278.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 279.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 280.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 280.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 281.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 281.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 281.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 282.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 282.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 282.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 282.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 284.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 285.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 286.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 286.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 287.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 287.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 287.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 288.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 288.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 291.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 292.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 294.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 295.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 296.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 296.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 301.161 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 394.410 ; gain = 302.863
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.604 seconds; peak allocated memory: 301.161 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.797 ; gain = 93.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.797 ; gain = 93.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:35) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=14) is no less than the loop trip count (=14).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:41) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.797 ; gain = 93.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.797 ; gain = 93.195
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (lenet/lenet_hls.cpp:33) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:41) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:35) in function 'i_max_pooling2' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:41) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.797 ; gain = 93.195
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:57:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:56:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:55:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 335.375 ; gain = 243.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.683 seconds; current allocated memory: 279.622 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 279.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 279.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 280.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 280.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 280.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 280.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 280.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 281.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 281.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 281.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 281.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 281.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 281.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 281.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 281.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 281.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 282.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 284.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_11', lenet/lenet_hls.cpp:43) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 287.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 290.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 291.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 292.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 292.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 293.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 293.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 293.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 293.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 294.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 294.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 297.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 298.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 299.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 299.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 300.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 300.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 300.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 301.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 301.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 301.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 304.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 311.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 1.623 seconds; current allocated memory: 315.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 316.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 317.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 318.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 322.438 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 433.684 ; gain = 342.082
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 30.695 seconds; peak allocated memory: 322.438 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.633 ; gain = 93.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.633 ; gain = 93.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.633 ; gain = 93.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.633 ; gain = 93.051
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.633 ; gain = 93.051
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.805 ; gain = 236.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.103 seconds; current allocated memory: 274.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 274.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 274.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 274.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 274.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 277.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 278.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 279.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 279.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 280.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 280.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 281.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 281.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 281.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 282.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 282.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 282.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 284.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 285.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 286.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 286.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 287.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 287.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 287.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 288.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 291.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 292.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 294.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 295.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 296.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 296.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 301.161 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 395.492 ; gain = 303.910
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.732 seconds; peak allocated memory: 301.161 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.625 ; gain = 93.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.625 ; gain = 93.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.625 ; gain = 93.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.625 ; gain = 93.074
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.625 ; gain = 93.074
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 328.555 ; gain = 237.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.507 seconds; current allocated memory: 274.786 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 274.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 275.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 275.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 275.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 276.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 276.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 276.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 276.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 277.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 279.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 280.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 280.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'phi' operation ('empty_43', lenet/lenet_hls.cpp:64) with incoming values : ('tmp_1', lenet/lenet_hls.cpp:64) ('tmp_1_1', lenet/lenet_hls.cpp:64) ('tmp_1_2', lenet/lenet_hls.cpp:64) ('tmp_1_3', lenet/lenet_hls.cpp:64) ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'phi' operation ('empty_43', lenet/lenet_hls.cpp:64) with incoming values : ('tmp_1', lenet/lenet_hls.cpp:64) ('tmp_1_1', lenet/lenet_hls.cpp:64) ('tmp_1_2', lenet/lenet_hls.cpp:64) ('tmp_1_3', lenet/lenet_hls.cpp:64) ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution3' (Loop: Loop 1.1.5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'phi' operation ('empty_43', lenet/lenet_hls.cpp:64) with incoming values : ('tmp_1', lenet/lenet_hls.cpp:64) ('tmp_1_1', lenet/lenet_hls.cpp:64) ('tmp_1_2', lenet/lenet_hls.cpp:64) ('tmp_1_3', lenet/lenet_hls.cpp:64) ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 281.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 282.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 282.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 283.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 283.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 284.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 284.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 284.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 284.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 286.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 287.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 287.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 288.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 288.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 289.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 289.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 289.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 290.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 290.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 293.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 294.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 297.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 298.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 299.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 299.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 304.167 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 400.180 ; gain = 308.629
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 33.941 seconds; peak allocated memory: 304.167 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.234 ; gain = 93.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.234 ; gain = 93.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=10) is no less than the loop trip count (=10).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.234 ; gain = 93.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.234 ; gain = 93.699
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3': changing partial unrolling into complete unrolling since the unrolling factor (=10) is no less than the loop trip count (=10).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.234 ; gain = 93.699
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.3.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.3' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.4.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.4' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.5.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.5' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.6.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.6' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.7.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.7' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.8.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.8' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.9.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.9' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.10.1' (lenet/lenet_hls.cpp:60:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.10' (lenet/lenet_hls.cpp:59:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 332.145 ; gain = 240.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.111 seconds; current allocated memory: 277.746 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 277.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 278.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 278.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 278.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 278.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 278.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 279.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 279.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 279.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 279.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 279.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 279.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 279.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 279.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 279.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 279.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 280.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 282.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 282.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 283.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_14', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_14', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_14', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_14', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_14', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_14', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_14', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_14', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_5', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_6', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_6', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_6', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_6', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_6', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_6', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_6', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_6', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_7', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_7', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_7', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_7', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_8', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_8', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_8', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_8', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_8', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_8', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_8', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_8', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_9', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_9', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_9', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_9', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_9', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_9', lenet/lenet_hls.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_9', lenet/lenet_hls.cpp:63) and 'fadd' operation ('tmp_1_9', lenet/lenet_hls.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.825 seconds; current allocated memory: 285.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 289.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 289.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 290.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 290.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 291.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 291.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 291.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 291.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 293.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 294.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 295.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 295.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 296.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 296.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 297.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 297.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 297.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 298.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 300.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 302.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 308.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 1.189 seconds; current allocated memory: 311.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 312.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 312.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 317.128 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 424.332 ; gain = 332.797
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 41.787 seconds; peak allocated memory: 317.128 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.273 ; gain = 93.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.273 ; gain = 93.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=10) is no less than the loop trip count (=10).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.273 ; gain = 93.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.273 ; gain = 93.625
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3': changing partial unrolling into complete unrolling since the unrolling factor (=10) is no less than the loop trip count (=10).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' completely with a factor of 10.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 186.297 ; gain = 94.648
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 358.938 ; gain = 267.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.558 seconds; current allocated memory: 299.557 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 299.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 299.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 299.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 300.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 300.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 300.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 300.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 300.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 300.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 301.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 301.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 301.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 301.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 301.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 301.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 301.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 301.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 302.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 304.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 304.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 305.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.05 seconds; current allocated memory: 327.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3402ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_11', lenet/lenet_hls.cpp:64) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.877 seconds; current allocated memory: 362.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.119 seconds; current allocated memory: 363.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 363.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 364.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 364.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 364.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 364.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 365.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 367.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 368.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 369.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 369.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 370.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 370.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 371.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 371.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 371.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 372.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 374.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 376.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 7.938 seconds; current allocated memory: 425.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 10.515 seconds; current allocated memory: 432.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 432.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 433.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 437.659 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 642.355 ; gain = 550.707
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 73.006 seconds; peak allocated memory: 437.659 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.406 ; gain = 92.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.406 ; gain = 92.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.406 ; gain = 92.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.406 ; gain = 92.762
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 184.406 ; gain = 92.762
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 346.500 ; gain = 254.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.606 seconds; current allocated memory: 288.949 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 289.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 289.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 289.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 289.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 289.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 290.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 290.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 290.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 290.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 290.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 290.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 290.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 290.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 290.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 290.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 290.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 292.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 293.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 294.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 294.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_186', lenet/lenet_hls.cpp:64) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 180, Depth = 773.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.162 seconds; current allocated memory: 307.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.553 seconds; current allocated memory: 331.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.013 seconds; current allocated memory: 332.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 333.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 333.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 334.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 334.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 334.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 334.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 337.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 338.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 338.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 339.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 339.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 340.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 340.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 340.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 341.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 341.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 343.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 345.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 1.684 seconds; current allocated memory: 368.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 5.788 seconds; current allocated memory: 372.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 373.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 373.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 378.207 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 543.516 ; gain = 451.871
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 59.881 seconds; peak allocated memory: 378.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.477 ; gain = 92.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.477 ; gain = 92.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.477 ; gain = 92.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.477 ; gain = 92.648
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lenet/lenet_hls.cpp:97) in function 'i_convolution5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (lenet/lenet_hls.cpp:97) in function 'i_convolution5' partially with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:103) in function 'i_convolution5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 193.074 ; gain = 101.246
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 426.559 ; gain = 334.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.08 seconds; current allocated memory: 357.114 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 357.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 357.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 357.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 357.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 357.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 358.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 358.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 358.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 358.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 358.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 358.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 358.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 358.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 358.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 359.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 359.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 359.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 360.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 361.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 362.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 362.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2185', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 180, Depth = 773.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.112 seconds; current allocated memory: 375.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.262 seconds; current allocated memory: 400.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.084 seconds; current allocated memory: 401.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 401.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_806', lenet/lenet_hls.cpp:105) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 97.273 seconds; current allocated memory: 446.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3849ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 49.82 seconds; current allocated memory: 559.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.392 seconds; current allocated memory: 561.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 562.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 562.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.985 seconds; current allocated memory: 566.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 1.601 seconds; current allocated memory: 569.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 569.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 570.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 570.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 571.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 571.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 571.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 572.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 572.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 574.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 576.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core m==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.668 ; gain = 93.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.668 ; gain = 93.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.668 ; gain = 93.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.668 ; gain = 93.113
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:101) in function 'i_convolution5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:101) in function 'i_convolution5' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-0-0-0' in function 'i_convolution5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-0-0-0' in function 'i_convolution5'.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 184.668 ; gain = 93.113
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 358.785 ; gain = 267.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.509 seconds; current allocated memory: 299.718 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 299.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 299.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 300.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 300.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 300.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 300.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 300.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 301.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 301.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 301.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 301.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 301.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 301.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 301.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 301.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 301.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 301.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 302.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 304.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 304.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 305.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_249', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 180, Depth = 773.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.816 seconds; current allocated memory: 318.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 342.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.336 seconds; current allocated memory: 343.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 344.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_3_14', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.327 seconds; current allocated memory: 348.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 354.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 355.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 355.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 355.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.009 seconds; current allocated memory: 359.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 361.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 361.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 362.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 362.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 363.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 363.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 363.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 364.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 364.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 367.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 368.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 1.665 seconds; current allocated memory: 391.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 6.13 seconds; current allocated memory: 395.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 405.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 2.286 seconds; current allocated memory: 407.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 412.185 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 602.234 ; gain = 510.680
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 68.404 seconds; peak allocated memory: 412.185 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.363 ; gain = 92.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.363 ; gain = 92.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.363 ; gain = 92.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.363 ; gain = 92.695
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lenet/lenet_hls.cpp:97) in function 'i_convolution5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (lenet/lenet_hls.cpp:97) in function 'i_convolution5' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lenet/lenet_hls.cpp:102) in function 'i_convolution5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:103) in function 'i_convolution5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 190.805 ; gain = 99.137
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 412.469 ; gain = 320.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.972 seconds; current allocated memory: 345.029 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 345.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 345.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 345.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 345.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 345.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 345.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 346.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 346.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 346.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 346.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 346.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 346.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 346.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 346.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 346.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 346.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 347.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 348.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 349.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 350.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 350.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1785', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 180, Depth = 773.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.015 seconds; current allocated memory: 363.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.633 seconds; current allocated memory: 388.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.158 seconds; current allocated memory: 388.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 389.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_load_800', lenet/lenet_hls.cpp:105) on array 'weights' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_7', lenet/lenet_hls.cpp:105) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.888 seconds; current allocated memory: 426.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3321ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 36.036 seconds; current allocated memory: 521.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.99 seconds; current allocated memory: 523.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 523.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 523.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.781 seconds; current allocated memory: 527.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 1.373 seconds; current allocated memory: 529.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 530.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 530.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 531.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 531.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 531.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 532.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 532.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 532.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 535.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 536.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 1.804 seconds; current allocated memory: 560.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 7.951 seconds; current allocated memory: 564.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_17s_17_1_1' to 'lenet_top_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_mulfYi': 60 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 23.996 seconds; current allocated memory: 661.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 25.93 seconds; current allocated memory: 672.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 1.004 seconds; current allocated memory: 676.886 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightskbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_pcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input6_qcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:05 ; elapsed = 00:04:24 . Memory (MB): peak = 1059.031 ; gain = 967.363
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 264.044 seconds; peak allocated memory: 676.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.379 ; gain = 92.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.379 ; gain = 92.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.379 ; gain = 92.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.379 ; gain = 92.781
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 184.379 ; gain = 92.781
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 345.379 ; gain = 253.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.333 seconds; current allocated memory: 288.949 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 289.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 289.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 289.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 289.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 289.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 289.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 290.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 290.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 290.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 290.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 290.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 290.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 290.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 290.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 290.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 290.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 290.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 292.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 293.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 294.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 294.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_186', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 180, Depth = 773.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.017 seconds; current allocated memory: 307.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.434 seconds; current allocated memory: 331.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.951 seconds; current allocated memory: 332.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 333.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 333.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 334.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 334.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 334.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 334.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 337.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 338.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 338.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 339.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 339.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 340.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 340.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 340.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 341.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 341.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 343.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 345.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 368.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 5.791 seconds; current allocated memory: 372.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 373.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 373.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 378.207 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 543.711 ; gain = 452.113
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 59.163 seconds; peak allocated memory: 378.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.395 ; gain = 92.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.395 ; gain = 92.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.395 ; gain = 92.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.395 ; gain = 92.793
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 184.395 ; gain = 92.793
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 345.602 ; gain = 254.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.497 seconds; current allocated memory: 288.954 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 289.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 289.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 289.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 289.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 289.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 290.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 290.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 290.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 290.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 290.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 290.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 290.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 290.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 290.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 290.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 291.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 292.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 293.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 294.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 294.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 180, Depth = 773.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.037 seconds; current allocated memory: 307.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.485 seconds; current allocated memory: 331.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.948 seconds; current allocated memory: 332.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 333.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 333.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 334.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 334.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 334.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 334.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 337.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 338.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 338.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 339.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 339.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 340.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 340.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 340.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 341.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 341.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 343.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 345.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 1.685 seconds; current allocated memory: 368.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 5.831 seconds; current allocated memory: 372.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 373.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 373.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 378.202 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 541.684 ; gain = 450.082
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 59.357 seconds; peak allocated memory: 378.202 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.312 ; gain = 92.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.312 ; gain = 92.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.312 ; gain = 92.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.312 ; gain = 92.676
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.312 ; gain = 92.676
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 327.895 ; gain = 236.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.927 seconds; current allocated memory: 274.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 274.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 274.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 274.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 274.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 275.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 275.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 275.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 275.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 275.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 275.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 276.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 277.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 278.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 279.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 279.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 280.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 280.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 281.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 281.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 281.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 282.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 282.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 282.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 282.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 284.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 285.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 286.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 286.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 287.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 287.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 287.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 288.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 288.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 291.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 292.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 294.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 295.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 296.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 296.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 301.161 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 394.387 ; gain = 302.750
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 25.513 seconds; peak allocated memory: 301.161 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.242 ; gain = 92.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.242 ; gain = 92.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.242 ; gain = 92.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.242 ; gain = 92.652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.242 ; gain = 92.652
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2.1' (lenet/lenet_hls.cpp:61:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (lenet/lenet_hls.cpp:60:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.3.1' (lenet/lenet_hls.cpp:61:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.3' (lenet/lenet_hls.cpp:60:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.4.1' (lenet/lenet_hls.cpp:61:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.4' (lenet/lenet_hls.cpp:60:18) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.5.1' (lenet/lenet_hls.cpp:61:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.5' (lenet/lenet_hls.cpp:60:18) in function 'i_convolution3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:56:26) in function 'i_convolution3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 330.031 ; gain = 238.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.281 seconds; current allocated memory: 275.940 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 276.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 276.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 276.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 276.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 276.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 276.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 277.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 277.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 277.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 277.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 277.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 277.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 277.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 277.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 277.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 277.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 277.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 279.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 280.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 281.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 281.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_9', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_9', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_9', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_9', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_9', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_9', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_9', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_9', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_1', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_2', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_3', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64) and 'fadd' operation ('tmp_1_4', lenet/lenet_hls.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 283.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 284.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 285.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 285.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 286.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 286.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 286.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 286.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 287.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 289.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 290.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 290.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 291.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 291.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 292.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 292.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 293.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 293.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 293.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 296.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 297.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 301.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 303.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 304.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 304.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 309.234 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 408.914 ; gain = 317.324
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 32.454 seconds; peak allocated memory: 309.234 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.664 ; gain = 92.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.664 ; gain = 92.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.664 ; gain = 92.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.664 ; gain = 92.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.664 ; gain = 92.996
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 338.082 ; gain = 246.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.832 seconds; current allocated memory: 282.954 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 283.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 283.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 283.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 283.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 283.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 284.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 284.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 284.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 285.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 286.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 287.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 288.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 288.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_7', lenet/lenet_hls.cpp:64) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.358 seconds; current allocated memory: 295.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.092 seconds; current allocated memory: 309.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.428 seconds; current allocated memory: 310.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 311.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 311.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 311.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 311.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 312.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 312.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 314.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 315.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 316.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 316.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 317.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 317.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 317.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 318.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 318.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 318.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 321.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 322.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 337.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.117 seconds; current allocated memory: 340.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 341.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 341.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 345.939 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 478.551 ; gain = 386.883
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 40.919 seconds; peak allocated memory: 345.939 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.559 ; gain = 92.977
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 184.559 ; gain = 92.977
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 339.094 ; gain = 247.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.823 seconds; current allocated memory: 282.950 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 283.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 283.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 283.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 283.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 283.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 283.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 284.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 284.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 284.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 284.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 284.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 286.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 287.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 288.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 288.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_11', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.164 seconds; current allocated memory: 295.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.052 seconds; current allocated memory: 309.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 310.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 311.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 311.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 311.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 311.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 312.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 312.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 314.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 315.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 316.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 316.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 317.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 317.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 317.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 318.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 318.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 318.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 321.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 322.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 337.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.106 seconds; current allocated memory: 340.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 341.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 341.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 345.940 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 480.535 ; gain = 388.953
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 40.558 seconds; peak allocated memory: 345.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.418 ; gain = 92.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.418 ; gain = 92.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.418 ; gain = 92.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.418 ; gain = 92.715
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:101) in function 'i_convolution5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:101) in function 'i_convolution5' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:104) in function 'i_convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:242) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:246) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:258) in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'Loop-0-0-0' in function 'i_convolution5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 2 for loop 'Loop-0-0-0' in function 'i_convolution5'.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:277) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.418 ; gain = 92.715
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:202:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:196:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:190:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:184:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:177:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 347.039 ; gain = 255.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.487 seconds; current allocated memory: 290.819 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 290.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 291.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 291.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 291.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 291.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 291.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 291.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 292.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 292.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 292.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 292.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 292.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 292.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 292.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 292.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 292.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 292.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 293.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 295.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 296.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 296.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_42', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.132 seconds; current allocated memory: 303.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.168 seconds; current allocated memory: 317.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.543 seconds; current allocated memory: 318.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 319.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 163, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 178, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 186, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 190, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
WARNING: [SCHED 204-68] The II Violation in module 'i_convolution5' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 191, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_8_1_14', lenet/lenet_hls.cpp:106) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 192, Depth = 197.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'i_convolution5' consists of the following:
	'fadd' operation ('tmp_8_0_14_mid1', lenet/lenet_hls.cpp:106) [711]  (7.26 ns)
	'select' operation ('select_ln106_1', lenet/lenet_hls.cpp:106) [712]  (0.698 ns)
	'fadd' operation ('tmp_8_1', lenet/lenet_hls.cpp:106) [816]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 321.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 325.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 325.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 325.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 325.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.541 seconds; current allocated memory: 328.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 329.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 330.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 330.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 331.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 331.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 332.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 332.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 332.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 333.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 337.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 351.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.204 seconds; current allocated memory: 354.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 361.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 362.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 366.711 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 513.863 ; gain = 422.160
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 46.305 seconds; peak allocated memory: 366.711 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.402 ; gain = 92.785
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.402 ; gain = 92.785
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 338.180 ; gain = 246.562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.621 seconds; current allocated memory: 282.950 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 283.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 283.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 283.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 283.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 283.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 284.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 284.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 284.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 284.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 284.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 284.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 286.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 287.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 288.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 288.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_11', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.113 seconds; current allocated memory: 295.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.064 seconds; current allocated memory: 309.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 310.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 311.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 311.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 311.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 311.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 312.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 312.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 314.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 315.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 316.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 316.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 317.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 317.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 318.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 318.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 318.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 321.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 322.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 337.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.087 seconds; current allocated memory: 340.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 341.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 341.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 345.940 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 480.273 ; gain = 388.656
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 40.345 seconds; peak allocated memory: 345.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.375 ; gain = 92.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.375 ; gain = 92.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.375 ; gain = 92.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.375 ; gain = 92.730
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.375 ; gain = 92.730
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 336.500 ; gain = 244.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.052 seconds; current allocated memory: 280.618 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 280.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 280.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 281.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 281.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 281.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 281.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 281.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 282.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 282.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 282.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 282.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 282.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 282.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 282.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 283.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 285.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 285.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 286.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_load_10', lenet/lenet_hls.cpp:63) on array 'weights' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 75, Depth = 768.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.282 seconds; current allocated memory: 291.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.452 seconds; current allocated memory: 302.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 303.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 303.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 303.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 304.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 304.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 304.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 304.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 306.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 307.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 308.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 309.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 309.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 309.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 310.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 310.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 310.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 311.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 313.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 315.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 326.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 2.249 seconds; current allocated memory: 329.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 330.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 331.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 335.443 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 459.266 ; gain = 367.621
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 36.583 seconds; peak allocated memory: 335.443 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.848 ; gain = 93.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.848 ; gain = 93.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.848 ; gain = 93.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.848 ; gain = 93.266
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.848 ; gain = 93.266
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 328.301 ; gain = 236.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.941 seconds; current allocated memory: 274.384 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 274.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 275.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 275.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 275.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 275.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 275.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 275.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 275.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 276.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 276.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 276.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 276.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 276.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 277.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 279.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 279.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 280.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 280.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 281.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 281.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 282.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 282.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 283.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 283.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 283.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 285.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 286.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 286.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 287.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 287.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 288.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 288.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 289.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 289.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 291.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 293.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 295.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 296.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 297.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 297.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 302.052 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 397.309 ; gain = 305.727
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 26.611 seconds; peak allocated memory: 302.052 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.996 ; gain = 93.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.996 ; gain = 93.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.996 ; gain = 93.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.996 ; gain = 93.367
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.996 ; gain = 93.367
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 338.449 ; gain = 246.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.803 seconds; current allocated memory: 282.950 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 283.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 283.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 283.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 283.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 283.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 283.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 284.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 284.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 284.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 284.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 286.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 287.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 288.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 288.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_11', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.13 seconds; current allocated memory: 295.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.085 seconds; current allocated memory: 309.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.422 seconds; current allocated memory: 310.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 311.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 311.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 311.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 311.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 312.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 312.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 314.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 315.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 316.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 316.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 317.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 317.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 317.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 318.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 318.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 318.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 321.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 322.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.969 seconds; current allocated memory: 337.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.144 seconds; current allocated memory: 340.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 341.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 341.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 345.940 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 479.582 ; gain = 387.953
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 40.67 seconds; peak allocated memory: 345.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.543 ; gain = 92.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.543 ; gain = 92.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.543 ; gain = 92.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.543 ; gain = 92.973
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 184.543 ; gain = 92.973
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 338.328 ; gain = 246.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.132 seconds; current allocated memory: 282.954 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 283.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 283.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 283.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 283.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 283.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 283.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 284.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 284.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 284.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 285.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 286.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 287.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 288.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 288.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_11', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.305 seconds; current allocated memory: 295.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.123 seconds; current allocated memory: 309.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.454 seconds; current allocated memory: 310.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 311.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 311.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 311.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 311.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 312.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 312.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 314.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 315.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 316.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 316.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 317.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 317.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 317.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 318.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 318.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 318.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 321.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 322.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 337.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.384 seconds; current allocated memory: 340.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 341.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 341.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 345.940 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 480.215 ; gain = 388.645
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 42.258 seconds; peak allocated memory: 345.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.527 ; gain = 92.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.527 ; gain = 92.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.527 ; gain = 92.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.527 ; gain = 92.898
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 184.527 ; gain = 92.898
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 338.441 ; gain = 246.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.036 seconds; current allocated memory: 282.966 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 283.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 283.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 283.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 283.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 283.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 283.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 284.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 284.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 284.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 284.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 284.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 284.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 284.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 284.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 286.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 287.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 288.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 288.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_11', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.526 seconds; current allocated memory: 295.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.265 seconds; current allocated memory: 309.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.673 seconds; current allocated memory: 310.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 311.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 311.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 311.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 311.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 312.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 312.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 314.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 315.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 316.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 316.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 317.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 317.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 317.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 318.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 318.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 318.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 321.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 322.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 337.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.311 seconds; current allocated memory: 340.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 341.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 341.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 345.909 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 480.148 ; gain = 388.520
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 43.924 seconds; peak allocated memory: 345.909 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.836 ; gain = 88.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.836 ; gain = 88.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.836 ; gain = 88.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:264) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:265) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:278) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.836 ; gain = 88.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:264) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:265) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:278) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.836 ; gain = 88.207
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 270.555 ; gain = 173.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.588 seconds; current allocated memory: 214.886 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 215.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 215.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 215.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 215.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 215.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 216.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 218.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 218.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_11', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.237 seconds; current allocated memory: 226.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.058 seconds; current allocated memory: 240.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.421 seconds; current allocated memory: 241.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 242.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 242.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 243.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 244.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 245.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 246.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 246.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 249.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 250.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 264.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.095 seconds; current allocated memory: 267.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 268.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 270.919 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 400.719 ; gain = 304.090
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 38.23 seconds; peak allocated memory: 270.919 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.641 ; gain = 92.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.641 ; gain = 92.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.641 ; gain = 92.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.641 ; gain = 92.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 184.641 ; gain = 92.996
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 338.840 ; gain = 247.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.56 seconds; current allocated memory: 282.966 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 283.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 283.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 283.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 283.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 283.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 283.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 284.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 284.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 284.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 284.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 284.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 284.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 284.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 284.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 286.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 287.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 288.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 288.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_11', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.179 seconds; current allocated memory: 295.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.235 seconds; current allocated memory: 309.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.514 seconds; current allocated memory: 310.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 311.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 311.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 311.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 311.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 312.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 312.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 314.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 315.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 316.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 316.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 317.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 317.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 317.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 318.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 318.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 318.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 321.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 322.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 337.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 340.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 341.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 341.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 345.909 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 479.438 ; gain = 387.793
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 42.474 seconds; peak allocated memory: 345.909 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'input': D:\Code\UIUC-ECE527\mp4\hls\lenet\lenet_hls.cpp:224
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.699 ; gain = 93.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.699 ; gain = 93.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2(float (*) [28][28], float (*) [14][14])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.699 ; gain = 93.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.699 ; gain = 93.066
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.699 ; gain = 93.066
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 338.965 ; gain = 247.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.068 seconds; current allocated memory: 282.951 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 283.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 283.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 283.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 283.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 283.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 284.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 284.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 284.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 284.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 284.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 284.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 286.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 287.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 288.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 288.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_7', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.066 seconds; current allocated memory: 295.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.081 seconds; current allocated memory: 309.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.411 seconds; current allocated memory: 310.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 311.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 311.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 311.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 311.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 312.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 312.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 314.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 315.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 316.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 316.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 317.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 317.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 317.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 318.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 318.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 318.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 321.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 322.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 337.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.097 seconds; current allocated memory: 340.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 341.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 341.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 345.988 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 481.062 ; gain = 389.430
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 38.793 seconds; peak allocated memory: 345.988 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.531 ; gain = 92.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.531 ; gain = 92.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.531 ; gain = 92.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.531 ; gain = 92.934
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:77) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:34) in function 'i_max_pooling2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:81) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:83) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:40) in function 'i_max_pooling2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:240) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:244) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:256) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.531 ; gain = 92.934
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:116:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:76:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:75:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:206:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:200:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:175:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:165:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:153:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:142:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:133:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 338.363 ; gain = 246.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.749 seconds; current allocated memory: 282.943 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 283.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 283.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 283.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 283.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 283.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 283.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 284.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 284.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 284.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 284.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 286.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 287.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_5', lenet/lenet_hls.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 288.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 288.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_7', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.006 seconds; current allocated memory: 295.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.331 seconds; current allocated memory: 309.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:85) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.551 seconds; current allocated memory: 310.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 311.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 311.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 311.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 311.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 312.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:275) and 'select' operation ('select_ln117', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:275).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 312.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 314.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 315.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 316.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 316.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 317.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 317.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 317.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 318.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 318.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 318.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 321.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 322.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 337.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.097 seconds; current allocated memory: 340.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 341.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 341.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 345.980 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 481.305 ; gain = 389.707
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 38.848 seconds; peak allocated memory: 345.980 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.547 ; gain = 92.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.547 ; gain = 92.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4(float (*) [10][10], float (*) [5][5])': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.547 ; gain = 92.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.547 ; gain = 92.973
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:78) in function 'i_max_pooling4' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:57) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:84) in function 'i_max_pooling4' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:57) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:63) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:241) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:245) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 184.547 ; gain = 92.973
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:117:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:77:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:76:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:34:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:56:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:55:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:207:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:201:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:195:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:189:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:183:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:176:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:166:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:154:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:134:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 338.105 ; gain = 246.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.138 seconds; current allocated memory: 282.564 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 282.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 282.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 283.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 283.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 283.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 283.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 283.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 283.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 283.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 284.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 284.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 284.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 284.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 284.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 285.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 287.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln43_1', lenet/lenet_hls.cpp:43) and 'fcmp' operation ('tmp_15', lenet/lenet_hls.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 287.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 288.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', lenet/lenet_hls.cpp:64) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.958 seconds; current allocated memory: 295.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.054 seconds; current allocated memory: 309.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', lenet/lenet_hls.cpp:86) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.448 seconds; current allocated memory: 309.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 310.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 310.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 311.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 311.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 311.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:121->lenet/lenet_hls.cpp:276) and 'select' operation ('select_ln118', lenet/lenet_hls.cpp:118->lenet/lenet_hls.cpp:276).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:121->lenet/lenet_hls.cpp:276) and 'select' operation ('select_ln118', lenet/lenet_hls.cpp:118->lenet/lenet_hls.cpp:276).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:121->lenet/lenet_hls.cpp:276) and 'select' operation ('select_ln118', lenet/lenet_hls.cpp:118->lenet/lenet_hls.cpp:276).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:121->lenet/lenet_hls.cpp:276) and 'select' operation ('select_ln118', lenet/lenet_hls.cpp:118->lenet/lenet_hls.cpp:276).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 311.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 314.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 315.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 315.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 316.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 316.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 317.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 317.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 317.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 317.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 318.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 320.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 321.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 335.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.303 seconds; current allocated memory: 339.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 340.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 340.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 344.846 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 479.547 ; gain = 387.973
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 39.767 seconds; peak allocated memory: 344.846 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.145 ; gain = 93.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.145 ; gain = 93.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.145 ; gain = 93.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:272) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.145 ; gain = 93.535
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:55) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:55) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:59) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:237) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:241) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:253) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:241) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:253) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:272) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.145 ; gain = 93.535
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:113:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:79:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:76:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:75:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:74:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:38:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:34:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:33:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:32:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:98:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:97:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:94:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:54:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:53:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:203:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:197:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:191:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:185:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:179:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:172:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:162:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:150:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:139:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:130:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 337.539 ; gain = 245.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.531 seconds; current allocated memory: 282.277 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 282.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 282.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 282.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 282.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 283.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 283.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 283.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 283.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 283.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 283.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 283.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 284.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 284.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 284.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 284.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 285.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 287.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln41_1', lenet/lenet_hls.cpp:41) and 'fcmp' operation ('tmp_s', lenet/lenet_hls.cpp:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 287.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 287.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:62) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.009 seconds; current allocated memory: 294.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.065 seconds; current allocated memory: 308.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln82_1', lenet/lenet_hls.cpp:82) and 'fcmp' operation ('tmp_6', lenet/lenet_hls.cpp:82).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.445 seconds; current allocated memory: 309.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 309.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:101) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:101).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:101) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:101).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:101) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:101).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:101) and 'fadd' operation ('tmp_8', lenet/lenet_hls.cpp:101).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 310.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 310.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 310.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 310.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:272) and 'select' operation ('select_ln114', lenet/lenet_hls.cpp:114->lenet/lenet_hls.cpp:272).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:272) and 'select' operation ('select_ln114', lenet/lenet_hls.cpp:114->lenet/lenet_hls.cpp:272).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:272) and 'select' operation ('select_ln114', lenet/lenet_hls.cpp:114->lenet/lenet_hls.cpp:272).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:117->lenet/lenet_hls.cpp:272) and 'select' operation ('select_ln114', lenet/lenet_hls.cpp:114->lenet/lenet_hls.cpp:272).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 311.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 313.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 314.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 314.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 315.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 315.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 316.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 316.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 316.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 317.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 317.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 320.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 321.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 335.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.092 seconds; current allocated memory: 338.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 339.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 339.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 343.635 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 476.449 ; gain = 384.840
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 38.97 seconds; peak allocated memory: 343.635 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:272) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.402 ; gain = 92.461
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:237) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:241) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:253) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:241) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:253) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:272) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.402 ; gain = 92.461
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:203:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias6' (lenet/lenet_hls.cpp:197:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:191:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:185:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:179:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'weights6' (lenet/lenet_hls.cpp:172:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:162:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:150:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:139:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:130:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 324.914 ; gain = 232.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.424 seconds; current allocated memory: 271.747 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 271.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 272.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 272.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 272.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 272.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 272.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 272.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 273.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 273.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 273.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 273.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 273.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 273.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 273.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 273.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 273.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 273.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 274.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 274.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 274.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 275.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 275.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 275.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 276.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 276.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 276.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 277.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 277.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 278.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 279.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 279.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 280.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 280.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights6'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 280.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 281.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 281.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 281.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias6'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 282.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 282.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 283.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 284.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 285.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 286.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 286.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 290.483 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 376.812 ; gain = 284.871
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 22.916 seconds; peak allocated memory: 290.483 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.559 ; gain = 92.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:256) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:260) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:261) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:264) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:272) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.559 ; gain = 92.961
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:237) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:241) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:253) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:241) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:253) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:256) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:260) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:261) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:264) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:272) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.559 ; gain = 92.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 256.906 ; gain = 165.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.796 seconds; current allocated memory: 203.756 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 204.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 204.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 204.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 204.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 204.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 204.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 205.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 205.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 205.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 206.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 206.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 206.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 207.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 207.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 207.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 208.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 209.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 209.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 209.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 210.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 210.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 211.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 212.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 213.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 214.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 215.812 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 295.543 ; gain = 203.945
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 19.885 seconds; peak allocated memory: 215.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.363 ; gain = 92.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.363 ; gain = 92.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.363 ; gain = 92.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:256) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:260) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:261) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:264) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:272) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.363 ; gain = 92.660
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:237) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:241) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:253) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:241) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:253) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:256) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:260) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:261) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:264) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:272) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:275) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.363 ; gain = 92.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 256.734 ; gain = 165.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.619 seconds; current allocated memory: 203.754 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 204.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 204.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 204.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 204.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 204.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 204.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 205.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 205.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 205.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 206.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 206.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 206.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 207.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 207.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 207.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 208.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 209.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 209.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 210.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 210.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 211.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 212.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 213.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 214.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 215.810 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 295.574 ; gain = 203.871
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 19.673 seconds; peak allocated memory: 215.810 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.555 ; gain = 93.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.555 ; gain = 93.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.555 ; gain = 93.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:278) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.555 ; gain = 93.043
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:243) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:244) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:247) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:259) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:247) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:259) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:278) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 184.555 ; gain = 93.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 257.168 ; gain = 165.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.729 seconds; current allocated memory: 203.785 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 204.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 204.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 204.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 204.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 204.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 204.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 205.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 205.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 205.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 206.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 206.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 206.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 207.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 207.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 207.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 208.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 209.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 209.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 209.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 210.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 211.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 211.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 212.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 213.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 214.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 215.814 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 296.262 ; gain = 204.750
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 19.712 seconds; peak allocated memory: 215.814 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.453 ; gain = 92.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.453 ; gain = 92.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.453 ; gain = 92.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:278) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.453 ; gain = 92.883
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:243) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:244) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' (lenet/lenet_hls.cpp:247) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:259) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' (lenet/lenet_hls.cpp:247) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:259) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:278) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:281) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.453 ; gain = 92.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 257.191 ; gain = 165.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.827 seconds; current allocated memory: 203.779 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 204.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 204.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 204.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 204.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 204.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 204.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 205.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 205.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 205.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 206.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 206.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 206.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 207.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 207.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 207.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 208.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 209.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 209.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 209.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 210.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 211.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 211.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 212.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 213.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 214.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights6_buf_0_0' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 215.809 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias6_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_ncg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 296.047 ; gain = 204.477
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 19.995 seconds; peak allocated memory: 215.809 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.480 ; gain = 92.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.480 ; gain = 92.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.480 ; gain = 92.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.480 ; gain = 92.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.480 ; gain = 92.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.480 ; gain = 92.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.122 seconds; current allocated memory: 116.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 116.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 117.361 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.480 ; gain = 92.777
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 8.579 seconds; peak allocated memory: 117.361 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.332 ; gain = 92.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.332 ; gain = 92.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.332 ; gain = 92.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:270) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.332 ; gain = 92.801
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights6_buf.0' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_weights6' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias6' into 'lenet_top' (lenet/lenet_hls.cpp:270) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.332 ; gain = 92.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 198.188 ; gain = 106.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.711 seconds; current allocated memory: 147.716 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 147.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 148.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 148.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 148.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 148.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 148.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 148.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 149.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 149.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 149.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 150.272 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightscud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 224.449 ; gain = 132.918
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 10.25 seconds; peak allocated memory: 150.272 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.402 ; gain = 92.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.402 ; gain = 92.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.840
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.840
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.402 ; gain = 92.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.045 seconds; current allocated memory: 116.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 117.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 117.421 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.402 ; gain = 92.840
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 8.459 seconds; peak allocated memory: 117.421 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.430 ; gain = 92.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.430 ; gain = 92.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.430 ; gain = 92.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.430 ; gain = 92.809
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.430 ; gain = 92.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.430 ; gain = 92.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.472 seconds; current allocated memory: 127.729 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 127.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 128.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 128.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 128.829 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 202.660 ; gain = 111.039
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 9.425 seconds; peak allocated memory: 128.829 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.562 ; gain = 92.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.562 ; gain = 92.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.562 ; gain = 92.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:252) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:260) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.562 ; gain = 92.953
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:229) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:230) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:243) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:252) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:260) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 184.562 ; gain = 92.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 256.008 ; gain = 164.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.577 seconds; current allocated memory: 203.402 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 203.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 203.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 204.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 204.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 204.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 204.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 204.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 205.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 205.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 205.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 206.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 206.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 206.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 207.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 207.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 207.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 208.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 209.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 209.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 209.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 210.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 211.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 212.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 212.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 213.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 215.031 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 294.332 ; gain = 202.723
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 19.42 seconds; peak allocated memory: 215.031 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.863 ; gain = 93.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.863 ; gain = 93.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.863 ; gain = 93.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:242) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:243) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:244) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:269) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.863 ; gain = 93.953
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:229) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:252) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:252) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:242) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:243) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:244) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:266) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:269) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.863 ; gain = 93.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 256.539 ; gain = 165.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.441 seconds; current allocated memory: 203.402 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 203.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 203.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 204.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 204.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 204.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 204.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 204.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 205.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 205.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 205.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 206.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 206.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 206.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 207.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 207.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 207.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 208.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 209.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 209.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 209.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 210.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 211.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 212.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 213.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 215.031 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_beOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_ibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ncg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 294.645 ; gain = 203.734
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 19.257 seconds; peak allocated memory: 215.031 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.488 ; gain = 92.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.488 ; gain = 92.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.488 ; gain = 92.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.488 ; gain = 92.840
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.488 ; gain = 92.840
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 198.277 ; gain = 106.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.08 seconds; current allocated memory: 147.538 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 147.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 147.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 148.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 148.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 148.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 148.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 148.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 148.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 149.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 149.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 150.094 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightscud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 224.574 ; gain = 132.926
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 9.202 seconds; peak allocated memory: 150.094 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.812 ; gain = 93.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.812 ; gain = 93.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.812 ; gain = 93.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.812 ; gain = 93.215
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.812 ; gain = 93.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.812 ; gain = 93.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.939 seconds; current allocated memory: 116.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 116.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 117.397 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.812 ; gain = 93.215
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 8.494 seconds; peak allocated memory: 117.397 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.750 ; gain = 93.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.750 ; gain = 93.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.750 ; gain = 93.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.750 ; gain = 93.176
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.750 ; gain = 93.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.750 ; gain = 93.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.189 seconds; current allocated memory: 127.705 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 127.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 128.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 128.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 128.805 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 203.492 ; gain = 111.918
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 8.95 seconds; peak allocated memory: 128.805 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.664 ; gain = 93.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.664 ; gain = 93.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.664 ; gain = 93.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.664 ; gain = 93.023
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.664 ; gain = 93.023
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 188.555 ; gain = 96.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.186 seconds; current allocated memory: 137.630 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 137.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 138.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 138.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 138.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 138.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 138.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 138.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightscud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 139.463 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightscud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 214.426 ; gain = 122.785
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 9.18 seconds; peak allocated memory: 139.463 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.672 ; gain = 93.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.672 ; gain = 93.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.672 ; gain = 93.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.672 ; gain = 93.113
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:230) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.672 ; gain = 93.113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 188.309 ; gain = 96.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.197 seconds; current allocated memory: 137.622 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 137.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 138.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 138.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 138.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 138.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 138.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 138.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightscud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 139.456 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightscud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 214.309 ; gain = 122.750
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 9.098 seconds; peak allocated memory: 139.456 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.289 ; gain = 92.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.289 ; gain = 92.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.289 ; gain = 92.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:233) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.289 ; gain = 92.699
INFO: [XFORM 203-102] Partitioning array 'input_buf' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:233) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.289 ; gain = 92.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 188.547 ; gain = 96.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.227 seconds; current allocated memory: 137.626 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 137.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 138.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 138.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 138.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 138.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 138.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 138.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightscud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/weights6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/weights6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/bias6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/bias6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet_top/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'lenet_top/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 139.460 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightscud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 212.656 ; gain = 121.066
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 9.117 seconds; peak allocated memory: 139.460 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.348 ; gain = 93.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.348 ; gain = 93.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.348 ; gain = 93.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:252) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:260) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.348 ; gain = 93.668
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:57) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:57) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:63) in function 'i_convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:17) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:229) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:230) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:242) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:252) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:260) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:263) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.348 ; gain = 93.668
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (lenet/lenet_hls.cpp:119:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:83:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:80:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:79:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:78:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:40:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:36:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:35:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:34:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:102:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:101:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:98:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:56:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:55:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 269.094 ; gain = 177.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.479 seconds; current allocated memory: 213.672 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 213.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 213.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 214.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 214.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 214.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_0_load_2', lenet/lenet_hls.cpp:21) on array 'weights_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 215.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 217.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln43_1', lenet/lenet_hls.cpp:43) and 'fcmp' operation ('tmp_s', lenet/lenet_hls.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 217.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 217.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:64) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 225.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.043 seconds; current allocated memory: 239.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln86_1', lenet/lenet_hls.cpp:86) and 'fcmp' operation ('tmp_6', lenet/lenet_hls.cpp:86).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.369 seconds; current allocated memory: 239.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 240.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:105) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:105) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:105) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:105) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 240.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 240.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:123->lenet/lenet_hls.cpp:260) and 'select' operation ('select_ln120', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:260).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:123->lenet/lenet_hls.cpp:260) and 'select' operation ('select_ln120', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:260).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:123->lenet/lenet_hls.cpp:260) and 'select' operation ('select_ln120', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:260).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:123->lenet/lenet_hls.cpp:260) and 'select' operation ('select_ln120', lenet/lenet_hls.cpp:120->lenet/lenet_hls.cpp:260).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 241.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 242.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 243.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 244.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 244.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 247.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 248.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 262.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.108 seconds; current allocated memory: 265.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 265.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 267.716 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ocq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 393.750 ; gain = 302.070
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 34.798 seconds; peak allocated memory: 267.716 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:245) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.734 ; gain = 93.086
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:18) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:245) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.734 ; gain = 93.086
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (lenet/lenet_hls.cpp:118:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:79:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:78:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:77:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:35:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:34:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:33:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 270.250 ; gain = 178.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.227 seconds; current allocated memory: 214.461 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 214.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 214.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 214.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 215.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 215.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', lenet/lenet_hls.cpp:20) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 145.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 216.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 219.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln42_1', lenet/lenet_hls.cpp:42) and 'fcmp' operation ('tmp_s', lenet/lenet_hls.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 219.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 219.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.009 seconds; current allocated memory: 226.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.046 seconds; current allocated memory: 240.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln85_1', lenet/lenet_hls.cpp:85) and 'fcmp' operation ('tmp_6', lenet/lenet_hls.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.391 seconds; current allocated memory: 241.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 242.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 242.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 242.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:259) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:259).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:259) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:259).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:259) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:259).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:259) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:259).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 243.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 244.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 245.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 246.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 246.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 249.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 250.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 264.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.096 seconds; current allocated memory: 267.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 268.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 270.252 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ocq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 401.242 ; gain = 309.594
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 34.297 seconds; peak allocated memory: 270.252 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.426 ; gain = 92.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.426 ; gain = 92.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.426 ; gain = 92.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:245) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.426 ; gain = 92.887
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:18) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ld_input' into 'lenet_top' (lenet/lenet_hls.cpp:245) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias1' into 'lenet_top' (lenet/lenet_hls.cpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias3' into 'lenet_top' (lenet/lenet_hls.cpp:250) automatically.
INFO: [XFORM 203-602] Inlining function 'ld_bias5' into 'lenet_top' (lenet/lenet_hls.cpp:251) automatically.
INFO: [XFORM 203-602] Inlining function 'i_fc6' into 'lenet_top' (lenet/lenet_hls.cpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'st_output' into 'lenet_top' (lenet/lenet_hls.cpp:262) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.426 ; gain = 92.887
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (lenet/lenet_hls.cpp:118:18) in function 'lenet_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:79:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:78:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:77:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:35:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:34:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:33:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 269.605 ; gain = 178.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.356 seconds; current allocated memory: 214.476 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 214.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 214.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 214.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 215.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 215.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', lenet/lenet_hls.cpp:20) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 145.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 216.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 219.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln42_1', lenet/lenet_hls.cpp:42) and 'fcmp' operation ('tmp_s', lenet/lenet_hls.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 219.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 219.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.974 seconds; current allocated memory: 226.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.085 seconds; current allocated memory: 240.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln85_1', lenet/lenet_hls.cpp:85) and 'fcmp' operation ('tmp_6', lenet/lenet_hls.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.421 seconds; current allocated memory: 241.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 242.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 242.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 242.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:259) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:259).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:259) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:259).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:259) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:259).
WARNING: [SCHED 204-68] The II Violation in module 'lenet_top' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5_i', lenet/lenet_hls.cpp:122->lenet/lenet_hls.cpp:259) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119->lenet/lenet_hls.cpp:259).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 243.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 244.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 245.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 246.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 249.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 250.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 264.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.134 seconds; current allocated memory: 267.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 268.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 270.252 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ocq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 400.238 ; gain = 308.699
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 34.441 seconds; peak allocated memory: 270.252 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.258 ; gain = 93.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.258 ; gain = 93.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.258 ; gain = 93.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.258 ; gain = 93.625
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:18) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.258 ; gain = 93.625
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:79:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:78:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:77:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:35:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:34:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:33:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'i_fc6'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias' (lenet/lenet_hls.cpp:124:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:176:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 328.605 ; gain = 236.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.104 seconds; current allocated memory: 272.644 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 272.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 272.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 273.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 273.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 273.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 273.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 273.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 273.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 273.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 274.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 274.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', lenet/lenet_hls.cpp:20) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 145.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 275.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 278.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln42_1', lenet/lenet_hls.cpp:42) and 'fcmp' operation ('tmp_9', lenet/lenet_hls.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 278.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 278.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.028 seconds; current allocated memory: 285.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 299.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln85_1', lenet/lenet_hls.cpp:85) and 'fcmp' operation ('tmp_5', lenet/lenet_hls.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.432 seconds; current allocated memory: 300.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 300.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 301.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 301.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 301.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 302.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 302.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 304.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 305.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 306.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 306.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 307.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 307.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 307.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 308.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 311.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 312.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 326.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.065 seconds; current allocated memory: 329.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 330.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_fc6'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 331.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 331.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 335.381 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ocq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 470.941 ; gain = 379.309
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 36.741 seconds; peak allocated memory: 335.381 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.578 ; gain = 93.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.578 ; gain = 93.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.578 ; gain = 93.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.578 ; gain = 93.008
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:18) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 184.578 ; gain = 93.008
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:79:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:78:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:77:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:35:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:34:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:33:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'i_fc6'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias' (lenet/lenet_hls.cpp:124:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:176:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 327.180 ; gain = 235.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.868 seconds; current allocated memory: 272.636 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 272.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 272.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 273.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 273.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 273.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 273.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 273.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 273.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 274.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 274.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 274.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', lenet/lenet_hls.cpp:20) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 145.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 275.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 278.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln42_1', lenet/lenet_hls.cpp:42) and 'fcmp' operation ('tmp_9', lenet/lenet_hls.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 278.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 278.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.951 seconds; current allocated memory: 285.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.083 seconds; current allocated memory: 299.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln85_1', lenet/lenet_hls.cpp:85) and 'fcmp' operation ('tmp_5', lenet/lenet_hls.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 300.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 300.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 301.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 301.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 301.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 302.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 302.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 302.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 302.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 304.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 305.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 306.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 306.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 307.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 307.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 307.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 308.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 311.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 312.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 326.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.117 seconds; current allocated memory: 329.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 330.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_fc6'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 331.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 331.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 335.373 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ocq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 469.547 ; gain = 377.977
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 36.463 seconds; peak allocated memory: 335.373 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.273 ; gain = 93.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.273 ; gain = 93.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.273 ; gain = 93.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.273 ; gain = 93.590
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:18) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.273 ; gain = 93.590
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:79:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:78:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:77:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:35:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:34:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:33:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'i_fc6'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias' (lenet/lenet_hls.cpp:124:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:176:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 328.824 ; gain = 237.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.025 seconds; current allocated memory: 272.984 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 273.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 273.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 273.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 273.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 273.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 274.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 274.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 274.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 274.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 274.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 274.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', lenet/lenet_hls.cpp:20) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 145.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 276.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 278.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln42_1', lenet/lenet_hls.cpp:42) and 'fcmp' operation ('tmp_9', lenet/lenet_hls.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 278.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 279.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.958 seconds; current allocated memory: 286.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.062 seconds; current allocated memory: 300.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln85_1', lenet/lenet_hls.cpp:85) and 'fcmp' operation ('tmp_5', lenet/lenet_hls.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 301.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 301.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 301.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 302.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 302.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 302.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 302.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 303.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.013 seconds; current allocated memory: 304.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 305.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 306.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 306.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 307.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 307.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 308.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 308.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 311.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 312.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 326.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.249 seconds; current allocated memory: 329.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 330.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_fc6'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 331.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 331.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 335.503 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ocq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 470.941 ; gain = 379.258
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 37.399 seconds; peak allocated memory: 335.503 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.359 ; gain = 92.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.359 ; gain = 92.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 184.359 ; gain = 92.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 184.359 ; gain = 92.738
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:18) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 184.359 ; gain = 92.738
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:79:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:78:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:77:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:35:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:34:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:33:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'i_fc6'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias' (lenet/lenet_hls.cpp:124:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:176:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 319.062 ; gain = 227.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.468 seconds; current allocated memory: 264.397 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 264.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 264.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 264.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 265.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 265.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 265.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 265.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 265.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 265.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 265.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 265.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 265.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 266.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', lenet/lenet_hls.cpp:20) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 145.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 267.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 269.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln42_1', lenet/lenet_hls.cpp:42) and 'fcmp' operation ('tmp_9', lenet/lenet_hls.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 270.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 270.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.966 seconds; current allocated memory: 277.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.052 seconds; current allocated memory: 291.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln85_1', lenet/lenet_hls.cpp:85) and 'fcmp' operation ('tmp_5', lenet/lenet_hls.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.398 seconds; current allocated memory: 292.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 292.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 293.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 293.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 293.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 294.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 294.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 294.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 294.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 296.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 297.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 297.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 298.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 298.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 299.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 299.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 299.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 303.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 304.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 318.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.085 seconds; current allocated memory: 321.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 322.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_fc6'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 323.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 323.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 327.150 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ocq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 461.137 ; gain = 369.516
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 33.96 seconds; peak allocated memory: 327.150 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet/lenet_hls.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.762 ; gain = 93.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.762 ; gain = 93.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 184.762 ; gain = 93.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 184.762 ; gain = 93.148
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:56) in function 'i_convolution3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:60) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:61) in function 'i_convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet/lenet_hls.cpp:62) in function 'i_convolution3' completely with a factor of 6.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet/lenet_hls.cpp:13) in function 'i_convolution1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:18) in function 'i_convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet/lenet_hls.cpp:19) in function 'i_convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (lenet/lenet_hls.cpp:228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1_buf' (lenet/lenet_hls.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input6_inter.0' (lenet/lenet_hls.cpp:241) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 184.762 ; gain = 93.148
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:82:30) in function 'i_max_pooling4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:79:26) in function 'i_max_pooling4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:78:22) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:77:18) in function 'i_max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet/lenet_hls.cpp:39:30) in function 'i_max_pooling2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:35:26) in function 'i_max_pooling2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:34:22) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:33:18) in function 'i_max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:118:18) in function 'i_fc6'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet/lenet_hls.cpp:101:33) in function 'i_convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:100:29) in function 'i_convolution5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (lenet/lenet_hls.cpp:97:19) in function 'i_convolution5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:55:22) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:54:19) in function 'i_convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet/lenet_hls.cpp:12:22) in function 'i_convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet/lenet_hls.cpp:11:19) in function 'i_convolution1'.
WARNING: [HLS 200-466] Port 'weights3'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights5'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'weights6'() has different latency/depth on the same m_axi bundle:'DATA_WEIGHT'
WARNING: [HLS 200-466] Port 'bias3'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias5'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
WARNING: [HLS 200-466] Port 'bias6'() has different latency/depth on the same m_axi bundle:'DATA_BIAS'
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'output' (lenet/lenet_hls.cpp:194:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'bias' (lenet/lenet_hls.cpp:124:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'bias5' (lenet/lenet_hls.cpp:188:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'bias3' (lenet/lenet_hls.cpp:182:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'bias1' (lenet/lenet_hls.cpp:176:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights5' (lenet/lenet_hls.cpp:167:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights3' (lenet/lenet_hls.cpp:155:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'weights1' (lenet/lenet_hls.cpp:144:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'input' (lenet/lenet_hls.cpp:135:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 319.824 ; gain = 228.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet_top' ...
WARNING: [SYN 201-107] Renaming port name 'lenet_top/input' to 'lenet_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet_top/output' to 'lenet_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.621 seconds; current allocated memory: 264.418 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 264.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 264.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 264.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 265.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 265.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 265.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 265.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 265.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 265.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 265.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 265.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 265.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 266.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', lenet/lenet_hls.cpp:20) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 145.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 267.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 269.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling2' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln42_1', lenet/lenet_hls.cpp:42) and 'fcmp' operation ('tmp_9', lenet/lenet_hls.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 270.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 270.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', lenet/lenet_hls.cpp:63) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 770.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.009 seconds; current allocated memory: 277.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.088 seconds; current allocated memory: 291.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_max_pooling4' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln85_1', lenet/lenet_hls.cpp:85) and 'fcmp' operation ('tmp_5', lenet/lenet_hls.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 292.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 292.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', lenet/lenet_hls.cpp:104) and 'fadd' operation ('sum', lenet/lenet_hls.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 293.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 293.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
WARNING: [SCHED 204-68] The II Violation in module 'i_fc6' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_5', lenet/lenet_hls.cpp:122) and 'select' operation ('select_ln119', lenet/lenet_hls.cpp:119).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 293.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 294.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 294.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 294.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 294.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 296.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_input'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 297.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights1'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 297.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights3'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 298.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_weights5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_weights5'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 298.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias1'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 299.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias3'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 299.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ld_bias5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ld_bias5'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 299.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_top_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_top_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_fcmp_32ns_32ns_1_2_1' to 'lenet_top_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution1'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 303.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 304.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenet_top_mul_mul_6ns_13s_13_1_1' to 'lenet_top_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution3'.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 318.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 3.142 seconds; current allocated memory: 321.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_convolution5'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 322.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_fc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_top_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_fc6'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 323.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'st_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'st_output'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 323.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_INPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_WEIGHT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/DATA_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/bias6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_top' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights1', 'bias1', 'weights3', 'bias3', 'weights5', 'bias5', 'weights6', 'bias6' and 'output_r' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_top_input_buf_0' to 'lenet_top_input_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights1_buf_0' to 'lenet_top_weightsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights3_buf' to 'lenet_top_weightshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_weights5_buf' to 'lenet_top_weightsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input2_inter' to 'lenet_top_input2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input3_inter' to 'lenet_top_input3_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input4_inter' to 'lenet_top_input4_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input5_inter' to 'lenet_top_input5_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_input6_inter_0_0' to 'lenet_top_input6_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_top_output_buf' to 'lenet_top_output_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_top'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 327.155 MB.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input_bfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightshbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_weightsibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias1_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias3_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_bias5_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input2_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input3_kbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input4_lbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_input5_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_top_output_ocq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 461.707 ; gain = 370.094
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_top.
INFO: [HLS 200-112] Total elapsed time: 34.579 seconds; peak allocated memory: 327.155 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
