/-
Copyright 2026 Google LLC

All code is licensed under the Apache License, Version 2.0 (the "Apache 2.0"); you may not use this file except in compliance with the Apache 2.0 license. You may obtain a copy of the License at https://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.
-/

module

public import LibsignalBinary.Heap.IfaceBudgetLemmas
public import LibsignalBinary.Proofs.HookDischarge.Libc.Memmove -- proof-setup: allow-public-import
public import LibsignalBinary.Proofs.Placed.BudgetVmSteps
public meta import LibsignalBinary.Proofs.Placed.BudgetVmSteps -- shake: keep
public import LibsignalBinary.Proofs.SpqrV1.Poly.DecoderPb.FromPbInnerPlaced
import LibsignalBinary.Proofs.Common.SharedHelpers
meta import LibsignalBinary.Proofs.Common.SharedHelpers -- shake: keep
import LibsignalBinary.Proofs.SpqrV1.Poly.AddChunk.Loop
import ProofLib.SepLogic.WPp

/-!
# Budget-Threaded Relocatable Inner `bsearchPush` Steps for `<PolyDecoder>::from_pb`

Threads `VmPreserved` and `AllocCallPreserved` through the inner binary-search, `memmove`
insertion, `bsearchReplace`, and `bsearchPush` steps on Block `376`.
-/

@[expose] public section

set_option autoImplicit false
set_option maxRecDepth 200000
set_option maxHeartbeats 400000
set_option linter.unusedSimpArgs false
set_option linter.unusedVariables false

namespace LibsignalBinary.Proofs.SpqrV1.Poly.DecoderPb.FromPbInnerPlacedBudget

open Arm64 ProofLib ProofLib.ProgramReflection
open CryptoVerification (LibsignalPlacement blkPC_376 blkPl_376 lsρ)
open CryptoVerification.RustHeap (RustAlloc)
open CryptoVerification.LibsignalTripleRatchet (sessionMemmoveSpec)
open CryptoVerification.LibsignalSpqrV1 (Pt SortedSetPt)
open CryptoVerification.SpqrV1.Alloc (spqrMemmoveSym spqr_hook_ok_of_mem)
open CryptoVerification.SpqrV1.Poly (ptAt ptSliceAt)
open CryptoVerification.SpqrV1.Poly.AddChunk (
  bsearchLoop bsearchLoop_bounds bsearchPush bsearchReplace
  bv32_bne_zeroExtend16 bv32_ule_zeroExtend16 bv32_ult_zeroExtend16
  bv64_beq_cap_ofNat bv64_bne_one_ofNat bv64_lsl2_ofNat bv64_lsr1_ofNat
  bv64_ne_zero_of_pos bv64_sub_ofNat bv64_ule_ofNat bv64_ule_succ
  bv64_ult_one_ofNat cinc_insertIdx_eq dropLast_append_singleton_eq_set
  memRegion_spare_split_one pointsToBytes_listMove_insert_pt
  ptListBytes ptListBytes_length ptSliceAt_focus ptr_add_len_sub2 ptr_add_len_sub4
)
open CryptoVerification.SpqrV1.Poly.AddChunk.AddChunkNorm (
  calleeSavedVRegs_setMem_setPC_pre calleeSavedVRegs_setPC_pre
  readReg32_setMem_setPC_pre readReg32_setPC_pre
  readReg64_setMem_setPC_pre readReg64_setPC_pre
  readReg_setMem_setPC_pre readReg_setPC_pre
  sp_setMem_setPC_pre sp_setPC_pre
)
open CryptoVerification.SpqrV1.Poly.DecoderPb (
  and_ffff_truncate32 and_ffff_zeroExtend64_truncate32
  fp_add_448_sub_16 fp_add_448_sub_16_int
  fp_add_448_sub_24 fp_add_448_sub_24_int
  fp_add_448_sub_32 fp_add_448_sub_32_int
  reassemble_tempVecPtAt_insert reassemble_tempVecPtAt_set reassemble_tempVecPtAt_snoc
  tempVecPtAt tempVecPtAt_prepare_memmove
  truncate16_truncate32 uxth32_of_truncate16_64
)
open LibsignalBinary.Heap (AllocCallPreserved VmPreserved)
open LibsignalBinary.Proofs.HookDischarge.Libc.Memmove (
  MemmoveArithBound sessionMemmoveBoundedSpec
)
open scoped CryptoVerification.SpqrV1.Poly.AddChunk CryptoVerification.SpqrV1.Poly.AddChunk.AddChunkNorm

attribute [local irreducible] Program.fetch Program.externAt? Program.fnOff
attribute [local arm64_norm] bv_sub_add_lit BitVec.toNat_zero
attribute [local arm64_norm, local wp_norm]
  fp_add_448_sub_32 fp_add_448_sub_32_int
  fp_add_448_sub_24 fp_add_448_sub_24_int
  fp_add_448_sub_16 fp_add_448_sub_16_int
  truncate16_truncate32 and_ffff_truncate32 and_ffff_zeroExtend64_truncate32
attribute [local arm64_norm ↓, local wp_norm ↓]
  sp_setPC_pre sp_setMem_setPC_pre
  readReg64_setPC_pre readReg64_setMem_setPC_pre
  readReg32_setPC_pre readReg32_setMem_setPC_pre
  readReg_setPC_pre readReg_setMem_setPC_pre
  calleeSavedVRegs_setPC_pre calleeSavedVRegs_setMem_setPC_pre

/-- `sessionMemmoveSpec` strengthened with `AllocCallPreserved` and `VmPreserved` so both
    `A.pool lim st` and `AllocCallPreserved` transport across `memmove` in `<PolyDecoder>::from_pb`. -/
def sessionMemmoveVmAcpSpec (hookStack : Nat := 4096) :
    Spec (BitVec 64 × List (BitVec 8) × Nat × Nat × Nat) where
  pre := (sessionMemmoveSpec hookStack).pre
  post := fun (base, buf, dst, src, len) s0 sf =>
    ⌜sf.readReg64 .x0 = base + BitVec.ofNat 64 dst ∧ sf.trace = s0.trace ∧
      AllocCallPreserved s0 sf ∧ VmPreserved s0 sf⌝ ∗
      (base ↦ₛ listMove buf dst src len) ∗ stackAt s0.sp hookStack

/-- Bounded (`MemmoveArithBound`) counterpart of `sessionMemmoveVmAcpSpec`:
    same `AllocCallPreserved ∧ VmPreserved` postcondition, gated by `MemmoveArithBound base buf`
    in `.pre` so real `libc.a` `memmove` satisfies it (`<PolyDecoder>::from_pb`). -/
def sessionMemmoveBoundedVmAcpSpec (hookStack : Nat := 4096) :
    Spec (BitVec 64 × List (BitVec 8) × Nat × Nat × Nat) :=
  { sessionMemmoveVmAcpSpec hookStack with
    pre := (sessionMemmoveBoundedSpec hookStack).pre }

private theorem seq_vm_clean {P : Program} {b : BitVec 64} {Hk : String → Option (State → State)}
    {mid target : BitVec 64} {s : State}
    {Pre P_mid : SepProp} {Q : State → Prop} {post : State → SepProp → Prop}
    (h1 : SepWP (P.rebase b Hk) mid s Pre (fun sm Pm => VmPreserved s sm ∧ (Pm ⊢ P_mid) ∧ Q sm))
    (h2 : ∀ sm : State, sm.pc = mid → sm.status = .Running → VmPreserved s sm → Q sm →
      SepWP (P.rebase b Hk) target sm P_mid post) :
    SepWP (P.rebase b Hk) target s Pre post :=
  SepWP.seq h1 fun sm _Pm hpc hrun ⟨hvm, hent, hQ⟩ =>
    SepWP.weaken_pre hent (h2 sm hpc hrun hvm hQ)

/-! ## Placed Inner Binary Search Loop (`+456 -> +492`) -/

theorem fromPb_bsearchLoop_placed_sepWP [LibsignalPlacement] {ext : String → Option (State → State)}
    {target_pc : BitVec 64}
    (vec : List Pt) (ptr : BitVec 64) (xVal : BitVec 16)
    (hlen_bound : 4 * vec.length < 2 ^ 64) :
    ∀ (size base : Nat) (s : State) (P : SepProp) (post : State → SepProp → Prop),
      1 < size →
      base + size ≤ vec.length →
      s.pc = (blkPl_376).base + 456#64 →
      s.status = .Running →
      s.readReg64 .x22 = ptr →
      s.readReg64 .x8 = BitVec.ofNat 64 base →
      s.readReg64 .x9 = BitVec.ofNat 64 size →
      BitVec.truncate 16 (s.readReg64 .x27) = xVal →
      (∀ (sf : State),
        sf.pc = (blkPl_376).base + 492#64 →
        sf.status = .Running →
        sf.sp = s.sp →
        sf.trace = s.trace →
        VmPreserved s sf →
        AllocCallPreserved s sf →
        sf.readReg64 .x22 = ptr →
        sf.readReg64 .x8 = BitVec.ofNat 64 (bsearchLoop vec xVal base size) →
        sf.readReg64 .x19 = s.readReg64 .x19 →
        sf.readReg64 .x20 = s.readReg64 .x20 →
        sf.readReg64 .x21 = s.readReg64 .x21 →
        sf.readReg64 .x24 = s.readReg64 .x24 →
        sf.readReg64 .x25 = s.readReg64 .x25 →
        sf.readReg64 .x26 = s.readReg64 .x26 →
        sf.readReg64 .x27 = s.readReg64 .x27 →
        sf.readReg64 .x28 = s.readReg64 .x28 →
        sf.readReg64 .x29 = s.readReg64 .x29 →
        calleeSavedVRegs sf = calleeSavedVRegs s →
        SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf (ptSliceAt ptr vec ∗ P) post) →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc s (ptSliceAt ptr vec ∗ P) post := by
  intro size
  induction size using Nat.strongRecOn with
  | ind size ih =>
    intro base s P post hgt hle hpc hstat hx22 hx8 hx9 hx27 hcont
    have hhalf_pos : 0 < size / 2 := Nat.div_pos (by omega) (by decide)
    have hmid_lt : base + size / 2 < vec.length := by omega
    have hsize_lt64 : size < 2 ^ 64 := by omega
    have hlsr : (BitVec.ofNat 64 size) >>> 1 = BitVec.ofNat 64 (size / 2) :=
      bv64_lsr1_ofNat hsize_lt64
    have hadd_mid : BitVec.ofNat 64 (size / 2) + BitVec.ofNat 64 base =
        BitVec.ofNat 64 (base + size / 2) := by
      rw [← BitVec.ofNat_add, Nat.add_comm]
    have hsub_size : BitVec.ofNat 64 size - BitVec.ofNat 64 (size / 2) =
        BitVec.ofNat 64 (size - size / 2) :=
      bv64_sub_ofNat (by omega) hsize_lt64
    have hlsl_mid : (BitVec.ofNat 64 (base + size / 2)) <<< 2 =
        BitVec.ofNat 64 (4 * (base + size / 2)) :=
      bv64_lsl2_ofNat (by omega)
    have hmid_get : vec[base + size / 2]?.getD default = vec[base + size / 2]'hmid_lt := by
      rw [List.getElem?_eq_getElem hmid_lt, Option.getD_some]
    let base' := if xVal.toNat < (vec[base + size / 2]'hmid_lt).x.value.toNat then base else base + size / 2
    have huxth : BitVec.zeroExtend 32 (BitVec.truncate 16 (s.readReg32 .x27)) = xVal.zeroExtend 32 := by
      unfold State.readReg32
      exact uxth32_of_truncate16_64 hx27
    have hcsel :
        (if (BitVec.zeroExtend 32 xVal).ult
            (BitVec.zeroExtend 32 (vec[base + size / 2]'hmid_lt).x.value) = true then
          BitVec.ofNat 64 base
        else BitVec.ofNat 64 (base + size / 2)) = BitVec.ofNat 64 base' := by
      rw [bv32_ult_zeroExtend16]
      by_cases hlt : xVal.toNat < (vec[base + size / 2]'hmid_lt).x.value.toNat <;> simp [base', hlt]
    have hfold_slice :
        ((ptSliceAt ptr (List.take (base + size / 2) vec) ∗
          ((ptr + BitVec.ofNat 64 (4 * (base + size / 2))) ↦₁₆ (vec[base + size / 2]'hmid_lt).x.value ∗
            (ptr + BitVec.ofNat 64 (4 * (base + size / 2)) + 2#64) ↦₁₆ (vec[base + size / 2]'hmid_lt).y.value) ∗
          ptSliceAt (ptr + BitVec.ofNat 64 (4 * (base + size / 2 + 1))) (List.drop (base + size / 2 + 1) vec)) ∗
          P) = (ptSliceAt ptr vec ∗ P) := by
      change ((ptSliceAt ptr (List.take (base + size / 2) vec) ∗
        ptAt (vec[base + size / 2]'hmid_lt) (ptr + BitVec.ofNat 64 (4 * (base + size / 2))) ∗
        ptSliceAt (ptr + BitVec.ofNat 64 (4 * (base + size / 2 + 1))) (List.drop (base + size / 2 + 1) vec)) ∗
        P) = (ptSliceAt ptr vec ∗ P)
      rw [← ptSliceAt_focus vec (base + size / 2) ptr hmid_lt]
    rw [ptSliceAt_focus vec (base + size / 2) ptr hmid_lt]
    unfold ptAt
    wp_steps
    rw [hfold_slice, bv64_ult_one_ofNat (by omega)]
    have hbs_step : bsearchLoop vec xVal base size = bsearchLoop vec xVal base' (size - size / 2) := by
      conv_lhs => rw [bsearchLoop]
      simp only [hgt, ↓reduceDIte, hmid_get]
      rfl
    by_cases hgt' : 1 < size - size / 2
    · simp only [hgt', decide_true, ↓reduceIte]
      refine ih (size - size / 2) (by omega) base' _ P post hgt' (by dsimp [base']; split_ifs <;> omega)
        (by simp [wp_norm, arm64_norm])
        (by simp [wp_norm, arm64_norm, hstat])
        (by simp [wp_norm, arm64_norm, hx22])
        (by simp [wp_norm, arm64_norm, huxth, hcsel])
        (by simp [wp_norm, arm64_norm])
        (by simpa [wp_norm, arm64_norm] using hx27)
        (fun sf hpc_f hstat_f hsp_f htr_f hvm_f hacp_f hx22_f hx8_f hx19_f hx20_f hx21_f hx24_f hx25_f hx26_f hx27_f hx28_f hx29_f hvregs_f => ?_)
      apply hcont sf hpc_f hstat_f
      · simpa [wp_norm, arm64_norm] using hsp_f
      · simpa [wp_norm, arm64_norm] using htr_f
      · exact (by simp [wp_norm, arm64_norm] : VmPreserved s _).trans hvm_f
      · exact (by simp [wp_norm, arm64_norm] : AllocCallPreserved s _).trans hacp_f
      · exact hx22_f
      · rw [hbs_step]; exact hx8_f
      · simpa [wp_norm, arm64_norm] using hx19_f
      · simpa [wp_norm, arm64_norm] using hx20_f
      · simpa [wp_norm, arm64_norm] using hx21_f
      · simpa [wp_norm, arm64_norm] using hx24_f
      · simpa [wp_norm, arm64_norm] using hx25_f
      · simpa [wp_norm, arm64_norm] using hx26_f
      · simpa [wp_norm, arm64_norm] using hx27_f
      · simpa [wp_norm, arm64_norm] using hx28_f
      · simpa [wp_norm, arm64_norm] using hx29_f
      · simpa [wp_norm, arm64_norm] using hvregs_f
    · simp only [hgt', decide_false, Bool.false_eq_true, ↓reduceIte]
      have hbs_done : bsearchLoop vec xVal base size = base' := by
        rw [hbs_step, bsearchLoop]
        simp [hgt']
      apply hcont
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm, hstat]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm, hx22]
      · rw [hbs_done]; simp [wp_norm, arm64_norm, huxth, hcsel]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]
      · simp [wp_norm, arm64_norm]

theorem fromPb_bsearch_to_492_placed_sepWP [LibsignalPlacement] {ext : String → Option (State → State)}
    {target_pc ptr : BitVec 64} {vec : List Pt} {xVal : BitVec 16}
    (h1 : 1 ≤ vec.length) (hlen : vec.length < 2 ^ 62)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_376).base + 432#64)
    (hstat : s.status = .Running)
    (hx22 : s.readReg64 .x22 = ptr)
    (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 vec.length)
    (hx27 : BitVec.truncate 16 (s.readReg64 .x27) = xVal)
    (hcont : ∀ (sf : State),
      sf.pc = (blkPl_376).base + 492#64 →
      sf.status = .Running →
      sf.sp = s.sp →
      sf.trace = s.trace →
      VmPreserved s sf →
      AllocCallPreserved s sf →
      sf.readReg64 .x22 = ptr →
      sf.readReg64 .x8 = BitVec.ofNat 64 (bsearchLoop vec xVal 0 vec.length) →
      sf.readReg64 .x19 = s.readReg64 .x19 →
      sf.readReg64 .x20 = s.readReg64 .x20 →
      sf.readReg64 .x21 = s.readReg64 .x21 →
      sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x26 = s.readReg64 .x26 →
      sf.readReg64 .x27 = s.readReg64 .x27 →
      sf.readReg64 .x28 = s.readReg64 .x28 →
      sf.readReg64 .x29 = s.readReg64 .x29 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf (ptSliceAt ptr vec ∗ P) post) :
    SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc s (ptSliceAt ptr vec ∗ P) post := by
  have hloop := @fromPb_bsearchLoop_placed_sepWP _ ext target_pc vec ptr xVal (by omega)
  wp_steps 2
  rw [bv64_bne_one_ofNat (by omega)]
  by_cases heq1 : vec.length = 1
  · simp only [heq1, ne_eq, not_true_eq_false, decide_false, Bool.false_eq_true, ↓reduceIte]
    wp_steps 2
    have hbs1 : bsearchLoop vec xVal 0 vec.length = 0 := by
      rw [heq1, bsearchLoop]; simp
    apply hcont
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm, hstat]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm, hx22]
    · simp [wp_norm, arm64_norm, hbs1]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
    · simp [wp_norm, arm64_norm]
  · simp only [heq1, ne_eq, not_false_eq_true, decide_true, ↓reduceIte]
    wp_steps 2
    refine hloop vec.length 0 _ P post (by omega) (by omega)
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hstat])
      (by simp [wp_norm, arm64_norm, hx22])
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hx26])
      (by simpa [wp_norm, arm64_norm] using hx27)
      (fun sf hpc_f hstat_f hsp_f htr_f hvm_f hacp_f hx22_f hx8_f hx19_f hx20_f hx21_f hx24_f hx25_f hx26_f hx27_f hx28_f hx29_f hvregs_f => ?_)
    apply hcont sf hpc_f hstat_f
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact (by simp [wp_norm, arm64_norm] : VmPreserved s _).trans hvm_f
    · exact (by simp [wp_norm, arm64_norm] : AllocCallPreserved s _).trans hacp_f
    · exact hx22_f
    · exact hx8_f
    · simpa [wp_norm, arm64_norm] using hx19_f
    · simpa [wp_norm, arm64_norm] using hx20_f
    · simpa [wp_norm, arm64_norm] using hx21_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · simpa [wp_norm, arm64_norm] using hx26_f
    · simpa [wp_norm, arm64_norm] using hx27_f
    · simpa [wp_norm, arm64_norm] using hx28_f
    · simpa [wp_norm, arm64_norm] using hx29_f
    · simpa [wp_norm, arm64_norm] using hvregs_f

/-! ## Placed Binary Search Insertion (`+532 -> +296`) and `bsearchReplace` (`+432 -> +296`) -/

theorem fromPb_bsearch_memmove_insert_placed_sepWP [LibsignalPlacement] {A : RustAlloc}
    {ext : String → Option (State → State)} {target_pc : BitVec 64}
    (hmemmove : subroutine_ok ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext))
      (lsρ spqrMemmoveSym) (sessionMemmoveBoundedVmAcpSpec 0))
    (fsp cap ptr : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx < vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr_nw : ptr.toNat + cap.toNat * 4 < 2 ^ 64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_376).base + 544#64)
    (hstat : s.status = .Running)
    (hsp_al : s.spAligned = true)
    (hx8 : s.readReg64 .x8 = BitVec.ofNat 64 (vec.length - insertIdx))
    (hx20 : s.readReg64 .x20 = pt.y.value.zeroExtend 64)
    (hx22 : s.readReg64 .x22 = ptr)
    (hx23 : s.readReg64 .x23 = ptr + BitVec.ofNat 64 (4 * insertIdx))
    (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 vec.length)
    (hx27 : BitVec.truncate 16 (s.readReg64 .x27) = pt.x.value)
    (hx29 : s.readReg64 .x29 = fsp + 448#64)
    (hcont : ∀ sf : State,
      sf.pc = (blkPl_376).base + 296#64 →
      sf.status = .Running →
      sf.sp = s.sp →
      sf.trace = s.trace →
      VmPreserved s sf →
      AllocCallPreserved s sf →
      sf.readReg64 .x19 = 1#64 →
      sf.readReg64 .x21 = s.readReg64 .x21 →
      sf.readReg64 .x22 = ptr →
      sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x26 = BitVec.ofNat 64 (vec.length + 1) →
      sf.readReg64 .x28 = s.readReg64 .x28 →
      sf.readReg64 .x29 = fsp + 448#64 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf
        (tempVecPtAt A fsp cap ptr { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp 0 ∗ P)
        post) :
    SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc s
      (tempVecPtAt A fsp cap ptr { vec := vec } ∗ stackAt s.sp 0 ∗ P)
      post := by
  dsimp only [sessionMemmoveBoundedVmAcpSpec, sessionMemmoveVmAcpSpec,
    sessionMemmoveBoundedSpec, sessionMemmoveSpec, libcMemmoveSpec] at hmemmove
  refine SepWP.weaken_pre (sepConj_mono_left (tempVecPtAt_prepare_memmove A fsp cap ptr vec insertIdx hins hlt hcap)) ?_
  rw [sepExists_sepConj_left]
  apply SepWP.exists_left; intro slotBs
  simp only [sepConj_assoc]
  apply SepWP.focus_pure (by sep_focus)
  intro hslot
  have hlsl_rem : (BitVec.ofNat 64 (vec.length - insertIdx)) <<< 2 =
      BitVec.ofNat 64 (4 * (vec.length - insertIdx)) :=
    bv64_lsl2_ofNat (by omega)
  have htoNat_rem : (BitVec.ofNat 64 (4 * (vec.length - insertIdx))).toNat =
      4 * (vec.length - insertIdx) := by
    rw [BitVec.toNat_ofNat, Nat.mod_eq_of_lt (by omega)]
  have hbuf_len : (ptListBytes (vec.drop insertIdx) ++ slotBs).length =
      4 * (vec.length - insertIdx) + 4 := by
    rw [List.length_append, ptListBytes_length, List.length_drop, hslot]
  wp_steps 4
  have hsplit_cap : 4 * insertIdx + (4 * (vec.length - insertIdx) + 4) ≤ cap.toNat * 4 := by
    omega
  have hbound : MemmoveArithBound (ptr + BitVec.ofNat 64 (4 * insertIdx))
      (ptListBytes (vec.drop insertIdx) ++ slotBs) := by
    have hmod1 : 4 * insertIdx < 2 ^ 64 := by omega
    have hmod2 : ptr.toNat + 4 * insertIdx < 2 ^ 64 := by omega
    have hptr_add :
        (ptr + BitVec.ofNat 64 (4 * insertIdx)).toNat = ptr.toNat + 4 * insertIdx := by
      rw [BitVec.toNat_add, BitVec.toNat_ofNat, Nat.mod_eq_of_lt hmod1, Nat.mod_eq_of_lt hmod2]
    exact ⟨by rw [hptr_add, hbuf_len]; omega, by rw [hbuf_len]; omega⟩
  have hbound_nw := hbound.1
  have hbound_lt := hbound.2
  wp_call hmemmove (ptr + BitVec.ofNat 64 (4 * insertIdx),
    ptListBytes (vec.drop insertIdx) ++ slotBs, 4, 0, 4 * (vec.length - insertIdx))
  clear hptr_nw hsplit_cap hbound hbound_nw hbound_lt
  have hvm_call : VmPreserved s sf := by
    simpa [wp_norm, arm64_norm] using ‹VmPreserved _ sf›
  have hacp_call : AllocCallPreserved s sf := ‹AllocCallPreserved s sf›
  have hmove_pt := pointsToBytes_listMove_insert_pt (ptr + BitVec.ofNat 64 (4 * insertIdx))
    (vec.drop insertIdx) hslot
  rw [List.length_drop] at hmove_pt
  refine SepWP.weaken_pre (sepConj_mono_left hmove_pt) ?_
  wp_pull_exists
  have hreasm := reassemble_tempVecPtAt_insert A fsp cap ptr vec insertIdx pt (by omega)
  have hbv_len' : BitVec.ofNat 64 vec.length + 1#64 = BitVec.ofNat 64 (vec.length + 1) := by
    rw [show (1#64 : BitVec 64) = BitVec.ofNat 64 1 from rfl, ← BitVec.ofNat_add]
  refine seq_vm_clean (mid := (blkPl_376).base + 296#64)
    (P_mid := tempVecPtAt A fsp cap ptr { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
      stackAt s.sp 0 ∗ P)
    (Q := fun sm =>
      AllocCallPreserved sf sm ∧
      sm.sp = s.sp ∧
      sm.trace = s.trace ∧
      sm.readReg64 .x19 = 1#64 ∧
      sm.readReg64 .x21 = s.readReg64 .x21 ∧
      sm.readReg64 .x22 = ptr ∧
      sm.readReg64 .x24 = s.readReg64 .x24 ∧
      sm.readReg64 .x25 = s.readReg64 .x25 ∧
      sm.readReg64 .x26 = BitVec.ofNat 64 (vec.length + 1) ∧
      sm.readReg64 .x28 = s.readReg64 .x28 ∧
      sm.readReg64 .x29 = fsp + 448#64 ∧
      calleeSavedVRegs sm = calleeSavedVRegs s)
    ?_ ?_
  · by_vm_steps
    wp_steps 6
    refine SepWP.weaken_pre
      (P' := tempVecPtAt A fsp cap ptr { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
        stackAt s.sp 0 ∗ P)
      (by refine Entails.trans ?_ (sepConj_mono_left hreasm)
          exact Entails.of_eq (by sep_ac_rfl)) ?_
    apply SepWP.done (by simp [wp_norm, arm64_norm]) (by simp [wp_norm, arm64_norm, *])
    refine ⟨by simp [wp_norm, arm64_norm, *], Entails.refl _, ?_⟩
    simp [wp_norm, arm64_norm, hbv_len', *]
  · intro sm hpcm hrunm hvm_tail ⟨hacp_tail, hsp_m, htr_m, hx19_m, hx21_m, hx22_m, hx24_m, hx25_m, hx26_m, hx28_m, hx29_m, hvregs_m⟩
    exact hcont sm hpcm hrunm hsp_m htr_m (hvm_call.trans hvm_tail) (hacp_call.trans hacp_tail)
      hx19_m hx21_m hx22_m hx24_m hx25_m hx26_m hx28_m hx29_m hvregs_m

theorem fromPb_bsearch_end_insert_placed_sepWP [LibsignalPlacement] {A : RustAlloc}
    {ext : String → Option (State → State)} {target_pc : BitVec 64}
    (fsp cap ptr : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx = vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_376).base + 560#64)
    (hstat : s.status = .Running)
    (hx20 : s.readReg64 .x20 = pt.y.value.zeroExtend 64)
    (hx22 : s.readReg64 .x22 = ptr)
    (hx23 : s.readReg64 .x23 = ptr + BitVec.ofNat 64 (4 * insertIdx))
    (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 vec.length)
    (hx27 : BitVec.truncate 16 (s.readReg64 .x27) = pt.x.value)
    (hx29 : s.readReg64 .x29 = fsp + 448#64)
    (hcont : ∀ sf : State,
      sf.pc = (blkPl_376).base + 296#64 →
      sf.status = .Running →
      sf.sp = s.sp →
      sf.trace = s.trace →
      VmPreserved s sf →
      AllocCallPreserved s sf →
      sf.readReg64 .x19 = 1#64 →
      sf.readReg64 .x21 = s.readReg64 .x21 →
      sf.readReg64 .x22 = ptr →
      sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x26 = BitVec.ofNat 64 (vec.length + 1) →
      sf.readReg64 .x28 = s.readReg64 .x28 →
      sf.readReg64 .x29 = fsp + 448#64 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf
        (tempVecPtAt A fsp cap ptr { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗ P)
        post) :
    SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc s
      (tempVecPtAt A fsp cap ptr { vec := vec } ∗ P)
      post := by
  subst hins
  unfold tempVecPtAt
  rw [memRegion_spare_split_one ptr hlt hcap]
  wp_pull_exists
  have htake_drop : vec.take vec.length ++ (pt :: vec.drop vec.length) = vec ++ [pt] := by
    rw [List.take_length, List.drop_length]
  have hbv_len' : BitVec.ofNat 64 vec.length + 1#64 = BitVec.ofNat 64 (vec.length + 1) := by
    rw [show (1#64 : BitVec 64) = BitVec.ofNat 64 1 from rfl, ← BitVec.ofNat_add]
  have hreasm := reassemble_tempVecPtAt_snoc A fsp cap ptr vec pt
  rw [← htake_drop] at hreasm
  refine seq_vm_clean (mid := (blkPl_376).base + 296#64)
    (P_mid := tempVecPtAt A fsp cap ptr { vec := vec.take vec.length ++ (pt :: vec.drop vec.length) } ∗ P)
    (Q := fun sm =>
      AllocCallPreserved s sm ∧
      sm.sp = s.sp ∧
      sm.trace = s.trace ∧
      sm.readReg64 .x19 = 1#64 ∧
      sm.readReg64 .x21 = s.readReg64 .x21 ∧
      sm.readReg64 .x22 = ptr ∧
      sm.readReg64 .x24 = s.readReg64 .x24 ∧
      sm.readReg64 .x25 = s.readReg64 .x25 ∧
      sm.readReg64 .x26 = BitVec.ofNat 64 (vec.length + 1) ∧
      sm.readReg64 .x28 = s.readReg64 .x28 ∧
      sm.readReg64 .x29 = fsp + 448#64 ∧
      calleeSavedVRegs sm = calleeSavedVRegs s)
    ?_ ?_
  · by_vm_steps
    wp_steps 6
    refine SepWP.weaken_pre
      (P' := tempVecPtAt A fsp cap ptr { vec := vec.take vec.length ++ (pt :: vec.drop vec.length) } ∗ P)
      (by refine Entails.trans ?_ (sepConj_mono_left hreasm)
          exact Entails.of_eq (by sep_ac_rfl)) ?_
    apply SepWP.done (by simp [wp_norm, arm64_norm]) (by simp [wp_norm, arm64_norm, *])
    refine ⟨by simp [wp_norm, arm64_norm, *], Entails.refl _, ?_⟩
    simp [wp_norm, arm64_norm, hbv_len', *]
  · intro sm hpcm hrunm hvm_m ⟨hacp_m, hsp_m, htr_m, hx19_m, hx21_m, hx22_m, hx24_m, hx25_m, hx26_m, hx28_m, hx29_m, hvregs_m⟩
    exact hcont sm hpcm hrunm hsp_m htr_m hvm_m hacp_m
      hx19_m hx21_m hx22_m hx24_m hx25_m hx26_m hx28_m hx29_m hvregs_m

theorem fromPb_bsearch_insert_at_532_placed_sepWP [LibsignalPlacement] {A : RustAlloc}
    {ext : String → Option (State → State)} {target_pc : BitVec 64}
    (hmemmove : subroutine_ok ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext))
      (lsρ spqrMemmoveSym) (sessionMemmoveBoundedVmAcpSpec 0))
    (fsp cap ptr : BitVec 64) (vec : List Pt) (insertIdx : Nat) (pt : Pt)
    (hins : insertIdx ≤ vec.length) (hlt : vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr_nw : ptr.toNat + cap.toNat * 4 < 2 ^ 64)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_376).base + 532#64)
    (hstat : s.status = .Running)
    (hsp_align : s.spAligned = true)
    (hx19 : s.readReg64 .x19 = BitVec.ofNat 64 insertIdx)
    (hx20 : s.readReg64 .x20 = pt.y.value.zeroExtend 64)
    (hx22 : s.readReg64 .x22 = ptr)
    (hx26 : s.readReg64 .x26 = BitVec.ofNat 64 vec.length)
    (hx27 : BitVec.truncate 16 (s.readReg64 .x27) = pt.x.value)
    (hx29 : s.readReg64 .x29 = fsp + 448#64)
    (hcont : ∀ sf : State,
      sf.pc = (blkPl_376).base + 296#64 →
      sf.status = .Running →
      sf.sp = s.sp →
      sf.trace = s.trace →
      VmPreserved s sf →
      AllocCallPreserved s sf →
      sf.readReg64 .x19 = 1#64 →
      sf.readReg64 .x21 = s.readReg64 .x21 →
      sf.readReg64 .x22 = ptr →
      sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x26 = BitVec.ofNat 64 (vec.length + 1) →
      sf.readReg64 .x28 = s.readReg64 .x28 →
      sf.readReg64 .x29 = fsp + 448#64 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf
        (tempVecPtAt A fsp cap ptr { vec := vec.take insertIdx ++ (pt :: vec.drop insertIdx) } ∗
          stackAt s.sp 0 ∗ P)
        post) :
    SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc s
      (tempVecPtAt A fsp cap ptr { vec := vec } ∗ stackAt s.sp 0 ∗ P)
      post := by
  have hmem := @fromPb_bsearch_memmove_insert_placed_sepWP _ A ext target_pc hmemmove fsp cap ptr vec insertIdx pt
  have hend := @fromPb_bsearch_end_insert_placed_sepWP _ A ext target_pc fsp cap ptr vec insertIdx pt
  have hlsl_ins : (BitVec.ofNat 64 insertIdx) <<< 2 = BitVec.ofNat 64 (4 * insertIdx) :=
    bv64_lsl2_ofNat (by omega)
  have hsub_ins : BitVec.ofNat 64 vec.length - BitVec.ofNat 64 insertIdx =
      BitVec.ofNat 64 (vec.length - insertIdx) :=
    bv64_sub_ofNat hins (by omega)
  wp_steps 3
  rw [bv64_ule_ofNat (by omega) (by omega)]
  rcases Nat.eq_or_lt_of_le hins with hins_eq | hins_lt
  · have hle_t : vec.length ≤ insertIdx := by omega
    simp only [hle_t, decide_true, ↓reduceIte]
    refine hend hins_eq hlt hcap _ (stackAt s.sp 0 ∗ P) post
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hstat])
      (by simp [wp_norm, arm64_norm, hx20])
      (by simp [wp_norm, arm64_norm, hx22])
      (by simp [wp_norm, arm64_norm, hx22, hx19, hlsl_ins])
      (by simp [wp_norm, arm64_norm, hx26])
      (by simpa [wp_norm, arm64_norm] using hx27)
      (by simp [wp_norm, arm64_norm, hx29])
      (fun sf hpc_f hstat_f hsp_f htr_f hvm_f hacp_f hx19_f hx21_f hx22_f hx24_f hx25_f hx26_f hx28_f hx29_f hvregs_f => ?_)
    apply hcont sf hpc_f hstat_f
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact (by simp [wp_norm, arm64_norm] : VmPreserved s _).trans hvm_f
    · exact (by simp [wp_norm, arm64_norm] : AllocCallPreserved s _).trans hacp_f
    · exact hx19_f
    · simpa [wp_norm, arm64_norm] using hx21_f
    · exact hx22_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · exact hx26_f
    · simpa [wp_norm, arm64_norm] using hx28_f
    · exact hx29_f
    · simpa [wp_norm, arm64_norm] using hvregs_f
  · have hle_f : ¬ vec.length ≤ insertIdx := by omega
    simp only [hle_f, decide_false, Bool.false_eq_true, ↓reduceIte]
    refine hmem hins_lt hlt hcap hptr_nw _ P post
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hstat])
      (by simpa [wp_norm, arm64_norm] using hsp_align)
      (by simp [wp_norm, arm64_norm, hx26, hx19, hsub_ins])
      (by simp [wp_norm, arm64_norm, hx20])
      (by simp [wp_norm, arm64_norm, hx22])
      (by simp [wp_norm, arm64_norm, hx22, hx19, hlsl_ins])
      (by simp [wp_norm, arm64_norm, hx26])
      (by simpa [wp_norm, arm64_norm] using hx27)
      (by simp [wp_norm, arm64_norm, hx29])
      (fun sf hpc_f hstat_f hsp_f htr_f hvm_f hacp_f hx19_f hx21_f hx22_f hx24_f hx25_f hx26_f hx28_f hx29_f hvregs_f => ?_)
    apply hcont sf hpc_f hstat_f
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact (by simp [wp_norm, arm64_norm] : VmPreserved s _).trans hvm_f
    · exact (by simp [wp_norm, arm64_norm] : AllocCallPreserved s _).trans hacp_f
    · exact hx19_f
    · simpa [wp_norm, arm64_norm] using hx21_f
    · exact hx22_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · exact hx26_f
    · simpa [wp_norm, arm64_norm] using hx28_f
    · exact hx29_f
    · simpa [wp_norm, arm64_norm] using hvregs_f

theorem fromPb_bsearchReplace_placed_sepWP [LibsignalPlacement] {A : RustAlloc}
    {ext : String → Option (State → State)} {target_pc : BitVec 64}
    (hmemmove : subroutine_ok ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext))
      (lsρ spqrMemmoveSym) (sessionMemmoveBoundedVmAcpSpec 0))
    (fsp cap ptr : BitVec 64) (s : SortedSetPt) (pt : Pt)
    (h1 : 1 ≤ s.vec.length) (hlt_cap : s.vec.length < cap.toNat)
    (hcap : cap.toNat * 4 < 2 ^ 63) (hptr_nw : ptr.toNat + cap.toNat * 4 < 2 ^ 64)
    (st : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : st.pc = (blkPl_376).base + 432#64)
    (hrun : st.status = .Running)
    (hsp_al : st.spAligned = true)
    (hx19 : st.readReg64 .x19 = 1#64)
    (hx20 : st.readReg64 .x20 = pt.y.value.zeroExtend 64)
    (hx22 : st.readReg64 .x22 = ptr)
    (hx26 : st.readReg64 .x26 = BitVec.ofNat 64 s.vec.length)
    (hx27 : BitVec.truncate 16 (st.readReg64 .x27) = pt.x.value)
    (hx29 : st.readReg64 .x29 = fsp + 448#64)
    (hnext : ∀ sf : State,
      sf.pc = (blkPl_376).base + 296#64 →
      sf.status = .Running →
      sf.sp = st.sp →
      sf.trace = st.trace →
      VmPreserved st sf →
      AllocCallPreserved st sf →
      sf.readReg64 .x19 = 1#64 →
      sf.readReg64 .x21 = st.readReg64 .x21 →
      sf.readReg64 .x22 = ptr →
      sf.readReg64 .x24 = st.readReg64 .x24 →
      sf.readReg64 .x25 = st.readReg64 .x25 →
      sf.readReg64 .x26 = BitVec.ofNat 64 (bsearchReplace s pt).vec.length →
      sf.readReg64 .x28 = st.readReg64 .x28 →
      sf.readReg64 .x29 = fsp + 448#64 →
      calleeSavedVRegs sf = calleeSavedVRegs st →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf
        (tempVecPtAt A fsp cap ptr (bsearchReplace s pt) ∗ stackAt st.sp 0 ∗ P)
        post) :
    SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc st
      (tempVecPtAt A fsp cap ptr s ∗ stackAt st.sp 0 ∗ P)
      post := by
  unfold tempVecPtAt
  refine SepWP.weaken_pre
    (P' := ptSliceAt ptr s.vec ∗
      (((fsp + 416#64) ↦₆₄ cap) ∗ ((fsp + 416#64 + 8#64) ↦₆₄ ptr) ∗
        ((fsp + 416#64 + 16#64) ↦₆₄ BitVec.ofNat 64 s.vec.length) ∗
        A.live ptr (cap.toNat * 4) 2 ∗
        memRegion (ptr + BitVec.ofNat 64 (s.vec.length * 4)) ((cap.toNat - s.vec.length) * 4) ∗
        stackAt st.sp 0 ∗ P))
    (Entails.of_eq (by sep_ac_rfl)) ?_
  refine fromPb_bsearch_to_492_placed_sepWP h1 (by omega) st _ _ hpc hrun hx22 hx26 hx27
    (fun s1 hpc1 hrun1 hsp1 htr1 hvm1 hacp1 hx22_1 hx8_1 hx19_1 hx20_1 hx21_1 hx24_1 hx25_1 hx26_1 hx27_1 hx28_1 hx29_1 hvregs_1 => ?_)
  have hsp1_al : s1.spAligned = true := by
    unfold State.spAligned at hsp_al ⊢; rwa [hsp1]
  let base := bsearchLoop s.vec pt.x.value 0 s.vec.length
  change s1.readReg64 .x8 = BitVec.ofNat 64 base at hx8_1
  have ⟨_, hb_lt0⟩ := bsearchLoop_bounds s.vec pt.x.value 0 s.vec.length h1 (by omega)
  have hb_lt : base < s.vec.length := by omega
  have hb_get : s.vec[base]?.getD default = s.vec[base]'hb_lt := by
    rw [List.getElem?_eq_getElem hb_lt, Option.getD_some]
  let baseX := (s.vec[base]'hb_lt).x.value
  have hlsl_base : (BitVec.ofNat 64 base) <<< 2 = BitVec.ofNat 64 (4 * base) :=
    bv64_lsl2_ofNat (by omega)
  have huxth_1 : BitVec.zeroExtend 32 (BitVec.truncate 16 (s1.readReg64 .x27)) = pt.x.value.zeroExtend 32 := by
    rw [hx27_1, hx27]
  unfold bsearchReplace at hnext
  dsimp only at hnext
  rw [hb_get] at hnext
  by_cases heq : ((s.vec[base]'hb_lt).x.value == pt.x.value) = true
  · clear hptr_nw
    simp only [heq, ↓reduceIte] at hnext
    have hbaseX_eq : (s.vec[base]'hb_lt).x.value = pt.x.value := beq_iff_eq.mp heq
    rw [ptSliceAt_focus s.vec base ptr hb_lt]
    unfold ptAt
    have hreasm := reassemble_tempVecPtAt_set A fsp cap ptr s.vec base pt hb_lt
    have hlen_set : (s.vec.set base pt).length = s.vec.length := List.length_set
    refine seq_vm_clean (mid := (blkPl_376).base + 296#64)
      (P_mid := tempVecPtAt A fsp cap ptr { vec := s.vec.set base pt } ∗ stackAt st.sp 0 ∗ P)
      (Q := fun sm =>
        AllocCallPreserved s1 sm ∧
        sm.sp = st.sp ∧
        sm.trace = st.trace ∧
        sm.readReg64 .x19 = 1#64 ∧
        sm.readReg64 .x21 = st.readReg64 .x21 ∧
        sm.readReg64 .x22 = ptr ∧
        sm.readReg64 .x24 = st.readReg64 .x24 ∧
        sm.readReg64 .x25 = st.readReg64 .x25 ∧
        sm.readReg64 .x26 = BitVec.ofNat 64 (s.vec.set base pt).length ∧
        sm.readReg64 .x28 = st.readReg64 .x28 ∧
        sm.readReg64 .x29 = fsp + 448#64 ∧
        calleeSavedVRegs sm = calleeSavedVRegs st)
      ?_ ?_
    · by_vm_steps
      wp_steps 6
      refine SepWP.weaken_pre
        (P' := tempVecPtAt A fsp cap ptr { vec := s.vec.set base pt } ∗ stackAt st.sp 0 ∗ P)
        (by rw [hbaseX_eq]
            refine Entails.trans ?_ (sepConj_mono_left hreasm)
            exact Entails.of_eq (by sep_ac_rfl)) ?_
      apply SepWP.done (by simp [wp_norm, arm64_norm]) (by simp [wp_norm, arm64_norm, *])
      refine ⟨by simp [wp_norm, arm64_norm, *], Entails.refl _, ?_⟩
      simp [wp_norm, arm64_norm, hlen_set, *]
    · intro sm hpcm hrunm hvm2 ⟨hacp2, hsp_m, htr_m, hx19_m, hx21_m, hx22_m, hx24_m, hx25_m, hx26_m, hx28_m, hx29_m, hvregs_m⟩
      exact hnext sm hpcm hrunm hsp_m htr_m (hvm1.trans hvm2) (hacp1.trans hacp2)
        hx19_m hx21_m hx22_m hx24_m hx25_m hx26_m hx28_m hx29_m hvregs_m
  · simp only [heq, Bool.false_eq_true, ↓reduceIte] at hnext
    let insertIdx := if baseX.toNat < pt.x.value.toNat then base + 1 else base
    have hins_le : insertIdx ≤ s.vec.length := by dsimp [insertIdx]; split_ifs <;> omega
    have hcap_ne : ¬ s.vec.length = cap.toNat := by omega
    have hfold_slice :
        ((ptSliceAt ptr (List.take base s.vec) ∗
          ((ptr + BitVec.ofNat 64 (4 * base)) ↦₁₆ (s.vec[base]'hb_lt).x.value ∗
            (ptr + BitVec.ofNat 64 (4 * base) + 2#64) ↦₁₆ (s.vec[base]'hb_lt).y.value) ∗
          ptSliceAt (ptr + BitVec.ofNat 64 (4 * (base + 1))) (List.drop (base + 1) s.vec)) ∗
          (((fsp + 416#64) ↦₆₄ cap) ∗ ((fsp + 416#64 + 8#64) ↦₆₄ ptr) ∗
            ((fsp + 416#64 + 16#64) ↦₆₄ BitVec.ofNat 64 s.vec.length) ∗
            A.live ptr (cap.toNat * 4) 2 ∗
            memRegion (ptr + BitVec.ofNat 64 (s.vec.length * 4)) ((cap.toNat - s.vec.length) * 4) ∗
            stackAt st.sp 0 ∗ P)) =
        (tempVecPtAt A fsp cap ptr { vec := s.vec } ∗ stackAt st.sp 0 ∗ P) := by
      unfold tempVecPtAt
      change ((ptSliceAt ptr (List.take base s.vec) ∗
        ptAt (s.vec[base]'hb_lt) (ptr + BitVec.ofNat 64 (4 * base)) ∗
        ptSliceAt (ptr + BitVec.ofNat 64 (4 * (base + 1))) (List.drop (base + 1) s.vec)) ∗ _) = _
      rw [← ptSliceAt_focus s.vec base ptr hb_lt]
      sep_ac_rfl
    have hins532 := @fromPb_bsearch_insert_at_532_placed_sepWP _ A ext target_pc hmemmove fsp cap ptr
      s.vec insertIdx pt hins_le hlt_cap hcap hptr_nw
    rw [ptSliceAt_focus s.vec base ptr hb_lt]
    unfold ptAt
    wp_steps 4
    rw [bv32_bne_zeroExtend16, show ((s.vec[base]'hb_lt).x.value == pt.x.value) = false from
      Bool.eq_false_iff.mpr heq]
    simp only [Bool.not_false, ↓reduceIte]
    wp_steps 4
    rw [hfold_slice, bv64_beq_cap_ofNat (by omega)]
    simp only [hcap_ne, decide_false, Bool.false_eq_true, ↓reduceIte]
    rw [← hsp1]
    refine hins532 _ P _
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hrun1])
      (by simpa [wp_norm, arm64_norm] using hsp1_al)
      (by simp only [wp_norm, arm64_norm, hx27_1, hx27]
          exact cinc_insertIdx_eq baseX pt.x.value base)
      (by simp [wp_norm, arm64_norm, hx20_1, hx20])
      (by simp [wp_norm, arm64_norm, hx22_1, hx22])
      (by simp [wp_norm, arm64_norm, hx26_1, hx26])
      (by simpa [wp_norm, arm64_norm, hx27_1] using hx27)
      (by simp [wp_norm, arm64_norm, hx29_1, hx29])
      (fun sf hpc_f hrun_f hsp_f htr_f hvm_f hacp_f hx19_f hx21_f hx22_f hx24_f hx25_f hx26_f hx28_f hx29_f hvregs_f => ?_)
    have hsp_f' : sf.sp = st.sp := by
      simpa [wp_norm, arm64_norm, hsp1] using hsp_f
    rw [← hsp_f, hsp_f']
    have hlen_ins : (s.vec.take insertIdx ++ (pt :: s.vec.drop insertIdx)).length = s.vec.length + 1 := by
      rw [List.length_append, List.length_take_of_le hins_le, List.length_cons, List.length_drop]
      omega
    have htr_f' : sf.trace = st.trace := by
      have htr_mid : sf.trace = s1.trace := by simpa [wp_norm, arm64_norm] using htr_f
      exact htr_mid.trans htr1
    have hvm_tot : VmPreserved st sf :=
      hvm1.trans ((by simp [wp_norm, arm64_norm] : VmPreserved s1 _).trans hvm_f)
    have hacp_tot : AllocCallPreserved st sf :=
      hacp1.trans ((by simp [wp_norm, arm64_norm] : AllocCallPreserved s1 _).trans hacp_f)
    apply hnext sf hpc_f hrun_f hsp_f' htr_f' hvm_tot hacp_tot hx19_f
    · rw [hx21_f]; simpa [wp_norm, arm64_norm] using hx21_1
    · exact hx22_f
    · rw [hx24_f]; simpa [wp_norm, arm64_norm] using hx24_1
    · rw [hx25_f]; simpa [wp_norm, arm64_norm] using hx25_1
    · change sf.readReg64 .x26 = BitVec.ofNat 64 (s.vec.take insertIdx ++ (pt :: s.vec.drop insertIdx)).length
      rw [hlen_ins]; exact hx26_f
    · rw [hx28_f]; simpa [wp_norm, arm64_norm] using hx28_1
    · exact hx29_f
    · rw [hvregs_f]; simpa [wp_norm, arm64_norm] using hvregs_1

/-! ## Placed Single-Point `bsearchPush` (`+320 -> +296`) -/

theorem fromPb_bsearch_push_empty_at_400_placed_sepWP [LibsignalPlacement] {A : RustAlloc}
    {ext : String → Option (State → State)} {target_pc : BitVec 64}
    (fsp cap ptr : BitVec 64) (pt : Pt)
    (hlt0 : 0 < cap.toNat) (hcap : cap.toNat * 4 < 2 ^ 63)
    (s : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : s.pc = (blkPl_376).base + 400#64)
    (hstat : s.status = .Running)
    (hx19 : s.readReg64 .x19 = 1#64)
    (hx20 : s.readReg64 .x20 = pt.y.value.zeroExtend 64)
    (hx27 : BitVec.truncate 16 (s.readReg64 .x27) = pt.x.value)
    (hx29 : s.readReg64 .x29 = fsp + 448#64)
    (hcont : ∀ sf : State,
      sf.pc = (blkPl_376).base + 296#64 →
      sf.status = .Running →
      sf.sp = s.sp →
      sf.trace = s.trace →
      VmPreserved s sf →
      AllocCallPreserved s sf →
      sf.readReg64 .x19 = 1#64 →
      sf.readReg64 .x21 = s.readReg64 .x21 →
      sf.readReg64 .x22 = ptr →
      sf.readReg64 .x24 = s.readReg64 .x24 →
      sf.readReg64 .x25 = s.readReg64 .x25 →
      sf.readReg64 .x26 = 1#64 →
      sf.readReg64 .x28 = s.readReg64 .x28 →
      sf.readReg64 .x29 = fsp + 448#64 →
      calleeSavedVRegs sf = calleeSavedVRegs s →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf
        (tempVecPtAt A fsp cap ptr { vec := [pt] } ∗ P) post) :
    SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc s
      (tempVecPtAt A fsp cap ptr { vec := [] } ∗ P) post := by
  have hcap_ne : cap ≠ 0#64 := by
    intro hc; subst hc
    have h0 : (0#64 : BitVec 64).toNat = 0 := rfl
    omega
  have hbeq0 : (cap == 0#64) = false := beq_false_of_ne hcap_ne
  unfold tempVecPtAt
  dsimp only [List.length_nil]
  have hsplit := memRegion_spare_split_one (len := 0) ptr hlt0 hcap
  rw [hsplit]
  wp_pull_exists
  have hreasm := reassemble_tempVecPtAt_snoc A fsp cap ptr [] pt
  dsimp only [List.length_nil, List.nil_append, Nat.zero_add, Nat.mul_zero] at hreasm
  refine seq_vm_clean (mid := (blkPl_376).base + 296#64)
    (P_mid := tempVecPtAt A fsp cap ptr { vec := [pt] } ∗ P)
    (Q := fun sm =>
      AllocCallPreserved s sm ∧
      sm.sp = s.sp ∧
      sm.trace = s.trace ∧
      sm.readReg64 .x19 = 1#64 ∧
      sm.readReg64 .x21 = s.readReg64 .x21 ∧
      sm.readReg64 .x22 = ptr ∧
      sm.readReg64 .x24 = s.readReg64 .x24 ∧
      sm.readReg64 .x25 = s.readReg64 .x25 ∧
      sm.readReg64 .x26 = 1#64 ∧
      sm.readReg64 .x28 = s.readReg64 .x28 ∧
      sm.readReg64 .x29 = fsp + 448#64 ∧
      calleeSavedVRegs sm = calleeSavedVRegs s)
    ?_ ?_
  · by_vm_steps
    wp_steps 8
    refine SepWP.weaken_pre
      (P' := tempVecPtAt A fsp cap ptr { vec := [pt] } ∗ P)
      (by refine Entails.trans ?_ (sepConj_mono_left hreasm)
          exact Entails.of_eq (by sep_ac_rfl)) ?_
    apply SepWP.done (by simp [wp_norm, arm64_norm]) (by simp [wp_norm, arm64_norm, *])
    refine ⟨by simp [wp_norm, arm64_norm, *], Entails.refl _, ?_⟩
    simp [wp_norm, arm64_norm, *]
  · intro sm hpcm hrunm hvm_m ⟨hacp_m, hsp_m, htr_m, hx19_m, hx21_m, hx22_m, hx24_m, hx25_m, hx26_m, hx28_m, hx29_m, hvregs_m⟩
    exact hcont sm hpcm hrunm hsp_m htr_m hvm_m hacp_m
      hx19_m hx21_m hx22_m hx24_m hx25_m hx26_m hx28_m hx29_m hvregs_m

theorem fromPb_bsearchPush_at_320_placed_sepWP [LibsignalPlacement] {A : RustAlloc}
    {ext : String → Option (State → State)} {target_pc : BitVec 64}
    (hmemmove : subroutine_ok ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext))
      (lsρ spqrMemmoveSym) (sessionMemmoveBoundedVmAcpSpec 0))
    (fsp cap ptr : BitVec 64) (s : SortedSetPt) (pt : Pt)
    (hlt_cap : s.vec.length < cap.toNat) (hcap : cap.toNat * 4 < 2 ^ 63)
    (hptr_nw : ptr.toNat + cap.toNat * 4 < 2 ^ 64)
    (hlen : s.vec.length ≤ 65536)
    (st : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : st.pc = (blkPl_376).base + 320#64)
    (hrun : st.status = .Running)
    (hsp_al : st.spAligned = true)
    (hx19 : st.readReg64 .x19 = 1#64)
    (hx20 : st.readReg64 .x20 = pt.y.value.zeroExtend 64)
    (hx22 : st.readReg64 .x22 = ptr)
    (hx26 : st.readReg64 .x26 = BitVec.ofNat 64 s.vec.length)
    (hx27 : BitVec.truncate 16 (st.readReg64 .x27) = pt.x.value)
    (hx29 : st.readReg64 .x29 = fsp + 448#64)
    (hnext : ∀ sf : State,
      sf.pc = (blkPl_376).base + 296#64 →
      sf.status = .Running →
      sf.sp = st.sp →
      sf.trace = st.trace →
      VmPreserved st sf →
      AllocCallPreserved st sf →
      sf.readReg64 .x19 = 1#64 →
      sf.readReg64 .x21 = st.readReg64 .x21 →
      sf.readReg64 .x22 = ptr →
      sf.readReg64 .x24 = st.readReg64 .x24 →
      sf.readReg64 .x25 = st.readReg64 .x25 →
      sf.readReg64 .x26 = BitVec.ofNat 64 (bsearchPush s pt).vec.length →
      sf.readReg64 .x28 = st.readReg64 .x28 →
      sf.readReg64 .x29 = fsp + 448#64 →
      calleeSavedVRegs sf = calleeSavedVRegs st →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf
        (tempVecPtAt A fsp cap ptr (bsearchPush s pt) ∗ stackAt st.sp 0 ∗ P)
        post) :
    SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc st
      (tempVecPtAt A fsp cap ptr s ∗ stackAt st.sp 0 ∗ P)
      post := by
  by_cases h1 : 1 ≤ s.vec.length
  · let lastIdx := s.vec.length - 1
    have hlast_lt : lastIdx < s.vec.length := by omega
    let lastPt := s.vec[lastIdx]'hlast_lt
    have hlast_eq : s.vec.getLast? = some lastPt := by
      rw [List.getLast?_eq_getElem?, List.getElem?_eq_getElem hlast_lt]
    have hne0 : (BitVec.ofNat 64 s.vec.length == 0#64) = false := bv64_ne_zero_of_pos h1 hlen
    have hlsl_len : (BitVec.ofNat 64 s.vec.length) <<< 2 = BitVec.ofNat 64 (4 * s.vec.length) :=
      bv64_lsl2_ofNat (by omega)
    have hsub4 := ptr_add_len_sub4 ptr h1 hlen
    have hsub2 := ptr_add_len_sub2 ptr h1 hlen
    unfold bsearchPush at hnext
    rw [hlast_eq] at hnext
    dsimp only at hnext
    cases hcmp : Pt.cmp pt lastPt with
    | eq =>
      clear hptr_nw
      rw [hcmp] at hnext
      dsimp only at hnext
      have hset_eq : s.vec.dropLast ++ [pt] = s.vec.set lastIdx pt :=
        dropLast_append_singleton_eq_set s.vec pt h1
      rw [hset_eq] at hnext
      have hcmp' : pt.x.value.toNat = (s.vec[lastIdx]'hlast_lt).x.value.toNat :=
        compare_eq_iff_eq.mp hcmp
      have hule1 :
          (BitVec.zeroExtend 32 (s.vec[lastIdx]'hlast_lt).x.value).ule
            (BitVec.zeroExtend 32 pt.x.value) = true := by
        rw [bv32_ule_zeroExtend16, decide_eq_true_eq]; omega
      have hule2 :
          (BitVec.zeroExtend 32 pt.x.value).ule
            (BitVec.zeroExtend 32 (s.vec[lastIdx]'hlast_lt).x.value) = true := by
        rw [bv32_ule_zeroExtend16, decide_eq_true_eq]; omega
      unfold tempVecPtAt
      rw [ptSliceAt_focus s.vec lastIdx ptr hlast_lt]
      unfold ptAt
      rw [← hsub2, ← hsub4]
      have hreasm := reassemble_tempVecPtAt_set A fsp cap ptr s.vec lastIdx pt hlast_lt
      have hlen_set : (s.vec.set lastIdx pt).length = s.vec.length := List.length_set
      refine seq_vm_clean (mid := (blkPl_376).base + 296#64)
        (P_mid := tempVecPtAt A fsp cap ptr { vec := s.vec.set lastIdx pt } ∗ stackAt st.sp 0 ∗ P)
        (Q := fun sm =>
          AllocCallPreserved st sm ∧
          sm.sp = st.sp ∧
          sm.trace = st.trace ∧
          sm.readReg64 .x19 = 1#64 ∧
          sm.readReg64 .x21 = st.readReg64 .x21 ∧
          sm.readReg64 .x22 = ptr ∧
          sm.readReg64 .x24 = st.readReg64 .x24 ∧
          sm.readReg64 .x25 = st.readReg64 .x25 ∧
          sm.readReg64 .x26 = BitVec.ofNat 64 (s.vec.set lastIdx pt).length ∧
          sm.readReg64 .x28 = st.readReg64 .x28 ∧
          sm.readReg64 .x29 = fsp + 448#64 ∧
          calleeSavedVRegs sm = calleeSavedVRegs st)
        ?_ ?_
      · by_vm_steps
        wp_steps 11
        rw [hsub4, hsub2]
        refine SepWP.weaken_pre
          (P' := tempVecPtAt A fsp cap ptr { vec := s.vec.set lastIdx pt } ∗ stackAt st.sp 0 ∗ P)
          (by refine Entails.trans ?_ (sepConj_mono_left hreasm)
              exact Entails.of_eq (by sep_ac_rfl)) ?_
        apply SepWP.done (by simp [wp_norm, arm64_norm]) (by simp [wp_norm, arm64_norm, *])
        refine ⟨by simp [wp_norm, arm64_norm, *], Entails.refl _, ?_⟩
        simp [wp_norm, arm64_norm, hlen_set, *]
      · intro sm hpcm hrunm hvm_m ⟨hacp_m, hsp_m, htr_m, hx19_m, hx21_m, hx22_m, hx24_m, hx25_m, hx26_m, hx28_m, hx29_m, hvregs_m⟩
        exact hnext sm hpcm hrunm hsp_m htr_m hvm_m hacp_m
          hx19_m hx21_m hx22_m hx24_m hx25_m hx26_m hx28_m hx29_m hvregs_m
    | lt =>
      rw [hcmp] at hnext
      dsimp only at hnext
      have hcmp' : pt.x.value.toNat < (s.vec[lastIdx]'hlast_lt).x.value.toNat :=
        compare_lt_iff_lt.mp hcmp
      have hule1 :
          (BitVec.zeroExtend 32 (s.vec[lastIdx]'hlast_lt).x.value).ule
            (BitVec.zeroExtend 32 pt.x.value) = false := by
        rw [bv32_ule_zeroExtend16, decide_eq_false_iff_not]; omega
      have hrep := @fromPb_bsearchReplace_placed_sepWP _ A ext target_pc hmemmove fsp cap ptr s pt h1 hlt_cap hcap hptr_nw
      unfold tempVecPtAt
      rw [ptSliceAt_focus s.vec lastIdx ptr hlast_lt]
      unfold ptAt
      rw [← hsub2, ← hsub4]
      wp_steps 11
      rw [hsub4, hsub2]
      have hfold_slice :
          ptSliceAt ptr (s.vec.take lastIdx) ∗
            (((ptr + BitVec.ofNat 64 (4 * lastIdx)) ↦₁₆ (s.vec[lastIdx]'hlast_lt).x.value) ∗
              ((ptr + BitVec.ofNat 64 (4 * lastIdx) + 2#64) ↦₁₆ (s.vec[lastIdx]'hlast_lt).y.value)) ∗
            ptSliceAt (ptr + BitVec.ofNat 64 (4 * (lastIdx + 1))) (s.vec.drop (lastIdx + 1)) =
          ptSliceAt ptr s.vec := by
        rw [ptSliceAt_focus s.vec lastIdx ptr hlast_lt]; rfl
      rw [hfold_slice]
      refine SepWP.weaken_pre (Entails.of_eq (by unfold tempVecPtAt; sep_ac_rfl))
        (hrep _ P _
          (by simp [wp_norm, arm64_norm])
          (by simp [wp_norm, arm64_norm, hrun])
          (by simpa [wp_norm, arm64_norm] using hsp_al)
          (by simp [wp_norm, arm64_norm, hx19])
          (by simp [wp_norm, arm64_norm, hx20])
          (by simp [wp_norm, arm64_norm, hx22])
          (by simp [wp_norm, arm64_norm, hx26])
          (by simpa [wp_norm, arm64_norm] using hx27)
          (by simp [wp_norm, arm64_norm, hx29])
          (fun sf hpc_f hrun_f hsp_f htr_f hvm_f hacp_f hx19_f hx21_f hx22_f hx24_f hx25_f hx26_f hx28_f hx29_f hvregs_f => ?_))
      apply hnext sf hpc_f hrun_f
      · simpa [wp_norm, arm64_norm] using hsp_f
      · simpa [wp_norm, arm64_norm] using htr_f
      · exact (by simp [wp_norm, arm64_norm] : VmPreserved st _).trans hvm_f
      · exact (by simp [wp_norm, arm64_norm] : AllocCallPreserved st _).trans hacp_f
      · exact hx19_f
      · simpa [wp_norm, arm64_norm] using hx21_f
      · exact hx22_f
      · simpa [wp_norm, arm64_norm] using hx24_f
      · simpa [wp_norm, arm64_norm] using hx25_f
      · exact hx26_f
      · simpa [wp_norm, arm64_norm] using hx28_f
      · exact hx29_f
      · simpa [wp_norm, arm64_norm] using hvregs_f
    | gt =>
      clear hptr_nw
      rw [hcmp] at hnext
      dsimp only at hnext
      have hcmp' : (s.vec[lastIdx]'hlast_lt).x.value.toNat < pt.x.value.toNat :=
        compare_gt_iff_gt.mp hcmp
      have hule1 :
          (BitVec.zeroExtend 32 (s.vec[lastIdx]'hlast_lt).x.value).ule
            (BitVec.zeroExtend 32 pt.x.value) = true := by
        rw [bv32_ule_zeroExtend16, decide_eq_true_eq]; omega
      have hule2 :
          (BitVec.zeroExtend 32 pt.x.value).ule
            (BitVec.zeroExtend 32 (s.vec[lastIdx]'hlast_lt).x.value) = false := by
        rw [bv32_ule_zeroExtend16, decide_eq_false_iff_not]; omega
      have hbeq_cap : (BitVec.ofNat 64 s.vec.length == cap) = false := by
        rw [bv64_beq_cap_ofNat (by omega), decide_eq_false_iff_not]; omega
      have hule_succ :
          (BitVec.ofNat 64 s.vec.length).ule (BitVec.ofNat 64 (s.vec.length + 1)) = true :=
        bv64_ule_succ (by omega)
      unfold tempVecPtAt
      rw [ptSliceAt_focus s.vec lastIdx ptr hlast_lt]
      unfold ptAt
      rw [← hsub2, ← hsub4]
      rw [memRegion_spare_split_one ptr hlt_cap hcap]
      wp_pull_exists
      have hfold_slice :
          ptSliceAt ptr (s.vec.take lastIdx) ∗
            (((ptr + BitVec.ofNat 64 (4 * lastIdx)) ↦₁₆ (s.vec[lastIdx]'hlast_lt).x.value) ∗
              ((ptr + BitVec.ofNat 64 (4 * lastIdx) + 2#64) ↦₁₆ (s.vec[lastIdx]'hlast_lt).y.value)) ∗
            ptSliceAt (ptr + BitVec.ofNat 64 (4 * (lastIdx + 1))) (s.vec.drop (lastIdx + 1)) =
          ptSliceAt ptr s.vec := by
        rw [ptSliceAt_focus s.vec lastIdx ptr hlast_lt]; rfl
      have hreasm := reassemble_tempVecPtAt_snoc A fsp cap ptr s.vec pt
      rw [← hfold_slice] at hreasm
      have hlen_snoc : (s.vec ++ [pt]).length = s.vec.length + 1 := by simp
      refine seq_vm_clean (mid := (blkPl_376).base + 296#64)
        (P_mid := tempVecPtAt A fsp cap ptr { vec := s.vec ++ [pt] } ∗ stackAt st.sp 0 ∗ P)
        (Q := fun sm =>
          AllocCallPreserved st sm ∧
          sm.sp = st.sp ∧
          sm.trace = st.trace ∧
          sm.readReg64 .x19 = 1#64 ∧
          sm.readReg64 .x21 = st.readReg64 .x21 ∧
          sm.readReg64 .x22 = ptr ∧
          sm.readReg64 .x24 = st.readReg64 .x24 ∧
          sm.readReg64 .x25 = st.readReg64 .x25 ∧
          sm.readReg64 .x26 = BitVec.ofNat 64 (s.vec ++ [pt]).length ∧
          sm.readReg64 .x28 = st.readReg64 .x28 ∧
          sm.readReg64 .x29 = fsp + 448#64 ∧
          calleeSavedVRegs sm = calleeSavedVRegs st)
        ?_ ?_
      · by_vm_steps
        wp_steps 19
        rw [hsub4, hsub2]
        refine SepWP.weaken_pre
          (P' := tempVecPtAt A fsp cap ptr { vec := s.vec ++ [pt] } ∗ stackAt st.sp 0 ∗ P)
          (by refine Entails.trans ?_ (sepConj_mono_left hreasm)
              exact Entails.of_eq (by sep_ac_rfl)) ?_
        apply SepWP.done (by simp [wp_norm, arm64_norm]) (by simp [wp_norm, arm64_norm, *])
        refine ⟨by simp [wp_norm, arm64_norm, *], Entails.refl _, ?_⟩
        simp [wp_norm, arm64_norm, hlen_snoc, *]
      · intro sm hpcm hrunm hvm_m ⟨hacp_m, hsp_m, htr_m, hx19_m, hx21_m, hx22_m, hx24_m, hx25_m, hx26_m, hx28_m, hx29_m, hvregs_m⟩
        exact hnext sm hpcm hrunm hsp_m htr_m hvm_m hacp_m
          hx19_m hx21_m hx22_m hx24_m hx25_m hx26_m hx28_m hx29_m hvregs_m
  · have hnil : s.vec = [] := List.eq_nil_iff_length_eq_zero.mpr (by omega)
    have hs_eq : s = { vec := [] } := by cases s; subst hnil; rfl
    subst hs_eq
    have hpush_nil : bsearchPush { vec := [] } pt = { vec := [pt] } := rfl
    rw [hpush_nil] at hnext
    have hpush400 := @fromPb_bsearch_push_empty_at_400_placed_sepWP _ A ext target_pc fsp cap ptr pt
      (by simpa using hlt_cap) hcap
    dsimp only [List.length_nil] at hx26
    wp_steps 1
    refine hpush400 _ (stackAt st.sp 0 ∗ P) _
      (by simp [wp_norm, arm64_norm])
      (by simp [wp_norm, arm64_norm, hrun])
      (by simp [wp_norm, arm64_norm, hx19])
      (by simp [wp_norm, arm64_norm, hx20])
      (by simpa [wp_norm, arm64_norm] using hx27)
      (by simp [wp_norm, arm64_norm, hx29])
      (fun sf hpc_f hrun_f hsp_f htr_f hvm_f hacp_f hx19_f hx21_f hx22_f hx24_f hx25_f hx26_f hx28_f hx29_f hvregs_f => ?_)
    apply hnext sf hpc_f hrun_f
    · simpa [wp_norm, arm64_norm] using hsp_f
    · simpa [wp_norm, arm64_norm] using htr_f
    · exact (by simp [wp_norm, arm64_norm] : VmPreserved st _).trans hvm_f
    · exact (by simp [wp_norm, arm64_norm] : AllocCallPreserved st _).trans hacp_f
    · exact hx19_f
    · simpa [wp_norm, arm64_norm] using hx21_f
    · exact hx22_f
    · simpa [wp_norm, arm64_norm] using hx24_f
    · simpa [wp_norm, arm64_norm] using hx25_f
    · exact hx26_f
    · simpa [wp_norm, arm64_norm] using hx28_f
    · exact hx29_f
    · simpa [wp_norm, arm64_norm] using hvregs_f

/-! ## `HookSat` Convenience Wrappers -/

theorem fromPb_bsearchPush_at_320_placed_sepWP_of_hookSat [LibsignalPlacement] {A : RustAlloc}
    {ext : String → Option (State → State)} {target_pc : BitVec 64}
    (hmemmove_sat : HookSat (Rust.withPanics ext) spqrMemmoveSym (sessionMemmoveBoundedVmAcpSpec 0))
    (fsp cap ptr : BitVec 64) (s : SortedSetPt) (pt : Pt)
    (hlt_cap : s.vec.length < cap.toNat) (hcap : cap.toNat * 4 < 2 ^ 63)
    (hptr_nw : ptr.toNat + cap.toNat * 4 < 2 ^ 64)
    (hlen : s.vec.length ≤ 65536)
    (st : State) (P : SepProp) (post : State → SepProp → Prop)
    (hpc : st.pc = (blkPl_376).base + 320#64)
    (hrun : st.status = .Running)
    (hsp_al : st.spAligned = true)
    (hx19 : st.readReg64 .x19 = 1#64)
    (hx20 : st.readReg64 .x20 = pt.y.value.zeroExtend 64)
    (hx22 : st.readReg64 .x22 = ptr)
    (hx26 : st.readReg64 .x26 = BitVec.ofNat 64 s.vec.length)
    (hx27 : BitVec.truncate 16 (st.readReg64 .x27) = pt.x.value)
    (hx29 : st.readReg64 .x29 = fsp + 448#64)
    (hnext : ∀ sf : State,
      sf.pc = (blkPl_376).base + 296#64 →
      sf.status = .Running →
      sf.sp = st.sp →
      sf.trace = st.trace →
      VmPreserved st sf →
      AllocCallPreserved st sf →
      sf.readReg64 .x19 = 1#64 →
      sf.readReg64 .x21 = st.readReg64 .x21 →
      sf.readReg64 .x22 = ptr →
      sf.readReg64 .x24 = st.readReg64 .x24 →
      sf.readReg64 .x25 = st.readReg64 .x25 →
      sf.readReg64 .x26 = BitVec.ofNat 64 (bsearchPush s pt).vec.length →
      sf.readReg64 .x28 = st.readReg64 .x28 →
      sf.readReg64 .x29 = fsp + 448#64 →
      calleeSavedVRegs sf = calleeSavedVRegs st →
      SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc sf
        (tempVecPtAt A fsp cap ptr (bsearchPush s pt) ∗ stackAt st.sp 0 ∗ P)
        post) :
    SepWP ((blkPC_376).rebase (blkPl_376).base (Rust.withPanics ext)) target_pc st
      (tempVecPtAt A fsp cap ptr s ∗ stackAt st.sp 0 ∗ P)
      post :=
  fromPb_bsearchPush_at_320_placed_sepWP (spqr_hook_ok_of_mem hmemmove_sat) fsp cap ptr s pt
    hlt_cap hcap hptr_nw hlen st P post hpc hrun hsp_al hx19 hx20 hx22 hx26 hx27 hx29 hnext

end LibsignalBinary.Proofs.SpqrV1.Poly.DecoderPb.FromPbInnerPlacedBudget
