# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2_task1 {C:/Users/Alan/Documents/UW/EE 371/lab2_task1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:43 on Jan 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2_task1" C:/Users/Alan/Documents/UW/EE 371/lab2_task1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 18:19:43 on Jan 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2_task1 {C:/Users/Alan/Documents/UW/EE 371/lab2_task1/ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:43 on Jan 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2_task1" C:/Users/Alan/Documents/UW/EE 371/lab2_task1/ram.sv 
# -- Compiling module ram
# -- Compiling module ram_testbench
# 
# Top level modules:
# 	ram_testbench
# End time: 18:19:43 on Jan 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2_task1 {C:/Users/Alan/Documents/UW/EE 371/lab2_task1/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:43 on Jan 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2_task1" C:/Users/Alan/Documents/UW/EE 371/lab2_task1/display.sv 
# -- Compiling module display
# -- Compiling module display_testbench
# 
# Top level modules:
# 	display_testbench
# End time: 18:19:43 on Jan 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 18:19:46 on Jan 30,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.ram
# Loading work.display
add wave -position end  sim:/DE1_SoC_testbench/clk
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Alan  Hostname: DESKTOP-EL406ML  ProcessID: 2252
#           Attempting to use alternate WLF file "./wlft27g5af".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft27g5af
run -all
# ** Note: $stop    : C:/Users/Alan/Documents/UW/EE 371/lab2_task1/DE1_SoC.sv(45)
#    Time: 1150 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/Alan/Documents/UW/EE 371/lab2_task1/DE1_SoC.sv line 45
# End time: 19:36:15 on Jan 30,2022, Elapsed time: 1:16:29
# Errors: 0, Warnings: 2
