// Seed: 2359852575
module module_0 (
    input tri   id_0,
    input wire  id_1,
    input tri   id_2,
    input uwire id_3,
    input tri1  id_4,
    input wor   id_5,
    input uwire id_6,
    input tri1  id_7
);
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5
    , id_9,
    input supply1 id_6,
    output tri0 id_7
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_6,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0
    , id_15,
    input wand id_1,
    output supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wire id_5,
    input uwire id_6,
    input wire id_7,
    output wire id_8,
    output supply0 id_9,
    output tri1 id_10,
    output uwire id_11,
    input tri1 id_12,
    output wire id_13
);
  assign id_3 = id_5;
  logic id_16 = id_5;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0,
      id_5,
      id_1,
      id_1,
      id_5,
      id_4
  );
endmodule
