Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (lin64) Build 1056140 Thu Oct 30 16:30:39 MDT 2014
| Date             : Sat Nov 15 12:44:42 2014
| Host             : bunker running 64-bit Ubuntu 14.04.1 LTS
| Command          : report_power -file zed_wrapper_power_routed.rpt -pb zed_wrapper_power_summary_routed.pb
| Design           : zed_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.494 |
| Dynamic (W)              | 1.363 |
| Device Static (W)        | 0.131 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 67.8  |
| Junction Temperature (C) | 42.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        5 |       --- |             --- |
| Slice Logic              |     0.011 |    17150 |       --- |             --- |
|   LUT as Logic           |     0.010 |     5262 |     17600 |           29.89 |
|   Register               |    <0.001 |     8494 |     35200 |           24.13 |
|   LUT as Shift Register  |    <0.001 |      533 |      6000 |            8.88 |
|   CARRY4                 |    <0.001 |      181 |      4400 |            4.11 |
|   F7/F8 Muxes            |    <0.001 |      191 |     17600 |            1.08 |
|   LUT as Distributed RAM |    <0.001 |      264 |      6000 |            4.40 |
|   Others                 |     0.000 |      929 |       --- |             --- |
| Signals                  |     0.016 |    11924 |       --- |             --- |
| Block RAM                |    <0.001 |        7 |        60 |           11.66 |
| PS7                      |     1.310 |        1 |       --- |             --- |
| Static Power             |     0.131 |          |           |                 |
| Total                    |     1.494 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.053 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.421 |       0.393 |      0.028 |
| Vccpaux   |       1.800 |     0.045 |       0.034 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+--------------------------------------------------------+-----------------+
| Clock                                                   | Domain                                                 | Constraint (ns) |
+---------------------------------------------------------+--------------------------------------------------------+-----------------+
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE_temp                    |            60.0 |
| clk_fpga_0                                              | zed_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK                           |            30.0 |
+---------------------------------------------------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| zed_wrapper                                                             |     1.363 |
|   dbg_hub                                                               |     0.003 |
|     inst                                                                |     0.003 |
|       UUT_MASTER                                                        |     0.002 |
|         U_ICON_INTERFACE                                                |     0.001 |
|           U_CMD1                                                        |    <0.001 |
|           U_CMD2                                                        |    <0.001 |
|           U_CMD3                                                        |    <0.001 |
|           U_CMD4                                                        |    <0.001 |
|           U_CMD5                                                        |    <0.001 |
|           U_CMD6_RD                                                     |    <0.001 |
|             U_RD_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst                       |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gr1.rfwft                                       |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD6_WR                                                     |    <0.001 |
|             U_WR_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst                       |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD7_STAT                                                   |    <0.001 |
|           U_STATIC_STATUS                                               |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                       |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                  |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                           |    <0.001 |
|           U_CLR_ERROR_FLAG                                              |    <0.001 |
|           U_RD_ABORT_FLAG                                               |    <0.001 |
|           U_RD_REQ_FLAG                                                 |    <0.001 |
|           U_TIMER                                                       |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                   |    <0.001 |
|           U_RD_DIN_BUS_MUX                                              |    <0.001 |
|       U_ICON                                                            |    <0.001 |
|         U_CMD                                                           |    <0.001 |
|         U_STAT                                                          |    <0.001 |
|         U_SYNC                                                          |    <0.001 |
|       bscan_inst                                                        |    <0.001 |
|   zed_i                                                                 |     1.361 |
|     EdXel_0                                                             |     0.006 |
|       inst                                                              |     0.006 |
|         EdXel_v1_1_S00_AXI_inst                                         |     0.006 |
|           genblk1[0].U                                                  |    <0.001 |
|           genblk1[1].U                                                  |    <0.001 |
|     ila_0                                                               |     0.014 |
|       inst                                                              |     0.014 |
|         ila_core_inst                                                   |     0.014 |
|           ila_trace_memory_inst                                         |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                    |    <0.001 |
|               inst_blk_mem_gen                                          |    <0.001 |
|                 gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                   valid.cstr                                            |    <0.001 |
|                     ramloop[0].ram.r                                    |    <0.001 |
|                       prim_noinit.ram                                   |    <0.001 |
|                     ramloop[1].ram.r                                    |    <0.001 |
|                       prim_noinit.ram                                   |    <0.001 |
|                     ramloop[2].ram.r                                    |    <0.001 |
|                       prim_noinit.ram                                   |    <0.001 |
|                     ramloop[3].ram.r                                    |    <0.001 |
|                       prim_noinit.ram                                   |    <0.001 |
|           u_ila_cap_ctrl                                                |    <0.001 |
|             U_CDONE                                                     |    <0.001 |
|             U_NS0                                                       |    <0.001 |
|             U_NS1                                                       |    <0.001 |
|             u_cap_addrgen                                               |    <0.001 |
|               U_CMPRESET                                                |    <0.001 |
|               u_cap_sample_counter                                      |    <0.001 |
|                 U_SCE                                                   |    <0.001 |
|                 U_SCMPCE                                                |    <0.001 |
|                 U_SCRST                                                 |    <0.001 |
|                 u_scnt_cmp                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|               u_cap_window_counter                                      |    <0.001 |
|                 U_WCE                                                   |    <0.001 |
|                 U_WHCMPCE                                               |    <0.001 |
|                 U_WLCMPCE                                               |    <0.001 |
|                 u_wcnt_hcmp                                             |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|                 u_wcnt_lcmp                                             |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|           u_ila_regs                                                    |     0.010 |
|             MU_SRL[0].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                       |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                        |    <0.001 |
|             MU_STATUS[10].mu_tpid_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[10].mu_width_reg                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[11].mu_tpid_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[12].mu_tpid_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[13].mu_tpid_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[14].mu_tpid_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[15].mu_tpid_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[17].mu_tpid_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[18].mu_tpid_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[1].mu_width_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[2].mu_width_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[3].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[4].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[5].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[6].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[7].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[8].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[9].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                        |    <0.001 |
|             U_XSDB_SLAVE                                                |     0.002 |
|             reg_0                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_1                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_10                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_13                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_14                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_15                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_16                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_17                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_18                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_19                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_1a                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_2                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_3                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_4                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_6                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_7                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_8                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_80                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_81                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_82                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_83                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_84                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_85                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_88d                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_88f                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_9                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_a                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_c                                                       |     0.000 |
|               I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|             reg_e                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_srl_fff                                                 |    <0.001 |
|             reg_stream_ffd                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_stream_ffe                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           u_ila_reset_ctrl                                              |    <0.001 |
|             arm_detection_inst                                          |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                  |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                 |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                 |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                |    <0.001 |
|             halt_detection_inst                                         |    <0.001 |
|           u_trig                                                        |     0.002 |
|             U_TM                                                        |     0.002 |
|               G_NMU[0].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[10].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[11].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[12].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[13].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[14].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[15].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[16].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[17].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[18].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[1].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[2].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[3].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[4].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[5].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[6].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[7].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[8].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[9].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|             genblk1[0].U_TC                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|           xsdb_memory_read_inst                                         |    <0.001 |
|     ila_1                                                               |     0.009 |
|       inst                                                              |     0.009 |
|         ila_core_inst                                                   |     0.009 |
|           ila_trace_memory_inst                                         |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                    |    <0.001 |
|               inst_blk_mem_gen                                          |    <0.001 |
|                 gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                   valid.cstr                                            |    <0.001 |
|                     ramloop[0].ram.r                                    |    <0.001 |
|                       prim_noinit.ram                                   |    <0.001 |
|                     ramloop[1].ram.r                                    |    <0.001 |
|                       prim_noinit.ram                                   |    <0.001 |
|                     ramloop[2].ram.r                                    |    <0.001 |
|                       prim_noinit.ram                                   |    <0.001 |
|           u_ila_cap_ctrl                                                |    <0.001 |
|             U_CDONE                                                     |    <0.001 |
|             U_NS0                                                       |    <0.001 |
|             U_NS1                                                       |    <0.001 |
|             u_cap_addrgen                                               |    <0.001 |
|               U_CMPRESET                                                |    <0.001 |
|               u_cap_sample_counter                                      |    <0.001 |
|                 U_SCE                                                   |    <0.001 |
|                 U_SCMPCE                                                |    <0.001 |
|                 U_SCRST                                                 |    <0.001 |
|                 u_scnt_cmp                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|               u_cap_window_counter                                      |    <0.001 |
|                 U_WCE                                                   |    <0.001 |
|                 U_WHCMPCE                                               |    <0.001 |
|                 U_WLCMPCE                                               |    <0.001 |
|                 u_wcnt_hcmp                                             |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|                 u_wcnt_lcmp                                             |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |    <0.001 |
|                         u_srlA                                          |    <0.001 |
|                         u_srlB                                          |    <0.001 |
|                         u_srlC                                          |    <0.001 |
|                         u_srlD                                          |    <0.001 |
|           u_ila_regs                                                    |     0.006 |
|             MU_SRL[0].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                        |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                        |    <0.001 |
|             MU_STATUS[2].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[3].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[3].mu_width_reg                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[4].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             MU_STATUS[5].mu_tpid_reg                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                        |    <0.001 |
|             U_XSDB_SLAVE                                                |     0.002 |
|             reg_0                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_1                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_13                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_14                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_15                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_16                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_17                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_18                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_19                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_1a                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_2                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_3                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_4                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_6                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_7                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_8                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_80                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_81                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_82                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_83                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_84                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_85                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_88d                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_88f                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_9                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_a                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_b                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_c                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_d                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_e                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_f                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|             reg_srl_fff                                                 |    <0.001 |
|             reg_stream_ffd                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|             reg_stream_ffe                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           u_ila_reset_ctrl                                              |    <0.001 |
|             arm_detection_inst                                          |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                  |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                 |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                 |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                |    <0.001 |
|             halt_detection_inst                                         |    <0.001 |
|           u_trig                                                        |     0.001 |
|             U_TM                                                        |     0.001 |
|               G_NMU[0].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[1].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[2].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[3].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[4].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               G_NMU[5].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|             genblk1[0].U_TC                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|           xsdb_memory_read_inst                                         |    <0.001 |
|     jtag_axi_0                                                          |     0.008 |
|       inst                                                              |     0.008 |
|         axi_bridge_u                                                    |    <0.001 |
|           read_axi_full_u                                               |    <0.001 |
|           write_axi_full_u                                              |    <0.001 |
|         jtag_axi_engine_u                                               |     0.007 |
|           U_XSDB_SLAVE                                                  |    <0.001 |
|           cmd_decode_rd_channel                                         |    <0.001 |
|           cmd_decode_wr_channel                                         |    <0.001 |
|           rd_cmd_fifo_i                                                 |    <0.001 |
|             inst_fifo_gen                                               |    <0.001 |
|               gconvfifo.rf                                              |    <0.001 |
|                 grf.rf                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                     gr1.rfwft                                           |    <0.001 |
|                     gras.rsts                                           |    <0.001 |
|                     rpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                     gwas.wsts                                           |    <0.001 |
|                     wpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                 |    <0.001 |
|                     gdm.dm                                              |    <0.001 |
|                       RAM_reg_0_15_18_23                                |    <0.001 |
|                       RAM_reg_0_15_24_29                                |    <0.001 |
|                       RAM_reg_0_15_30_35                                |    <0.001 |
|                       RAM_reg_0_15_36_41                                |    <0.001 |
|                       RAM_reg_0_15_42_47                                |    <0.001 |
|                       RAM_reg_0_15_48_53                                |    <0.001 |
|                       RAM_reg_0_15_54_59                                |    <0.001 |
|                       RAM_reg_0_15_60_63                                |    <0.001 |
|                   rstblk                                                |    <0.001 |
|           rx_fifo_i                                                     |     0.002 |
|             inst_fifo_gen                                               |     0.002 |
|               gconvfifo.rf                                              |     0.002 |
|                 grf.rf                                                  |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                     gr1.rfwft                                           |    <0.001 |
|                     gras.rsts                                           |    <0.001 |
|                     rpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                     gwas.wsts                                           |    <0.001 |
|                     wpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                 |    <0.001 |
|                     gdm.dm                                              |    <0.001 |
|                       RAM_reg_0_63_0_2                                  |    <0.001 |
|                       RAM_reg_0_63_12_14                                |    <0.001 |
|                       RAM_reg_0_63_15_17                                |    <0.001 |
|                       RAM_reg_0_63_18_20                                |    <0.001 |
|                       RAM_reg_0_63_21_23                                |    <0.001 |
|                       RAM_reg_0_63_24_26                                |    <0.001 |
|                       RAM_reg_0_63_27_29                                |    <0.001 |
|                       RAM_reg_0_63_30_30                                |    <0.001 |
|                       RAM_reg_0_63_31_31                                |    <0.001 |
|                       RAM_reg_0_63_3_5                                  |    <0.001 |
|                       RAM_reg_0_63_6_8                                  |    <0.001 |
|                       RAM_reg_0_63_9_11                                 |    <0.001 |
|                       RAM_reg_128_191_0_2                               |    <0.001 |
|                       RAM_reg_128_191_12_14                             |    <0.001 |
|                       RAM_reg_128_191_15_17                             |    <0.001 |
|                       RAM_reg_128_191_18_20                             |    <0.001 |
|                       RAM_reg_128_191_21_23                             |    <0.001 |
|                       RAM_reg_128_191_24_26                             |    <0.001 |
|                       RAM_reg_128_191_27_29                             |    <0.001 |
|                       RAM_reg_128_191_30_30                             |    <0.001 |
|                       RAM_reg_128_191_31_31                             |    <0.001 |
|                       RAM_reg_128_191_3_5                               |    <0.001 |
|                       RAM_reg_128_191_6_8                               |    <0.001 |
|                       RAM_reg_128_191_9_11                              |    <0.001 |
|                       RAM_reg_192_255_0_2                               |    <0.001 |
|                       RAM_reg_192_255_12_14                             |    <0.001 |
|                       RAM_reg_192_255_15_17                             |    <0.001 |
|                       RAM_reg_192_255_18_20                             |    <0.001 |
|                       RAM_reg_192_255_21_23                             |    <0.001 |
|                       RAM_reg_192_255_24_26                             |    <0.001 |
|                       RAM_reg_192_255_27_29                             |    <0.001 |
|                       RAM_reg_192_255_30_30                             |    <0.001 |
|                       RAM_reg_192_255_31_31                             |    <0.001 |
|                       RAM_reg_192_255_3_5                               |    <0.001 |
|                       RAM_reg_192_255_6_8                               |    <0.001 |
|                       RAM_reg_192_255_9_11                              |    <0.001 |
|                       RAM_reg_64_127_0_2                                |    <0.001 |
|                       RAM_reg_64_127_12_14                              |    <0.001 |
|                       RAM_reg_64_127_15_17                              |    <0.001 |
|                       RAM_reg_64_127_18_20                              |    <0.001 |
|                       RAM_reg_64_127_21_23                              |    <0.001 |
|                       RAM_reg_64_127_24_26                              |    <0.001 |
|                       RAM_reg_64_127_27_29                              |    <0.001 |
|                       RAM_reg_64_127_30_30                              |    <0.001 |
|                       RAM_reg_64_127_31_31                              |    <0.001 |
|                       RAM_reg_64_127_3_5                                |    <0.001 |
|                       RAM_reg_64_127_6_8                                |    <0.001 |
|                       RAM_reg_64_127_9_11                               |    <0.001 |
|                   rstblk                                                |    <0.001 |
|           tx_fifo_i                                                     |    <0.001 |
|             inst_fifo_gen                                               |    <0.001 |
|               gconvfifo.rf                                              |    <0.001 |
|                 grf.rf                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                     gr1.rfwft                                           |    <0.001 |
|                     gras.rsts                                           |    <0.001 |
|                     rpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                     gwas.wsts                                           |    <0.001 |
|                     wpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                            |    <0.001 |
|                       inst_blk_mem_gen                                  |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                   |    <0.001 |
|                           valid.cstr                                    |    <0.001 |
|                             ramloop[0].ram.r                            |    <0.001 |
|                               prim_noinit.ram                           |    <0.001 |
|                   rstblk                                                |    <0.001 |
|           u_xsdb_fifo_interface                                         |     0.001 |
|             rxfifo2xsdb_i                                               |    <0.001 |
|             xsdb2read_cmdfifo                                           |    <0.001 |
|             xsdb2txfifo_i                                               |    <0.001 |
|             xsdb2write_cmdfifo                                          |    <0.001 |
|           wr_cmd_fifo_i                                                 |     0.001 |
|             inst_fifo_gen                                               |     0.001 |
|               gconvfifo.rf                                              |     0.001 |
|                 grf.rf                                                  |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                     gr1.rfwft                                           |    <0.001 |
|                     gras.rsts                                           |    <0.001 |
|                     rpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                     gwas.wsts                                           |    <0.001 |
|                     wpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                 |    <0.001 |
|                     gdm.dm                                              |    <0.001 |
|                       RAM_reg_0_15_18_23                                |    <0.001 |
|                       RAM_reg_0_15_24_29                                |    <0.001 |
|                       RAM_reg_0_15_30_35                                |    <0.001 |
|                       RAM_reg_0_15_36_41                                |    <0.001 |
|                       RAM_reg_0_15_42_47                                |    <0.001 |
|                       RAM_reg_0_15_48_53                                |    <0.001 |
|                       RAM_reg_0_15_54_59                                |    <0.001 |
|                       RAM_reg_0_15_60_63                                |    <0.001 |
|                   rstblk                                                |    <0.001 |
|     processing_system7_0                                                |     1.311 |
|       inst                                                              |     1.311 |
|     processing_system7_0_axi_periph                                     |     0.013 |
|       s00_couplers                                                      |     0.005 |
|         auto_pc                                                         |     0.005 |
|           inst                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                        |     0.005 |
|               RD.ar_channel_0                                           |    <0.001 |
|                 ar_cmd_fsm_0                                            |    <0.001 |
|                 cmd_translator_0                                        |    <0.001 |
|                   incr_cmd_0                                            |    <0.001 |
|                   wrap_cmd_0                                            |    <0.001 |
|               RD.r_channel_0                                            |     0.002 |
|                 rd_data_fifo_0                                          |     0.001 |
|                 transaction_fifo_0                                      |    <0.001 |
|               SI_REG                                                    |     0.001 |
|                 ar_pipe                                                 |    <0.001 |
|                 aw_pipe                                                 |    <0.001 |
|                 b_pipe                                                  |    <0.001 |
|                 r_pipe                                                  |    <0.001 |
|               WR.aw_channel_0                                           |    <0.001 |
|                 aw_cmd_fsm_0                                            |    <0.001 |
|                 cmd_translator_0                                        |    <0.001 |
|                   incr_cmd_0                                            |    <0.001 |
|                   wrap_cmd_0                                            |    <0.001 |
|               WR.b_channel_0                                            |    <0.001 |
|                 bid_fifo_0                                              |    <0.001 |
|                 bresp_fifo_0                                            |    <0.001 |
|       s01_couplers                                                      |     0.004 |
|         auto_pc                                                         |     0.004 |
|           inst                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                        |     0.004 |
|               RD.ar_channel_0                                           |    <0.001 |
|                 ar_cmd_fsm_0                                            |    <0.001 |
|                 cmd_translator_0                                        |    <0.001 |
|                   incr_cmd_0                                            |    <0.001 |
|                   wrap_cmd_0                                            |    <0.001 |
|               RD.r_channel_0                                            |     0.001 |
|                 rd_data_fifo_0                                          |     0.001 |
|                 transaction_fifo_0                                      |    <0.001 |
|               SI_REG                                                    |    <0.001 |
|                 ar_pipe                                                 |    <0.001 |
|                 aw_pipe                                                 |    <0.001 |
|                 b_pipe                                                  |    <0.001 |
|                 r_pipe                                                  |    <0.001 |
|               WR.aw_channel_0                                           |    <0.001 |
|                 aw_cmd_fsm_0                                            |    <0.001 |
|                 cmd_translator_0                                        |    <0.001 |
|                   incr_cmd_0                                            |    <0.001 |
|                   wrap_cmd_0                                            |    <0.001 |
|               WR.b_channel_0                                            |    <0.001 |
|                 bid_fifo_0                                              |    <0.001 |
|                 bresp_fifo_0                                            |    <0.001 |
|       xbar                                                              |     0.005 |
|         inst                                                            |     0.005 |
|           gen_sasd.crossbar_sasd_0                                      |     0.005 |
|             addr_arbiter_inst                                           |     0.005 |
|             gen_decerr.decerr_slave_inst                                |    <0.001 |
|             reg_slice_r                                                 |    <0.001 |
|             splitter_ar                                                 |    <0.001 |
|             splitter_aw                                                 |    <0.001 |
|     rst_processing_system7_0_100M                                       |    <0.001 |
|       U0                                                                |    <0.001 |
|         EXT_LPF                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                     |    <0.001 |
|         SEQ                                                             |    <0.001 |
|           SEQ_COUNTER                                                   |    <0.001 |
+-------------------------------------------------------------------------+-----------+


