# tlv_flow_lib

Generic transaction flow components (like FIFOs, arbiters, and stall pipelines) for Transaction-Level Verilog that is currently in need of better documentation.

[A paper](https://arxiv.org/pdf/1811.01780.pdf) has been published on this work.
