\t (00:00:00) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:00)     Journal start - Mon Oct 09 20:32:42 2017
\t (00:00:00)         Host=WYU User=wyu08 Pid=15788 CPUs=4
\t (00:00:00) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:00) 
   (00:00:00) Loading axlcore.cxt 
\t (00:00:00) Starting new design...
\i (00:00:00) trapsize 641
\i (00:00:00) trapsize 629
\i (00:00:01) trapsize 643
\i (00:00:01) trapsize 648
\i (00:00:01) trapsize 572
\i (00:00:01) trapsize 1059
\i (00:00:01) generaledit 
\i (00:00:17) open 
\i (00:00:52) fillin "D:\Cadence_workspace\Cadence Library\Allegro Library\Allegro Library\FEE_DAQ_Library\FX10B-80P8-SV-Receptacle.dra"
\i (00:00:52) cd "D:\Cadence_workspace\Cadence Library\Allegro Library\Allegro Library\FEE_DAQ_Library"
\t (00:00:52) Opening existing design...
\t (00:00:52) Grids are drawn 0.2032, 0.2032 apart for enhanced viewability.
\i (00:00:52) trapsize 1729
\i (00:00:52) trapsize 1684
\i (00:00:52) trapsize 1716
\i (00:00:52) trapsize 1979
\t (00:00:52) Grids are drawn 0.2032, 0.2032 apart for enhanced viewability.
\i (00:00:52) trapsize 1979
\t (00:00:53)     Journal end - Mon Oct 09 20:33:34 2017
