

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Wed Jan 15 10:53:24 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        GAUSS
* Solution:       Gauss_Solution_1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.628|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  928649|  928649|  928649|  928649|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_ROWS   |  928648|  928648|      1288|          -|          -|   721|    no    |
        | + LOOP_COLS  |    1285|    1285|         6|          1|          1|  1281|    yes   |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      6|      -|      -|
|Expression       |        -|      0|      0|    402|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    108|
|Register         |        0|      -|    616|    160|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      6|    616|    670|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      7|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |gauss_mac_muladd_8ns_10ns_18ns_18_1_1_U10  |gauss_mac_muladd_8ns_10ns_18ns_18_1_1  | i0 + i1 * i2 |
    |gauss_mac_muladd_8ns_10ns_18ns_18_1_1_U11  |gauss_mac_muladd_8ns_10ns_18ns_18_1_1  | i0 + i1 * i2 |
    |gauss_mac_muladd_8ns_10ns_18ns_18_1_1_U12  |gauss_mac_muladd_8ns_10ns_18ns_18_1_1  | i0 + i1 * i2 |
    |gauss_mac_muladd_8ns_10ns_18ns_19_1_1_U14  |gauss_mac_muladd_8ns_10ns_18ns_19_1_1  | i0 * i1 + i2 |
    |gauss_mac_muladd_8ns_10ns_19ns_19_1_1_U13  |gauss_mac_muladd_8ns_10ns_19ns_19_1_1  | i0 * i1 + i2 |
    |gauss_mul_mul_8ns_11ns_19_1_1_U9           |gauss_mul_mul_8ns_11ns_19_1_1          |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |buff_val_0_U  |gauss_blur_buff_val_0  |        1|  0|   0|  1280|    8|     1|        10240|
    |buff_val_1_U  |gauss_blur_buff_val_0  |        1|  0|   0|  1280|    8|     1|        10240|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                       |        2|  0|   0|  2560|   16|     2|        20480|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_538_p2                     |     *    |      0|  0|  51|           8|           9|
    |grp_fu_546_p2                     |     *    |      0|  0|  51|           8|           9|
    |grp_fu_554_p2                     |     *    |      0|  0|  51|           8|           9|
    |acc_V_2_2_i_fu_508_p2             |     +    |      0|  0|  20|          20|          20|
    |i_1_fu_221_p2                     |     +    |      0|  0|  14|          10|           1|
    |j_fu_261_p2                       |     +    |      0|  0|  13|          11|           1|
    |tmp3_fu_486_p2                    |     +    |      0|  0|  26|          19|          19|
    |tmp6_fu_502_p2                    |     +    |      0|  0|  20|          20|          20|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5  |    and   |      0|  0|   2|           1|           1|
    |or_cond6_fu_475_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond7_fu_290_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_279_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_471_p2                    |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_215_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_255_p2                |   icmp   |      0|  0|  13|          11|          11|
    |icmp1_fu_320_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_243_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |tmp_2_11_fu_249_p2                |   icmp   |      0|  0|  13|          10|           1|
    |tmp_4_fu_267_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |tmp_9_fu_284_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_fu_227_p2                     |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |pWindow_val_0_0_re_fu_410_p3      |  select  |      0|  0|   8|           1|           8|
    |pWindow_val_1_0_re_fu_352_p3      |  select  |      0|  0|   8|           1|           8|
    |pWindow_val_2_0_re_fu_345_p3      |  select  |      0|  0|   8|           1|           8|
    |tmp_11_fu_524_p3                  |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 402|         201|         177|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5              |   9|          2|    1|          2|
    |ap_phi_mux_col_assign_phi_fu_207_p4  |   9|          2|   11|         22|
    |col_assign_reg_203                   |   9|          2|   11|         22|
    |i_reg_192                            |   9|          2|   10|         20|
    |img_in_data_stream_V_blk_n           |   9|          2|    1|          2|
    |img_out_data_stream_V_blk_n          |   9|          2|    1|          2|
    |real_start                           |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 108|         23|   39|         81|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |buff_val_1_addr_reg_674      |  11|   0|   11|          0|
    |col_assign_reg_203           |  11|   0|   11|          0|
    |exitcond_reg_658             |   1|   0|    1|          0|
    |i_1_reg_638                  |  10|   0|   10|          0|
    |i_reg_192                    |  10|   0|   10|          0|
    |icmp1_reg_699                |   1|   0|    1|          0|
    |icmp_reg_648                 |   1|   0|    1|          0|
    |j_reg_662                    |  11|   0|   11|          0|
    |or_cond7_reg_690             |   1|   0|    1|          0|
    |or_cond_reg_685              |   1|   0|    1|          0|
    |pWindow_val_1_0_re_reg_709   |   8|   0|    8|          0|
    |pWindow_val_2_0_re_reg_704   |   8|   0|    8|          0|
    |pix_in_val_0_s_fu_118        |   8|   0|    8|          0|
    |ret_V_1_1_i_reg_714          |  19|   0|   19|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tmp4_reg_729                 |  18|   0|   18|          0|
    |tmp5_reg_734                 |  18|   0|   18|          0|
    |tmp7_reg_739                 |  19|   0|   19|          0|
    |tmp8_reg_744                 |  19|   0|   19|          0|
    |tmp9_reg_719                 |  18|   0|   18|          0|
    |tmp_11_reg_749               |   8|   0|    8|          0|
    |tmp_12_reg_694               |   8|   0|    8|          0|
    |tmp_1_s_fu_98                |   8|   0|    8|          0|
    |tmp_2_11_reg_653             |   1|   0|    1|          0|
    |tmp_2_s_fu_94                |   8|   0|    8|          0|
    |tmp_4_reg_667                |   1|   0|    1|          0|
    |tmp_reg_643                  |   1|   0|    1|          0|
    |window_val_0_0_s_fu_102      |   8|   0|    8|          0|
    |window_val_0_1_s_fu_106      |   8|   0|    8|          0|
    |window_val_1_0_load_reg_724  |   8|   0|    8|          0|
    |window_val_1_0_s_fu_110      |   8|   0|    8|          0|
    |window_val_1_1_s_fu_114      |   8|   0|    8|          0|
    |window_val_2_0_s_fu_122      |   8|   0|    8|          0|
    |window_val_2_1_s_fu_126      |   8|   0|    8|          0|
    |exitcond_reg_658             |  64|  32|    1|          0|
    |icmp1_reg_699                |  64|  32|    1|          0|
    |or_cond7_reg_690             |  64|  32|    1|          0|
    |or_cond_reg_685              |  64|  32|    1|          0|
    |tmp_4_reg_667                |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 616| 160|  301|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       gauss_blur      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       gauss_blur      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       gauss_blur      | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |       gauss_blur      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       gauss_blur      | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |       gauss_blur      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       gauss_blur      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       gauss_blur      | return value |
|start_out                     | out |    1| ap_ctrl_hs |       gauss_blur      | return value |
|start_write                   | out |    1| ap_ctrl_hs |       gauss_blur      | return value |
|img_in_data_stream_V_dout     |  in |    8|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_in_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_in_data_stream_V_read     | out |    1|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_out_data_stream_V_din     | out |    8|   ap_fifo  | img_out_data_stream_V |    pointer   |
|img_out_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_out_data_stream_V |    pointer   |
|img_out_data_stream_V_write   | out |    1|   ap_fifo  | img_out_data_stream_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

