Fitter report for elec_clock
Sun Mar 27 13:31:11 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB External Interconnect
 19. LAB Macrocells
 20. Parallel Expander
 21. Shareable Expander
 22. Logic Cell Interconnection
 23. Fitter Device Options
 24. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Sun Mar 27 13:31:11 2022        ;
; Quartus II Version    ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name         ; elec_clock                                   ;
; Top-level Entity Name ; elec_clock                                   ;
; Family                ; MAX7000S                                     ;
; Device                ; EPM7128SLC84-15                              ;
; Timing Models         ; Final                                        ;
; Total macrocells      ; 74 / 128 ( 58 % )                            ;
; Total pins            ; 36 / 68 ( 53 % )                             ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Settings                                                                      ;
+----------------------------------------------------+-----------------+---------------+
; Option                                             ; Setting         ; Default Value ;
+----------------------------------------------------+-----------------+---------------+
; Device                                             ; EPM7128SLC84-15 ;               ;
; Use smart compilation                              ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                      ; Off             ; Off           ;
; Optimize Timing for ECOs                           ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles     ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing         ; On              ; On            ;
; Limit to One Fitting Attempt                       ; Off             ; Off           ;
; Fitter Initial Placement Seed                      ; 1               ; 1             ;
; Slow Slew Rate                                     ; Off             ; Off           ;
; Fitter Effort                                      ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings ; Off             ; Off           ;
+----------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/hp/Desktop/Êýµç¿ÎÉè/shudian_elec-clock/elec_clock.pin.


+-------------------------------------------------------+
; Fitter Resource Usage Summary                         ;
+-----------------------------------+-------------------+
; Resource                          ; Usage             ;
+-----------------------------------+-------------------+
; Logic cells                       ; 74 / 128 ( 58 % ) ;
; Registers                         ; 59 / 128 ( 46 % ) ;
; Number of pterms used             ; 233               ;
; User inserted logic elements      ; 0                 ;
; I/O pins                          ; 36 / 68 ( 53 % )  ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )    ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )     ;
; Global signals                    ; 1                 ;
; Shareable expanders               ; 32 / 128 ( 25 % ) ;
; Parallel expanders                ; 4 / 120 ( 3 % )   ;
; Cells using turbo bit             ; 74 / 128 ( 58 % ) ;
; Maximum fan-out node              ; CLR               ;
; Maximum fan-out                   ; 28                ;
; Highest non-global fan-out signal ; CLR               ;
; Highest non-global fan-out        ; 28                ;
; Total fan-out                     ; 597               ;
; Average fan-out                   ; 4.20              ;
+-----------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                    ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name    ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Button1 ; 61    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; Button2 ; 81    ; --       ; 8   ; 5                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
; CLK_0   ; 83    ; --       ; --  ; 25                    ; 0                  ; yes    ; no             ; TTL          ; Fitter               ;
; CLR     ; 33    ; --       ; 4   ; 28                    ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                     ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name     ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; LED_1[0] ; 25    ; --       ; 3   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_1[1] ; 28    ; --       ; 3   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_1[2] ; 31    ; --       ; 3   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_1[3] ; 30    ; --       ; 3   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_2[0] ; 24    ; --       ; 3   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_2[1] ; 52    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_2[2] ; 45    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_2[3] ; 46    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_3[0] ; 29    ; --       ; 3   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_3[1] ; 51    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_3[2] ; 49    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_3[3] ; 50    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_4[0] ; 44    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_4[1] ; 8     ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_4[2] ; 6     ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_4[3] ; 48    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_5[0] ; 10    ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_5[1] ; 11    ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_5[2] ; 9     ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_5[3] ; 4     ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_6[0] ; 36    ; --       ; 4   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_6[1] ; 37    ; --       ; 4   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_6[2] ; 39    ; --       ; 4   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_6[3] ; 35    ; --       ; 4   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_6[4] ; 40    ; --       ; 4   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_6[5] ; 41    ; --       ; 4   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; LED_6[6] ; 5     ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; Fitter               ; 10 pF ;
; MUSIC    ; 22    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; LED_5[3]       ; output ; TTL          ;         ; N               ;
; 5        ; 4          ; --       ; LED_6[6]       ; output ; TTL          ;         ; N               ;
; 6        ; 5          ; --       ; LED_4[2]       ; output ; TTL          ;         ; N               ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; LED_4[1]       ; output ; TTL          ;         ; N               ;
; 9        ; 8          ; --       ; LED_5[2]       ; output ; TTL          ;         ; N               ;
; 10       ; 9          ; --       ; LED_5[0]       ; output ; TTL          ;         ; N               ;
; 11       ; 10         ; --       ; LED_5[1]       ; output ; TTL          ;         ; N               ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; MUSIC          ; output ; TTL          ;         ; N               ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; LED_2[0]       ; output ; TTL          ;         ; N               ;
; 25       ; 24         ; --       ; LED_1[0]       ; output ; TTL          ;         ; N               ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; LED_1[1]       ; output ; TTL          ;         ; N               ;
; 29       ; 28         ; --       ; LED_3[0]       ; output ; TTL          ;         ; N               ;
; 30       ; 29         ; --       ; LED_1[3]       ; output ; TTL          ;         ; N               ;
; 31       ; 30         ; --       ; LED_1[2]       ; output ; TTL          ;         ; N               ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; CLR            ; input  ; TTL          ;         ; N               ;
; 34       ; 33         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; LED_6[3]       ; output ; TTL          ;         ; N               ;
; 36       ; 35         ; --       ; LED_6[0]       ; output ; TTL          ;         ; N               ;
; 37       ; 36         ; --       ; LED_6[1]       ; output ; TTL          ;         ; N               ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; LED_6[2]       ; output ; TTL          ;         ; N               ;
; 40       ; 39         ; --       ; LED_6[4]       ; output ; TTL          ;         ; N               ;
; 41       ; 40         ; --       ; LED_6[5]       ; output ; TTL          ;         ; N               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; LED_4[0]       ; output ; TTL          ;         ; N               ;
; 45       ; 44         ; --       ; LED_2[2]       ; output ; TTL          ;         ; N               ;
; 46       ; 45         ; --       ; LED_2[3]       ; output ; TTL          ;         ; N               ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; LED_4[3]       ; output ; TTL          ;         ; N               ;
; 49       ; 48         ; --       ; LED_3[2]       ; output ; TTL          ;         ; N               ;
; 50       ; 49         ; --       ; LED_3[3]       ; output ; TTL          ;         ; N               ;
; 51       ; 50         ; --       ; LED_3[1]       ; output ; TTL          ;         ; N               ;
; 52       ; 51         ; --       ; LED_2[1]       ; output ; TTL          ;         ; N               ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 55       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 61       ; 60         ; --       ; Button1        ; input  ; TTL          ;         ; N               ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 64       ; 63         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 69       ; 68         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 70       ; 69         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 74       ; 73         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 75       ; 74         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 76       ; 75         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 77       ; 76         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 80       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 80         ; --       ; Button2        ; input  ; TTL          ;         ; N               ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; CLK_0          ; input  ; TTL          ;         ; N               ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------+
; Dedicated Inputs I/O                                                ;
+-------+-------+-------+-------+--------------+------------+---------+
; Name  ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------+-------+-------+-------+--------------+------------+---------+
; CLK_0 ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+-------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                      ;
+------------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Macrocells ; Pins ; Full Hierarchy Name                                                                          ; Library Name ;
+------------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+
; |elec_clock                              ; 74         ; 36   ; |elec_clock                                                                                  ; work         ;
;    |config:T5|                           ; 5          ; 0    ; |elec_clock|config:T5                                                                        ; work         ;
;       |count_4:T1|                       ; 2          ; 0    ; |elec_clock|config:T5|count_4:T1                                                             ; work         ;
;       |two2four:T3|                      ; 3          ; 0    ; |elec_clock|config:T5|two2four:T3                                                            ; work         ;
;    |hour_count:T4|                       ; 19         ; 0    ; |elec_clock|hour_count:T4                                                                    ; work         ;
;       |count_24:T1|                      ; 12         ; 0    ; |elec_clock|hour_count:T4|count_24:T1                                                        ; work         ;
;          |lpm_add_sub:Add1|              ; 2          ; 0    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1                                       ; work         ;
;             |addcore:adder|              ; 2          ; 0    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder                         ; work         ;
;                |a_csnbuffer:result_node| ; 2          ; 0    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node ; work         ;
;          |lpm_counter:cnt0_rtl_0|        ; 5          ; 0    ; |elec_clock|hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0                                 ; work         ;
;       |four2seven:T2|                    ; 7          ; 0    ; |elec_clock|hour_count:T4|four2seven:T2                                                      ; work         ;
;    |minute_count:T3|                     ; 10         ; 0    ; |elec_clock|minute_count:T3                                                                  ; work         ;
;       |count_10:T1|                      ; 5          ; 0    ; |elec_clock|minute_count:T3|count_10:T1                                                      ; work         ;
;       |count_6:T2|                       ; 5          ; 0    ; |elec_clock|minute_count:T3|count_6:T2                                                       ; work         ;
;    |musicins:T6|                         ; 17         ; 0    ; |elec_clock|musicins:T6                                                                      ; work         ;
;       |control:T1|                       ; 4          ; 0    ; |elec_clock|musicins:T6|control:T1                                                           ; work         ;
;       |do_count_10:T2|                   ; 4          ; 0    ; |elec_clock|musicins:T6|do_count_10:T2                                                       ; work         ;
;       |fa_count_7:T3|                    ; 5          ; 0    ; |elec_clock|musicins:T6|fa_count_7:T3                                                        ; work         ;
;       |la_count_6:T4|                    ; 3          ; 0    ; |elec_clock|musicins:T6|la_count_6:T4                                                        ; work         ;
;    |sec_count:T2|                        ; 10         ; 0    ; |elec_clock|sec_count:T2                                                                     ; work         ;
;       |count_10:T1|                      ; 5          ; 0    ; |elec_clock|sec_count:T2|count_10:T1                                                         ; work         ;
;       |count_6:T2|                       ; 5          ; 0    ; |elec_clock|sec_count:T2|count_6:T2                                                          ; work         ;
;    |time_trans:T1|                       ; 13         ; 0    ; |elec_clock|time_trans:T1                                                                    ; work         ;
;       |count_2500:T1|                    ; 13         ; 0    ; |elec_clock|time_trans:T1|count_2500:T1                                                      ; work         ;
+------------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                              ;
+---------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                                  ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+---------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Button1                               ; PIN_61   ; 2       ; Clock        ; no     ; --                   ; --               ;
; CLK_0                                 ; PIN_83   ; 25      ; Clock        ; yes    ; On                   ; --               ;
; CLR                                   ; PIN_33   ; 28      ; Async. clear ; no     ; --                   ; --               ;
; hour_count:T4|enter~10                ; SEXP3    ; 8       ; Clock        ; no     ; --                   ; --               ;
; hour_count:T4|enter~9                 ; SEXP1    ; 8       ; Clock        ; no     ; --                   ; --               ;
; minute_count:T3|count_10:T1|Cout1     ; LC70     ; 6       ; Clock        ; no     ; --                   ; --               ;
; minute_count:T3|enter~19              ; SEXP65   ; 4       ; Clock        ; no     ; --                   ; --               ;
; minute_count:T3|enter~20              ; SEXP67   ; 4       ; Clock        ; no     ; --                   ; --               ;
; minute_count:T3|enter~7               ; SEXP38   ; 1       ; Clock        ; no     ; --                   ; --               ;
; minute_count:T3|enter~8               ; SEXP37   ; 1       ; Clock        ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux0~4         ; SEXP60   ; 2       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux0~6         ; SEXP55   ; 1       ; Async. clear ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux0~7         ; SEXP54   ; 1       ; Async. clear ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~16        ; SEXP50   ; 2       ; Async. clear ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~17        ; SEXP52   ; 2       ; Async. clear ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~18        ; SEXP49   ; 2       ; Async. clear ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~25        ; SEXP44   ; 1       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~26        ; SEXP45   ; 1       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~27        ; SEXP46   ; 1       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~7         ; SEXP51   ; 2       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~8         ; SEXP56   ; 2       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux1~9         ; SEXP53   ; 2       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~10        ; SEXP41   ; 1       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~11        ; SEXP40   ; 1       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~20        ; SEXP58   ; 1       ; Async. clear ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~21        ; SEXP57   ; 1       ; Async. clear ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~26        ; SEXP61   ; 2       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~27        ; SEXP62   ; 2       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~28        ; SEXP63   ; 2       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~29        ; SEXP64   ; 2       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~8         ; SEXP43   ; 1       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|Mux2~9         ; SEXP42   ; 1       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|counter[0]     ; LC33     ; 17      ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|control:T1|counter[3]     ; LC36     ; 17      ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|do_count_10:T2|counter[0] ; LC52     ; 4       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|do_count_10:T2|counter[1] ; LC47     ; 3       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|do_count_10:T2|counter[2] ; LC62     ; 3       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|fa_count_7:T3|counter[0]  ; LC50     ; 5       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|fa_count_7:T3|counter[1]  ; LC44     ; 4       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|fa_count_7:T3|counter[2]  ; LC63     ; 3       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|la_count_6:T4|counter[0]  ; LC55     ; 3       ; Clock enable ; no     ; --                   ; --               ;
; musicins:T6|la_count_6:T4|counter[1]  ; LC58     ; 3       ; Clock enable ; no     ; --                   ; --               ;
; sec_count:T2|count_10:T1|Cout1        ; LC42     ; 6       ; Clock        ; no     ; --                   ; --               ;
; time_trans:T1|CLK_1~7                 ; SEXP34   ; 5       ; Clock        ; no     ; --                   ; --               ;
; time_trans:T1|CLK_1~8                 ; SEXP35   ; 5       ; Clock        ; no     ; --                   ; --               ;
; time_trans:T1|CLK_1~9                 ; SEXP36   ; 5       ; Clock        ; no     ; --                   ; --               ;
; time_trans:T1|count_2500:T1|CLK_1~7   ; SEXP33   ; 4       ; Clock        ; no     ; --                   ; --               ;
; time_trans:T1|count_2500:T1|qout      ; LC24     ; 9       ; Clock        ; no     ; --                   ; --               ;
+---------------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; CLK_0 ; PIN_83   ; 25      ; On                   ; --               ;
+-------+----------+---------+----------------------+------------------+


+--------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                    ;
+----------------------------------------------------------+---------+
; Name                                                     ; Fan-Out ;
+----------------------------------------------------------+---------+
; CLR                                                      ; 28      ;
; musicins:T6|control:T1|counter[1]                        ; 19      ;
; musicins:T6|control:T1|counter[3]                        ; 17      ;
; musicins:T6|control:T1|counter[2]                        ; 17      ;
; musicins:T6|control:T1|counter[0]                        ; 17      ;
; hour_count:T4|count_24:T1|cnt1[0]                        ; 14      ;
; hour_count:T4|count_24:T1|cnt1[1]                        ; 13      ;
; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3] ; 12      ;
; hour_count:T4|count_24:T1|cnt1[2]                        ; 12      ;
; time_trans:T1|count_2500:T1|temp[3]                      ; 12      ;
; time_trans:T1|count_2500:T1|temp[2]                      ; 12      ;
; time_trans:T1|count_2500:T1|temp[1]                      ; 12      ;
; time_trans:T1|count_2500:T1|temp[0]                      ; 12      ;
; config:T5|two2four:T3|output[3]~13                       ; 11      ;
; time_trans:T1|count_2500:T1|temp[4]                      ; 11      ;
; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0] ; 10      ;
; hour_count:T4|count_24:T1|cnt1[3]                        ; 10      ;
; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] ; 10      ;
; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1] ; 10      ;
; time_trans:T1|count_2500:T1|temp[5]                      ; 10      ;
; time_trans:T1|count_2500:T1|qout                         ; 9       ;
; time_trans:T1|count_2500:T1|temp[6]                      ; 9       ;
; config:T5|count_4:T1|temp[0]                             ; 9       ;
; hour_count:T4|enter~10                                   ; 8       ;
; hour_count:T4|enter~9                                    ; 8       ;
; config:T5|two2four:T3|output[2]~9                        ; 8       ;
; config:T5|two2four:T3|output[1]~7                        ; 8       ;
; time_trans:T1|count_2500:T1|temp[7]                      ; 8       ;
; config:T5|count_4:T1|temp[1]                             ; 8       ;
; minute_count:T3|count_10:T1|Cout1                        ; 6       ;
; sec_count:T2|count_10:T1|Cout1                           ; 6       ;
; time_trans:T1|count_2500:T1|temp[9]                      ; 6       ;
; time_trans:T1|count_2500:T1|temp[8]                      ; 6       ;
; Button2                                                  ; 5       ;
; minute_count:T3|count_6:T2|temp1[1]                      ; 5       ;
; minute_count:T3|count_6:T2|temp1[2]                      ; 5       ;
; minute_count:T3|count_6:T2|temp1[0]                      ; 5       ;
; minute_count:T3|count_10:T1|temp[1]                      ; 5       ;
; minute_count:T3|count_10:T1|temp[0]                      ; 5       ;
; sec_count:T2|count_6:T2|Cout1                            ; 5       ;
; sec_count:T2|count_6:T2|temp1[1]                         ; 5       ;
; sec_count:T2|count_6:T2|temp1[2]                         ; 5       ;
; musicins:T6|fa_count_7:T3|counter[0]                     ; 5       ;
; sec_count:T2|count_6:T2|temp1[0]                         ; 5       ;
; sec_count:T2|count_10:T1|temp[1]                         ; 5       ;
; time_trans:T1|CLK_1~9                                    ; 5       ;
; time_trans:T1|CLK_1~8                                    ; 5       ;
; time_trans:T1|CLK_1~7                                    ; 5       ;
; sec_count:T2|count_10:T1|temp[0]                         ; 5       ;
; time_trans:T1|count_2500:T1|temp[10]                     ; 5       ;
+----------------------------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 3 / 6 ( 50 % )    ;
; PIA buffers                ; 88 / 288 ( 31 % ) ;
; PIAs                       ; 89 / 288 ( 31 % ) ;
+----------------------------+-------------------+


+-----------------------------------------------------------------------------+
; LAB External Interconnect                                                   ;
+-----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 11.13) ; Number of LABs  (Total = 6) ;
+-----------------------------------------------+-----------------------------+
; 0 - 1                                         ; 2                           ;
; 2 - 3                                         ; 1                           ;
; 4 - 5                                         ; 0                           ;
; 6 - 7                                         ; 0                           ;
; 8 - 9                                         ; 0                           ;
; 10 - 11                                       ; 0                           ;
; 12 - 13                                       ; 0                           ;
; 14 - 15                                       ; 0                           ;
; 16 - 17                                       ; 2                           ;
; 18 - 19                                       ; 3                           ;
+-----------------------------------------------+-----------------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 9.25) ; Number of LABs  (Total = 6) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 2                           ;
; 1                                      ; 1                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 1                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 0                           ;
; 15                                     ; 1                           ;
; 16                                     ; 3                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 4                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 4.00) ; Number of LABs  (Total = 4) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 4                           ;
; 1                                               ; 0                           ;
; 2                                               ; 2                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 0                           ;
; 6                                               ; 0                           ;
; 7                                               ; 0                           ;
; 8                                               ; 0                           ;
; 9                                               ; 0                           ;
; 10                                              ; 0                           ;
; 11                                              ; 0                           ;
; 12                                              ; 0                           ;
; 13                                              ; 1                           ;
; 14                                              ; 0                           ;
; 15                                              ; 1                           ;
+-------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC8        ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32, hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|enter~9, hour_count:T4|enter~10, CLR                                                                                                                        ; hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], LED_5[2], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32, hour_count:T4|count_24:T1|cnt1~20                                                                                                                                                                                                                                        ;
;  A  ; LC5        ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|enter~9, hour_count:T4|enter~10, CLR                                                                                                                                                                                                                                               ; hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], LED_5[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32                                                                                                                                                                                                                 ;
;  A  ; LC12       ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|enter~9, hour_count:T4|enter~10, CLR                                                                                                                                                                                     ; hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|four2seven:T2|Mux6~7, hour_count:T4|four2seven:T2|Mux5~10, hour_count:T4|four2seven:T2|Mux4~5, hour_count:T4|four2seven:T2|Mux2~4, hour_count:T4|four2seven:T2|Mux3~10, hour_count:T4|four2seven:T2|Mux1~9, hour_count:T4|four2seven:T2|Mux0~9, hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32, hour_count:T4|count_24:T1|cnt1~20, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[2]~47, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[3]~49 ;
;  A  ; LC15       ; minute_count:T3|count_6:T2|temp1[0], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_6:T2|temp1[2], minute_count:T3|count_6:T2|temp1[3], CLR, minute_count:T3|count_6:T2|Cout1, minute_count:T3|count_10:T1|Cout1                                                                                                                                                                                                                                                   ; minute_count:T3|count_6:T2|Cout1, hour_count:T4|enter~9, hour_count:T4|enter~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC11       ; minute_count:T3|count_6:T2|temp1[0], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_6:T2|temp1[2], minute_count:T3|count_6:T2|temp1[3], minute_count:T3|count_10:T1|Cout1, CLR                                                                                                                                                                                                                                                                                     ; minute_count:T3|count_6:T2|temp1[2], minute_count:T3|count_6:T2|temp1[3], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_6:T2|Cout1, LED_4[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC13       ; minute_count:T3|count_6:T2|temp1[3], minute_count:T3|count_6:T2|temp1[0], minute_count:T3|count_6:T2|temp1[2], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_10:T1|Cout1, CLR                                                                                                                                                                                                                                                                                     ; minute_count:T3|count_6:T2|temp1[2], LED_4[2], minute_count:T3|count_6:T2|temp1[3], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_6:T2|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC3        ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                       ; hour_count:T4|count_24:T1|cnt1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC9        ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|count_24:T1|cnt1[0]                                                                                                                                                                                                                                                                                                                          ; hour_count:T4|count_24:T1|cnt1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC7        ; hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]                                                                                                                                                       ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC1        ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3]                                                                                                                                                                                                                                                    ; hour_count:T4|count_24:T1|cnt1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC6        ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|enter~9, hour_count:T4|enter~10, CLR                                                                                                                                                                                     ; hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], LED_5[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[2]~47, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[3]~49                                                                                   ;
;  A  ; LC14       ; hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[0]                                                                                                                                                                                                                                                                                                                                     ; LED_6[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC16       ; hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|enter~9, hour_count:T4|enter~10, CLR                                                                                                                                                                                     ; hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], LED_5[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|cnt1~20, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[2]~47, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[3]~49                                       ;
;  A  ; LC2        ; hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[3]~49, hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|enter~9, hour_count:T4|enter~10, CLR ; hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|four2seven:T2|Mux6~7, hour_count:T4|four2seven:T2|Mux5~10, hour_count:T4|four2seven:T2|Mux4~5, hour_count:T4|four2seven:T2|Mux2~4, hour_count:T4|four2seven:T2|Mux3~10, hour_count:T4|four2seven:T2|Mux1~9, hour_count:T4|four2seven:T2|Mux0~9, hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32                                                                                                                                                                                                                                                                           ;
;  A  ; LC4        ; hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[2]~47, hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|enter~9, hour_count:T4|enter~10, CLR                                    ; hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|four2seven:T2|Mux6~7, hour_count:T4|four2seven:T2|Mux5~10, hour_count:T4|four2seven:T2|Mux4~5, hour_count:T4|four2seven:T2|Mux2~4, hour_count:T4|four2seven:T2|Mux3~10, hour_count:T4|four2seven:T2|Mux1~9, hour_count:T4|four2seven:T2|Mux0~9, hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[3]~49                                                                                                                                      ;
;  A  ; LC10       ; hour_count:T4|count_24:T1|cnt1~20, hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[3], hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[0], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[1], hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|enter~9, hour_count:T4|enter~10, CLR      ; hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|four2seven:T2|Mux6~7, hour_count:T4|four2seven:T2|Mux5~10, hour_count:T4|four2seven:T2|Mux4~5, hour_count:T4|four2seven:T2|Mux2~4, hour_count:T4|four2seven:T2|Mux3~10, hour_count:T4|four2seven:T2|Mux1~9, hour_count:T4|four2seven:T2|Mux0~9, hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[2]~47, hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|sout_node[3]~49                                    ;
;  B  ; LC31       ; CLK_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                 ;
;  B  ; LC20       ; Button1                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; config:T5|count_4:T1|temp[1], config:T5|two2four:T3|output[2]~9, time_trans:T1|count_2500:T1|CLK_1~7, config:T5|two2four:T3|output[3]~13, time_trans:T1|CLK_1~7, time_trans:T1|CLK_1~9, minute_count:T3|enter~7, hour_count:T4|enter~9, minute_count:T3|enter~19                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC19       ; config:T5|count_4:T1|temp[0], Button1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; config:T5|two2four:T3|output[1]~7, time_trans:T1|count_2500:T1|CLK_1~7, config:T5|two2four:T3|output[3]~13, time_trans:T1|CLK_1~7, time_trans:T1|CLK_1~9, minute_count:T3|enter~7, hour_count:T4|enter~9, minute_count:T3|enter~19                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC22       ; CLK_0, time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0]            ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                 ;
;  B  ; LC23       ; CLK_0, time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[4]                                                                                                                                                                                                                                                                                 ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                      ;
;  B  ; LC21       ; CLK_0, time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[5]                                                                                                                                                                                                                                            ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                                                           ;
;  B  ; LC25       ; CLK_0, time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[6]                                                                                                                                                                                                       ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC26       ; CLK_0, time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[7]                                                                                                                                                                  ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC27       ; CLK_0, time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0]                                                                                                                                                                  ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC29       ; CLK_0, time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[10]                                                  ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC30       ; CLK_0, time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[11]            ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC32       ; CLK_0, time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1]            ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                 ;
;  B  ; LC18       ; CLK_0, time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[3]                                                                                                                                                                                                                                                                                                                      ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                 ;
;  B  ; LC24       ; CLK_0, time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11]            ; config:T5|two2four:T3|output[1]~7, config:T5|two2four:T3|output[2]~9, musicins:T6|control:T1|counter[0], config:T5|two2four:T3|output[3]~13, time_trans:T1|CLK_1~7, time_trans:T1|CLK_1~8, musicins:T6|control:T1|counter[2], musicins:T6|control:T1|counter[3], musicins:T6|control:T1|counter[1]                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC17       ; musicins:T6|fa_count_7:T3|temp2, musicins:T6|fa_count_7:T3|temp1, musicins:T6|la_count_6:T4|temp, musicins:T6|do_count_10:T2|temp                                                                                                                                                                                                                                                                                                                                              ; MUSIC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC28       ; CLK_0, time_trans:T1|count_2500:T1|temp[8], time_trans:T1|count_2500:T1|temp[6], time_trans:T1|count_2500:T1|temp[7], time_trans:T1|count_2500:T1|temp[4], time_trans:T1|count_2500:T1|temp[5], time_trans:T1|count_2500:T1|temp[3], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[0], time_trans:T1|count_2500:T1|temp[9]                                                                                        ; time_trans:T1|count_2500:T1|temp[1], time_trans:T1|count_2500:T1|temp[9], time_trans:T1|count_2500:T1|temp[10], time_trans:T1|count_2500:T1|temp[11], time_trans:T1|count_2500:T1|temp[2], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC43       ; time_trans:T1|count_2500:T1|qout, config:T5|count_4:T1|temp[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; LED_1[0], LED_1[2], LED_1[3], LED_1[1], LED_2[0], LED_2[2], LED_2[3], LED_2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC40       ; sec_count:T2|count_10:T1|temp[2], sec_count:T2|count_10:T1|temp[3], sec_count:T2|count_10:T1|temp[1], sec_count:T2|count_10:T1|temp[0], time_trans:T1|CLK_1~7, time_trans:T1|CLK_1~8, time_trans:T1|CLK_1~9, CLR                                                                                                                                                                                                                                                               ; sec_count:T2|count_10:T1|temp[2], sec_count:T2|count_10:T1|temp[3], sec_count:T2|count_10:T1|temp[1], sec_count:T2|count_10:T1|Cout1, LED_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC33       ; time_trans:T1|count_2500:T1|qout, time_trans:T1|count_2500:T1|CLK_1~7                                                                                                                                                                                                                                                                                                                                                                                                          ; musicins:T6|control:T1|counter[2], musicins:T6|control:T1|counter[3], musicins:T6|control:T1|counter[1], musicins:T6|control:T1|Mux1~7, musicins:T6|la_count_6:T4|counter[1], musicins:T6|control:T1|Mux2~9, musicins:T6|control:T1|Mux2~11, musicins:T6|la_count_6:T4|counter[0], musicins:T6|control:T1|Mux0~6, musicins:T6|control:T1|Mux0~7, musicins:T6|control:T1|Mux1~16, musicins:T6|control:T1|Mux1~17, musicins:T6|control:T1|Mux2~20, musicins:T6|control:T1|Mux2~21, musicins:T6|control:T1|Mux1~25, musicins:T6|control:T1|Mux2~27, musicins:T6|control:T1|Mux2~29                                                                                           ;
;  C  ; LC48       ; config:T5|count_4:T1|temp[1], config:T5|count_4:T1|temp[0], time_trans:T1|count_2500:T1|qout                                                                                                                                                                                                                                                                                                                                                                                   ; LED_5[1], LED_5[2], LED_6[0], LED_6[1], LED_6[2], LED_6[4], LED_6[3], LED_6[5], LED_5[3], LED_6[6], LED_5[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC45       ; time_trans:T1|CLK_1~7, time_trans:T1|CLK_1~8, time_trans:T1|CLK_1~9, CLR                                                                                                                                                                                                                                                                                                                                                                                                       ; LED_1[0], sec_count:T2|count_10:T1|temp[2], sec_count:T2|count_10:T1|temp[3], sec_count:T2|count_10:T1|temp[1], sec_count:T2|count_10:T1|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC34       ; musicins:T6|control:T1|counter[1], musicins:T6|control:T1|counter[0], time_trans:T1|count_2500:T1|qout, time_trans:T1|count_2500:T1|CLK_1~7                                                                                                                                                                                                                                                                                                                                    ; musicins:T6|control:T1|counter[3], musicins:T6|control:T1|counter[1], musicins:T6|control:T1|Mux1~8, musicins:T6|control:T1|Mux1~9, musicins:T6|control:T1|Mux0~4, musicins:T6|control:T1|Mux2~8, musicins:T6|control:T1|Mux2~10, musicins:T6|control:T1|Mux0~7, musicins:T6|control:T1|Mux1~16, musicins:T6|control:T1|Mux1~17, musicins:T6|control:T1|Mux1~18, musicins:T6|control:T1|Mux2~20, musicins:T6|control:T1|Mux2~21, musicins:T6|control:T1|Mux1~26, musicins:T6|control:T1|Mux1~27, musicins:T6|control:T1|Mux2~26, musicins:T6|control:T1|Mux2~28                                                                                                           ;
;  C  ; LC35       ; sec_count:T2|count_10:T1|temp[0], sec_count:T2|count_10:T1|temp[1], time_trans:T1|CLK_1~7, time_trans:T1|CLK_1~8, time_trans:T1|CLK_1~9, CLR                                                                                                                                                                                                                                                                                                                                   ; LED_1[2], sec_count:T2|count_10:T1|temp[3], sec_count:T2|count_10:T1|temp[1], sec_count:T2|count_10:T1|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC47       ; CLK_0, musicins:T6|do_count_10:T2|counter[0], musicins:T6|control:T1|counter[3], musicins:T6|control:T1|Mux2~8, musicins:T6|control:T1|Mux2~9, musicins:T6|control:T1|Mux2~10, musicins:T6|control:T1|Mux2~11                                                                                                                                                                                                                                                                  ; musicins:T6|do_count_10:T2|counter[2], musicins:T6|do_count_10:T2|counter[0], musicins:T6|do_count_10:T2|temp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC46       ; sec_count:T2|count_10:T1|Cout1, CLR                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LED_2[0], sec_count:T2|count_6:T2|temp1[2], sec_count:T2|count_6:T2|temp1[3], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_6:T2|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC36       ; musicins:T6|control:T1|counter[2], musicins:T6|control:T1|counter[1], musicins:T6|control:T1|counter[0], musicins:T6|control:T1|counter[3], time_trans:T1|count_2500:T1|qout, time_trans:T1|count_2500:T1|CLK_1~7                                                                                                                                                                                                                                                              ; musicins:T6|control:T1|counter[3], musicins:T6|control:T1|counter[1], musicins:T6|control:T1|Mux1~7, musicins:T6|control:T1|Mux1~9, musicins:T6|la_count_6:T4|counter[1], musicins:T6|do_count_10:T2|counter[1], musicins:T6|la_count_6:T4|counter[0], musicins:T6|control:T1|Mux0~6, musicins:T6|control:T1|Mux0~7, musicins:T6|do_count_10:T2|counter[2], musicins:T6|control:T1|Mux1~16, musicins:T6|control:T1|Mux1~18, musicins:T6|do_count_10:T2|counter[0], musicins:T6|control:T1|Mux2~20, musicins:T6|control:T1|Mux2~21, musicins:T6|control:T1|Mux1~25, musicins:T6|control:T1|Mux1~27                                                                         ;
;  C  ; LC37       ; sec_count:T2|count_10:T1|temp[0], sec_count:T2|count_10:T1|temp[1], sec_count:T2|count_10:T1|temp[2], sec_count:T2|count_10:T1|temp[3], time_trans:T1|CLK_1~7, time_trans:T1|CLK_1~8, time_trans:T1|CLK_1~9, CLR                                                                                                                                                                                                                                                               ; sec_count:T2|count_10:T1|temp[3], LED_1[3], sec_count:T2|count_10:T1|temp[1], sec_count:T2|count_10:T1|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC42       ; sec_count:T2|count_10:T1|temp[0], sec_count:T2|count_10:T1|temp[1], sec_count:T2|count_10:T1|temp[2], sec_count:T2|count_10:T1|temp[3], CLR, sec_count:T2|count_10:T1|Cout1, time_trans:T1|CLK_1~7, time_trans:T1|CLK_1~8, time_trans:T1|CLK_1~9                                                                                                                                                                                                                               ; sec_count:T2|count_10:T1|Cout1, sec_count:T2|count_6:T2|temp1[0], sec_count:T2|count_6:T2|temp1[2], sec_count:T2|count_6:T2|temp1[3], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_6:T2|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC44       ; CLK_0, musicins:T6|fa_count_7:T3|counter[0], musicins:T6|control:T1|Mux1~25, musicins:T6|control:T1|Mux1~26, musicins:T6|control:T1|Mux1~27                                                                                                                                                                                                                                                                                                                                    ; musicins:T6|fa_count_7:T3|counter[0], musicins:T6|fa_count_7:T3|counter[2], musicins:T6|fa_count_7:T3|temp2, musicins:T6|fa_count_7:T3|temp1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC38       ; minute_count:T3|enter~7, minute_count:T3|enter~8, CLR                                                                                                                                                                                                                                                                                                                                                                                                                          ; LED_3[0], minute_count:T3|count_10:T1|temp[2], minute_count:T3|count_10:T1|temp[3], minute_count:T3|count_10:T1|temp[1], minute_count:T3|count_10:T1|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC41       ; musicins:T6|control:T1|counter[3], musicins:T6|control:T1|counter[2], musicins:T6|control:T1|counter[1], musicins:T6|control:T1|counter[0], time_trans:T1|count_2500:T1|qout, time_trans:T1|count_2500:T1|CLK_1~7                                                                                                                                                                                                                                                              ; musicins:T6|control:T1|counter[2], musicins:T6|control:T1|counter[3], musicins:T6|control:T1|counter[1], musicins:T6|control:T1|Mux1~8, musicins:T6|control:T1|Mux0~4, musicins:T6|control:T1|Mux2~8, musicins:T6|control:T1|Mux2~9, musicins:T6|control:T1|Mux2~10, musicins:T6|control:T1|Mux2~11, musicins:T6|control:T1|Mux0~6, musicins:T6|control:T1|Mux1~17, musicins:T6|control:T1|Mux1~18, musicins:T6|control:T1|Mux2~20, musicins:T6|control:T1|Mux2~21, musicins:T6|control:T1|Mux1~26, musicins:T6|control:T1|Mux2~26, musicins:T6|control:T1|Mux2~27, musicins:T6|control:T1|Mux2~28, musicins:T6|control:T1|Mux2~29                                        ;
;  D  ; LC51       ; hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[3]                                                                                                                                                                                                                                                                                                                                     ; LED_6[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC60       ; CLK_0, musicins:T6|control:T1|Mux1~16, musicins:T6|control:T1|Mux1~17, musicins:T6|control:T1|Mux1~18, musicins:T6|fa_count_7:T3|counter[2], musicins:T6|fa_count_7:T3|counter[1], musicins:T6|fa_count_7:T3|counter[0]                                                                                                                                                                                                                                                        ; musicins:T6|MUSIC~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC52       ; CLK_0, musicins:T6|do_count_10:T2|counter[2], musicins:T6|do_count_10:T2|counter[1], musicins:T6|do_count_10:T2|counter[0], musicins:T6|control:T1|counter[3], musicins:T6|control:T1|Mux2~26, musicins:T6|control:T1|Mux2~27, musicins:T6|control:T1|Mux2~28, musicins:T6|control:T1|Mux2~29                                                                                                                                                                                  ; musicins:T6|do_count_10:T2|counter[1], musicins:T6|do_count_10:T2|counter[2], musicins:T6|do_count_10:T2|counter[0], musicins:T6|do_count_10:T2|temp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  D  ; LC54       ; CLK_0, musicins:T6|control:T1|Mux2~20, musicins:T6|control:T1|Mux2~21, musicins:T6|do_count_10:T2|counter[0], musicins:T6|do_count_10:T2|counter[2], musicins:T6|do_count_10:T2|counter[1]                                                                                                                                                                                                                                                                                     ; musicins:T6|MUSIC~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC61       ; CLK_0, musicins:T6|control:T1|Mux1~16, musicins:T6|control:T1|Mux1~17, musicins:T6|control:T1|Mux1~18, musicins:T6|fa_count_7:T3|counter[2], musicins:T6|fa_count_7:T3|counter[1], musicins:T6|fa_count_7:T3|counter[0]                                                                                                                                                                                                                                                        ; musicins:T6|MUSIC~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC62       ; CLK_0, musicins:T6|do_count_10:T2|counter[1], musicins:T6|do_count_10:T2|counter[0], musicins:T6|do_count_10:T2|counter[2], musicins:T6|control:T1|counter[3], musicins:T6|control:T1|Mux2~26, musicins:T6|control:T1|Mux2~27, musicins:T6|control:T1|Mux2~28, musicins:T6|control:T1|Mux2~29                                                                                                                                                                                  ; musicins:T6|do_count_10:T2|counter[2], musicins:T6|do_count_10:T2|counter[0], musicins:T6|do_count_10:T2|temp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC63       ; CLK_0, musicins:T6|fa_count_7:T3|counter[1], musicins:T6|fa_count_7:T3|counter[0], musicins:T6|control:T1|Mux1~7, musicins:T6|control:T1|Mux1~8, musicins:T6|control:T1|Mux1~9                                                                                                                                                                                                                                                                                                 ; musicins:T6|fa_count_7:T3|counter[0], musicins:T6|fa_count_7:T3|temp2, musicins:T6|fa_count_7:T3|temp1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  D  ; LC64       ; CLK_0, musicins:T6|control:T1|Mux0~6, musicins:T6|control:T1|Mux0~7, musicins:T6|la_count_6:T4|counter[0], musicins:T6|la_count_6:T4|counter[1]                                                                                                                                                                                                                                                                                                                                ; musicins:T6|MUSIC~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC55       ; CLK_0, musicins:T6|la_count_6:T4|counter[0], musicins:T6|la_count_6:T4|counter[1], musicins:T6|control:T1|Mux0~4, musicins:T6|control:T1|counter[0], musicins:T6|control:T1|counter[3]                                                                                                                                                                                                                                                                                         ; musicins:T6|la_count_6:T4|counter[1], musicins:T6|la_count_6:T4|counter[0], musicins:T6|la_count_6:T4|temp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  D  ; LC58       ; CLK_0, musicins:T6|la_count_6:T4|counter[0], musicins:T6|la_count_6:T4|counter[1], musicins:T6|control:T1|Mux0~4, musicins:T6|control:T1|counter[0], musicins:T6|control:T1|counter[3]                                                                                                                                                                                                                                                                                         ; musicins:T6|la_count_6:T4|counter[1], musicins:T6|la_count_6:T4|counter[0], musicins:T6|la_count_6:T4|temp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  D  ; LC50       ; CLK_0, musicins:T6|fa_count_7:T3|counter[2], musicins:T6|fa_count_7:T3|counter[1], musicins:T6|fa_count_7:T3|counter[0], musicins:T6|control:T1|Mux1~7, musicins:T6|control:T1|Mux1~8, musicins:T6|control:T1|Mux1~9                                                                                                                                                                                                                                                           ; musicins:T6|fa_count_7:T3|counter[0], musicins:T6|fa_count_7:T3|counter[1], musicins:T6|fa_count_7:T3|counter[2], musicins:T6|fa_count_7:T3|temp2, musicins:T6|fa_count_7:T3|temp1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  D  ; LC57       ; hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|cnt1[3]                                                                                                                                                                                                                                                                                                                                     ; LED_6[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC56       ; hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[0], hour_count:T4|count_24:T1|cnt1[1]                                                                                                                                                                                                                                                                                                                                     ; LED_6[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC59       ; hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[0]                                                                                                                                                                                                                                                                                                                                     ; LED_6[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC49       ; hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[0]                                                                                                                                                                                                                                                                                                                                     ; LED_6[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC53       ; hour_count:T4|count_24:T1|cnt1[2], hour_count:T4|count_24:T1|cnt1[1], hour_count:T4|count_24:T1|cnt1[3], hour_count:T4|count_24:T1|cnt1[0]                                                                                                                                                                                                                                                                                                                                     ; LED_6[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC69       ; sec_count:T2|count_6:T2|temp1[2], sec_count:T2|count_6:T2|temp1[0], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_10:T1|Cout1, CLR                                                                                                                                                                                                                                                                                                                                      ; sec_count:T2|count_6:T2|temp1[2], LED_2[3], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_6:T2|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  E  ; LC72       ; minute_count:T3|count_6:T2|temp1[2], minute_count:T3|count_6:T2|temp1[0], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_10:T1|Cout1, CLR                                                                                                                                                                                                                                                                                                                          ; minute_count:T3|count_6:T2|temp1[2], LED_4[3], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_6:T2|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC77       ; minute_count:T3|count_10:T1|temp[2], minute_count:T3|count_10:T1|temp[3], minute_count:T3|count_10:T1|temp[1], minute_count:T3|count_10:T1|temp[0], minute_count:T3|enter~19, minute_count:T3|enter~20, CLR                                                                                                                                                                                                                                                                    ; minute_count:T3|count_10:T1|temp[2], minute_count:T3|count_10:T1|temp[3], minute_count:T3|count_10:T1|temp[1], minute_count:T3|count_10:T1|Cout1, LED_3[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC70       ; minute_count:T3|count_10:T1|temp[0], minute_count:T3|count_10:T1|temp[1], minute_count:T3|count_10:T1|temp[2], minute_count:T3|count_10:T1|temp[3], CLR, minute_count:T3|count_10:T1|Cout1, minute_count:T3|enter~19, minute_count:T3|enter~20                                                                                                                                                                                                                                 ; minute_count:T3|count_10:T1|Cout1, minute_count:T3|count_6:T2|temp1[0], minute_count:T3|count_6:T2|temp1[2], minute_count:T3|count_6:T2|temp1[3], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_6:T2|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC67       ; sec_count:T2|count_6:T2|temp1[3], sec_count:T2|count_6:T2|temp1[0], sec_count:T2|count_6:T2|temp1[2], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_10:T1|Cout1, CLR                                                                                                                                                                                                                                                                                                    ; sec_count:T2|count_6:T2|temp1[2], LED_2[2], sec_count:T2|count_6:T2|temp1[3], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_6:T2|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC75       ; minute_count:T3|count_10:T1|temp[0], minute_count:T3|count_10:T1|temp[1], minute_count:T3|count_10:T1|temp[2], minute_count:T3|count_10:T1|temp[3], minute_count:T3|enter~19, minute_count:T3|enter~20, CLR                                                                                                                                                                                                                                                                    ; minute_count:T3|count_10:T1|temp[3], LED_3[3], minute_count:T3|count_10:T1|temp[1], minute_count:T3|count_10:T1|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  E  ; LC73       ; minute_count:T3|count_10:T1|temp[0], minute_count:T3|count_10:T1|temp[1], minute_count:T3|enter~19, minute_count:T3|enter~20, CLR                                                                                                                                                                                                                                                                                                                                              ; LED_3[2], minute_count:T3|count_10:T1|temp[3], minute_count:T3|count_10:T1|temp[1], minute_count:T3|count_10:T1|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  E  ; LC71       ; sec_count:T2|count_6:T2|temp1[0], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_6:T2|temp1[2], sec_count:T2|count_6:T2|temp1[3], CLR, sec_count:T2|count_6:T2|Cout1, sec_count:T2|count_10:T1|Cout1                                                                                                                                                                                                                                                                     ; sec_count:T2|count_6:T2|Cout1, minute_count:T3|enter~7, minute_count:T3|enter~8, minute_count:T3|enter~19, minute_count:T3|enter~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC80       ; sec_count:T2|count_6:T2|temp1[2], sec_count:T2|count_6:T2|temp1[3], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_6:T2|temp1[0], sec_count:T2|count_10:T1|Cout1, CLR                                                                                                                                                                                                                                                                                                    ; sec_count:T2|count_6:T2|temp1[2], sec_count:T2|count_6:T2|temp1[3], sec_count:T2|count_6:T2|temp1[1], sec_count:T2|count_6:T2|Cout1, LED_2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC65       ; minute_count:T3|count_10:T1|Cout1, CLR                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LED_4[0], minute_count:T3|count_6:T2|temp1[2], minute_count:T3|count_6:T2|temp1[3], minute_count:T3|count_6:T2|temp1[1], minute_count:T3|count_6:T2|Cout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  H  ; LC115      ; time_trans:T1|count_2500:T1|qout, config:T5|count_4:T1|temp[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; LED_3[0], LED_3[2], LED_3[3], LED_3[1], LED_4[0], LED_4[2], LED_4[3], LED_4[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Mar 27 13:31:11 2022
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off elec_clock -c elec_clock
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Selected device EPM7128SLC84-15 for design "elec_clock"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 240 megabytes
    Info: Processing ended: Sun Mar 27 13:31:11 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


