{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751590904381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751590904386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 21:01:44 2025 " "Processing started: Thu Jul 03 21:01:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751590904386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751590904386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control_Unit -c Control_Unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control_Unit -c Control_Unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751590904386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751590905029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751590905029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751590912235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751590912235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlunit " "Elaborating entity \"controlunit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751590912286 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_IR controlunit.v(52) " "Verilog HDL Always Construct warning at controlunit.v(52): inferring latch(es) for variable \"ld_IR\", which holds its previous value in one or more paths through the always construct" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751590912304 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR controlunit.v(70) " "Inferred latch for \"ld_IR\" at controlunit.v(70)" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751590912304 "|controlunit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A_Mux GND " "Pin \"A_Mux\" is stuck at GND" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751590912716 "|controlunit|A_Mux"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_Mux GND " "Pin \"B_Mux\" is stuck at GND" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751590912716 "|controlunit|B_Mux"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld_IR VCC " "Pin \"ld_IR\" is stuck at VCC" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751590912716 "|controlunit|ld_IR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751590912716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751590912777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751590913293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751590913293 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[0\] " "No output dependent on input pin \"INST\[0\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[1\] " "No output dependent on input pin \"INST\[1\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[2\] " "No output dependent on input pin \"INST\[2\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[3\] " "No output dependent on input pin \"INST\[3\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[4\] " "No output dependent on input pin \"INST\[4\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[5\] " "No output dependent on input pin \"INST\[5\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[6\] " "No output dependent on input pin \"INST\[6\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[7\] " "No output dependent on input pin \"INST\[7\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[8\] " "No output dependent on input pin \"INST\[8\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[9\] " "No output dependent on input pin \"INST\[9\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[10\] " "No output dependent on input pin \"INST\[10\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[11\] " "No output dependent on input pin \"INST\[11\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[12\] " "No output dependent on input pin \"INST\[12\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[13\] " "No output dependent on input pin \"INST\[13\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[14\] " "No output dependent on input pin \"INST\[14\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[15\] " "No output dependent on input pin \"INST\[15\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[16\] " "No output dependent on input pin \"INST\[16\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[17\] " "No output dependent on input pin \"INST\[17\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[18\] " "No output dependent on input pin \"INST\[18\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[19\] " "No output dependent on input pin \"INST\[19\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[20\] " "No output dependent on input pin \"INST\[20\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[21\] " "No output dependent on input pin \"INST\[21\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[22\] " "No output dependent on input pin \"INST\[22\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[23\] " "No output dependent on input pin \"INST\[23\]\"" {  } { { "controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751590913437 "|controlunit|INST[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751590913437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751590913438 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751590913438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751590913438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751590913438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751590913455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 21:01:53 2025 " "Processing ended: Thu Jul 03 21:01:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751590913455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751590913455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751590913455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751590913455 ""}
