arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                                                                                                                       	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	11.39                	     	0.11           	15932       	2        	0.07          	-1          	-1          	34240      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1253-g3599b84ff	success   	pckevin 	/project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run159/timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network          	71668      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.49     	8034                 	1.86      	4.67761       	-3422.54            	-4.67761            	44            	13800            	13                                    	4.25198e+07           	9.78293e+06          	2.32482e+06                      	2965.34                             	6.46                     	12712                      	15                               	2416                       	2757                              	3101448                    	1072423                  	5.28384            	-4223.84 	-5.28384 	-558.987	-1.62141	3.01841e+06                 	3850.01                        	0.87                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	12.92                	     	0.10           	16036       	2        	0.08          	-1          	-1          	34272      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1253-g3599b84ff	success   	pckevin 	/project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run159/timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network	67220      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.50     	8349                 	1.86      	4.46249       	-3766.69            	-4.46249            	36            	15475            	25                                    	4.25198e+07           	9.78293e+06          	2.00615e+06                      	2558.86                             	8.24                     	13920                      	13                               	3067                       	3534                              	3057326                    	934903                   	5.30223            	-3590.14 	-5.30223 	-841.067	-2.43312	2.47846e+06                 	3161.31                        	0.70                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	10.20                	     	0.07           	16036       	2        	0.08          	-1          	-1          	34328      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1253-g3599b84ff	success   	pckevin 	/project/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run159/timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network     	67096      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.52     	8047                 	1.86      	4.20379       	-3312.04            	-4.20379            	38            	15873            	29                                    	4.25198e+07           	9.78293e+06          	2.05725e+06                      	2624.05                             	4.97                     	14350                      	15                               	3285                       	3698                              	4346113                    	2300071                  	5.46838            	-4347.56 	-5.46838 	-1672.29	-3.37758	2.60363e+06                 	3320.95                        	1.26                	15             	950            
