

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc14'
================================================================
* Date:           Tue Jan 18 02:37:22 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.489 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      751| 5.110 us | 7.510 us |  511|  751|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |      169|      249| 1.690 us | 2.490 us |  169|  249|   none  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- LOOP_R  |      510|      750| 171 ~ 251 |          -|          -|     3|    no    |
        +----------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|    26|     5763|     5633|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       64|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|    26|     5827|     5768|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |       16|  26|  5763|  5633|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |       16|  26|  5763|  5633|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |   0|  0|  39|          32|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 117|          96|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|RS                         |  in |   32|   ap_none  |              RS             |    scalar    |
|RS_ap_vld                  |  in |    1|   ap_none  |              RS             |    scalar    |
|weight_l2_0_address0       | out |    9|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_ce0            | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_d0             | out |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_q0             |  in |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_we0            | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_address1       | out |    9|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_ce1            | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_d1             | out |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_q1             |  in |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_we1            | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_1_address0       | out |    9|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_ce0            | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_d0             | out |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_q0             |  in |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_we0            | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_address1       | out |    9|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_ce1            | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_d1             | out |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_q1             |  in |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_we1            | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_2_address0       | out |    9|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_ce0            | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_d0             | out |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_q0             |  in |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_we0            | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_address1       | out |    9|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_ce1            | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_d1             | out |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_q1             |  in |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_we1            | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_3_address0       | out |    9|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_ce0            | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_d0             | out |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_q0             |  in |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_we0            | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_address1       | out |    9|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_ce1            | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_d1             | out |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_q1             |  in |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_we1            | out |    1|  ap_memory |         weight_l2_3         |     array    |
|p_read                     |  in |    9|   ap_none  |            p_read           |    scalar    |
|p_read_ap_vld              |  in |    1|   ap_none  |            p_read           |    scalar    |
|p_read1                    |  in |    9|   ap_none  |           p_read1           |    scalar    |
|p_read1_ap_vld             |  in |    1|   ap_none  |           p_read1           |    scalar    |
|ko_2                       |  in |    9|   ap_none  |             ko_2            |    scalar    |
|ko_2_ap_vld                |  in |    1|   ap_none  |             ko_2            |    scalar    |
|co_1                       |  in |   10|   ap_none  |             co_1            |    scalar    |
|co_1_ap_vld                |  in |    1|   ap_none  |             co_1            |    scalar    |
|data_l2_0_address0         | out |   10|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_ce0              | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_d0               | out |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_q0               |  in |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_we0              | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_address1         | out |   10|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_ce1              | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_d1               | out |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_q1               |  in |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_we1              | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_1_address0         | out |   10|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_ce0              | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_d0               | out |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_q0               |  in |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_we0              | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_address1         | out |   10|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_ce1              | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_d1               | out |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_q1               |  in |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_we1              | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_2_address0         | out |   10|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_ce0              | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_d0               | out |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_q0               |  in |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_we0              | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_address1         | out |   10|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_ce1              | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_d1               | out |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_q1               |  in |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_we1              | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_3_address0         | out |   10|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_ce0              | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_d0               | out |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_q0               |  in |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_we0              | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_address1         | out |   10|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_ce1              | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_d1               | out |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_q1               |  in |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_we1              | out |    1|  ap_memory |          data_l2_3          |     array    |
|p_read2                    |  in |   32|   ap_none  |           p_read2           |    scalar    |
|p_read2_ap_vld             |  in |    1|   ap_none  |           p_read2           |    scalar    |
|p_read3                    |  in |   10|   ap_none  |           p_read3           |    scalar    |
|p_read3_ap_vld             |  in |    1|   ap_none  |           p_read3           |    scalar    |
|output_l1_pass_0_address0  | out |   10|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_ce0       | out |    1|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_d0        | out |   32|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_q0        |  in |   32|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_we0       | out |    1|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_address1  | out |   10|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_ce1       | out |    1|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_d1        | out |   32|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_q1        |  in |   32|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_0_we1       | out |    1|  ap_memory |       output_l1_pass_0      |     array    |
|output_l1_pass_1_address0  | out |   10|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_ce0       | out |    1|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_d0        | out |   32|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_q0        |  in |   32|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_we0       | out |    1|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_address1  | out |   10|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_ce1       | out |    1|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_d1        | out |   32|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_q1        |  in |   32|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_1_we1       | out |    1|  ap_memory |       output_l1_pass_1      |     array    |
|output_l1_pass_2_address0  | out |   10|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_ce0       | out |    1|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_d0        | out |   32|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_q0        |  in |   32|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_we0       | out |    1|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_address1  | out |   10|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_ce1       | out |    1|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_d1        | out |   32|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_q1        |  in |   32|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_2_we1       | out |    1|  ap_memory |       output_l1_pass_2      |     array    |
|output_l1_pass_3_address0  | out |   10|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_ce0       | out |    1|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_d0        | out |   32|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_q0        |  in |   32|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_we0       | out |    1|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_address1  | out |   10|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_ce1       | out |    1|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_d1        | out |   32|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_q1        |  in |   32|  ap_memory |       output_l1_pass_3      |     array    |
|output_l1_pass_3_we1       | out |    1|  ap_memory |       output_l1_pass_3      |     array    |
|ap_clk                     |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc14 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc14 | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc14 | return value |
|ap_done                    | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc14 | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc14 | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc14 | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc14 | return value |
+---------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read39 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3"   --->   Operation 4 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%co_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %co_1"   --->   Operation 6 'read' 'co_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ko_2"   --->   Operation 7 'read' 'ko_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read15 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1"   --->   Operation 8 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_16 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read"   --->   Operation 9 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%RS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %RS"   --->   Operation 10 'read' 'RS_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%br_ln0 = br void %._crit_edge258.loopexit"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r = phi i32 %r_1, void %.split8, i32, void %newFuncRoot"   --->   Operation 12 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln210 = icmp_eq  i32 %r, i32 %RS_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210]   --->   Operation 13 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln210 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %r, i32 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210]   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%r_1 = add i32 %r, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210]   --->   Operation 15 'add' 'r_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %.split8, void %bb461.exitStub" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210]   --->   Operation 16 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln210 = call void @dataflow_parent_loop_proc, i32 %RS_read, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_read_16, i9 %p_read15, i9 %ko_2_read, i10 %co_1_read, i32 %r, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_read28, i10 %p_read39, i32 %output_l1_pass_0, i32 %output_l1_pass_1, i32 %output_l1_pass_2, i32 %output_l1_pass_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210]   --->   Operation 17 'call' 'call_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln210)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln210 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210]   --->   Operation 20 'specloopname' 'specloopname_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln210 = call void @dataflow_parent_loop_proc, i32 %RS_read, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_read_16, i9 %p_read15, i9 %ko_2_read, i10 %co_1_read, i32 %r, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_read28, i10 %p_read39, i32 %output_l1_pass_0, i32 %output_l1_pass_1, i32 %output_l1_pass_2, i32 %output_l1_pass_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210]   --->   Operation 21 'call' 'call_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge258.loopexit"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln210)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ RS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_l1_pass_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read39                   (read                ) [ 0011]
p_read28                   (read                ) [ 0011]
co_1_read                  (read                ) [ 0011]
ko_2_read                  (read                ) [ 0011]
p_read15                   (read                ) [ 0011]
p_read_16                  (read                ) [ 0011]
RS_read                    (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
r                          (phi                 ) [ 0011]
icmp_ln210                 (icmp                ) [ 0011]
specdataflowpipeline_ln210 (specdataflowpipeline) [ 0000]
r_1                        (add                 ) [ 0111]
br_ln210                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln210    (speclooptripcount   ) [ 0000]
specloopname_ln210         (specloopname        ) [ 0000]
call_ln210                 (call                ) [ 0000]
br_ln0                     (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="RS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_l2_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_l2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_l2_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_l2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ko_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="co_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_l2_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_l2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l2_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_l1_pass_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_l1_pass_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_l1_pass_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_l1_pass_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_read39_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read39/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read28_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read28/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="co_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ko_2_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="0"/>
<pin id="93" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read15_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_16_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="RS_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RS_read/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="r_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_dataflow_parent_loop_proc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="0" index="3" bw="8" slack="0"/>
<pin id="131" dir="0" index="4" bw="8" slack="0"/>
<pin id="132" dir="0" index="5" bw="8" slack="0"/>
<pin id="133" dir="0" index="6" bw="9" slack="1"/>
<pin id="134" dir="0" index="7" bw="9" slack="1"/>
<pin id="135" dir="0" index="8" bw="9" slack="1"/>
<pin id="136" dir="0" index="9" bw="10" slack="1"/>
<pin id="137" dir="0" index="10" bw="32" slack="0"/>
<pin id="138" dir="0" index="11" bw="8" slack="0"/>
<pin id="139" dir="0" index="12" bw="8" slack="0"/>
<pin id="140" dir="0" index="13" bw="8" slack="0"/>
<pin id="141" dir="0" index="14" bw="8" slack="0"/>
<pin id="142" dir="0" index="15" bw="32" slack="1"/>
<pin id="143" dir="0" index="16" bw="10" slack="1"/>
<pin id="144" dir="0" index="17" bw="32" slack="0"/>
<pin id="145" dir="0" index="18" bw="32" slack="0"/>
<pin id="146" dir="0" index="19" bw="32" slack="0"/>
<pin id="147" dir="0" index="20" bw="32" slack="0"/>
<pin id="148" dir="0" index="21" bw="32" slack="0"/>
<pin id="149" dir="0" index="22" bw="32" slack="0"/>
<pin id="150" dir="0" index="23" bw="32" slack="0"/>
<pin id="151" dir="0" index="24" bw="32" slack="0"/>
<pin id="152" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln210/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln210_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="r_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_read39_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="1"/>
<pin id="184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read39 "/>
</bind>
</comp>

<comp id="187" class="1005" name="p_read28_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read28 "/>
</bind>
</comp>

<comp id="192" class="1005" name="co_1_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="co_1_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="ko_2_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="1"/>
<pin id="199" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ko_2_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_read15_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="1"/>
<pin id="204" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

<comp id="207" class="1005" name="p_read_16_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="1"/>
<pin id="209" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="212" class="1005" name="RS_read_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="RS_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="icmp_ln210_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln210 "/>
</bind>
</comp>

<comp id="222" class="1005" name="r_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="153"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="158"><net_src comp="118" pin="4"/><net_sink comp="126" pin=10"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="126" pin=11"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="126" pin=12"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="126" pin=13"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="126" pin=14"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="126" pin=17"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="126" pin=18"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="126" pin=19"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="126" pin=20"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="126" pin=21"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="126" pin=22"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="126" pin=23"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="126" pin=24"/></net>

<net id="175"><net_src comp="118" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="118" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="72" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="126" pin=16"/></net>

<net id="190"><net_src comp="78" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="126" pin=15"/></net>

<net id="195"><net_src comp="84" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="126" pin=9"/></net>

<net id="200"><net_src comp="90" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="126" pin=8"/></net>

<net id="205"><net_src comp="96" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="126" pin=7"/></net>

<net id="210"><net_src comp="102" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="215"><net_src comp="108" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="221"><net_src comp="171" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="176" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l1_pass_0 | {2 3 }
	Port: output_l1_pass_1 | {2 3 }
	Port: output_l1_pass_2 | {2 3 }
	Port: output_l1_pass_3 | {2 3 }
	Port: output_l1_local_3 | {2 3 }
	Port: output_l1_local_2 | {2 3 }
	Port: output_l1_local_1 | {2 3 }
	Port: output_l1_local_0 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc14 : RS | {1 }
	Port: dataflow_parent_loop_proc14 : weight_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc14 : weight_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc14 : weight_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc14 : weight_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc14 : p_read | {1 }
	Port: dataflow_parent_loop_proc14 : p_read1 | {1 }
	Port: dataflow_parent_loop_proc14 : ko_2 | {1 }
	Port: dataflow_parent_loop_proc14 : co_1 | {1 }
	Port: dataflow_parent_loop_proc14 : data_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc14 : data_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc14 : data_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc14 : data_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc14 : p_read2 | {1 }
	Port: dataflow_parent_loop_proc14 : p_read3 | {1 }
	Port: dataflow_parent_loop_proc14 : output_l1_local_3 | {2 3 }
	Port: dataflow_parent_loop_proc14 : output_l1_local_2 | {2 3 }
	Port: dataflow_parent_loop_proc14 : output_l1_local_1 | {2 3 }
	Port: dataflow_parent_loop_proc14 : output_l1_local_0 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln210 : 1
		specdataflowpipeline_ln210 : 1
		r_1 : 1
		br_ln210 : 2
		call_ln210 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_126 |    8    |    26   | 30.8243 |   3830  |   2582  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|    add   |              r_1_fu_176              |    0    |    0    |    0    |    0    |    39   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |           icmp_ln210_fu_171          |    0    |    0    |    0    |    0    |    20   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |          p_read39_read_fu_72         |    0    |    0    |    0    |    0    |    0    |
|          |          p_read28_read_fu_78         |    0    |    0    |    0    |    0    |    0    |
|          |         co_1_read_read_fu_84         |    0    |    0    |    0    |    0    |    0    |
|   read   |         ko_2_read_read_fu_90         |    0    |    0    |    0    |    0    |    0    |
|          |          p_read15_read_fu_96         |    0    |    0    |    0    |    0    |    0    |
|          |         p_read_16_read_fu_102        |    0    |    0    |    0    |    0    |    0    |
|          |          RS_read_read_fu_108         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                      |    8    |    26   | 30.8243 |   3830  |   2641  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  RS_read_reg_212 |   32   |
| co_1_read_reg_192|   10   |
|icmp_ln210_reg_218|    1   |
| ko_2_read_reg_197|    9   |
| p_read15_reg_202 |    9   |
| p_read28_reg_187 |   32   |
| p_read39_reg_182 |   10   |
| p_read_16_reg_207|    9   |
|    r_1_reg_222   |   32   |
|     r_reg_114    |   32   |
+------------------+--------+
|       Total      |   176  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| r_reg_114 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  0.603  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   26   |   30   |  3830  |  2641  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   176  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   26   |   31   |  4006  |  2650  |
+-----------+--------+--------+--------+--------+--------+
