{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694054622838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694054622838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 21:43:42 2023 " "Processing started: Wed Sep  6 21:43:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694054622838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1694054622838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc fulladder -c fulladder " "Command: quartus_drc fulladder -c fulladder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1694054622838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1694054623462 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fulladder.sdc " "Synopsys Design Constraints File file not found: 'fulladder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1694054623534 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1694054623534 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1694054623534 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1694054623535 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1694054623535 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1694054623535 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 7 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 7 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " inst3 " "Node  \"inst3\"" {  } { { "fulladder.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/fulladder.bdf" { { 208 648 712 256 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/22.1std/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694054623543 ""} { "Info" "IDRC_NODES_INFO" " Cin " "Node  \"Cin\"" {  } { { "fulladder.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/fulladder.bdf" { { 240 280 448 256 "Cin" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/22.1std/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694054623543 ""} { "Info" "IDRC_NODES_INFO" " B " "Node  \"B\"" {  } { { "fulladder.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/fulladder.bdf" { { 208 280 448 224 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/22.1std/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694054623543 ""} { "Info" "IDRC_NODES_INFO" " A " "Node  \"A\"" {  } { { "fulladder.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/fulladder.bdf" { { 176 280 448 192 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/22.1std/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694054623543 ""} { "Info" "IDRC_NODES_INFO" " inst4 " "Node  \"inst4\"" {  } { { "fulladder.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/fulladder.bdf" { { 280 720 784 328 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/22.1std/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694054623543 ""} { "Info" "IDRC_NODES_INFO" " S~output " "Node  \"S~output\"" {  } { { "fulladder.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/fulladder.bdf" { { 224 744 920 240 "S" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/22.1std/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694054623543 ""} { "Info" "IDRC_NODES_INFO" " Cout~output " "Node  \"Cout~output\"" {  } { { "fulladder.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/fulladder.bdf" { { 296 800 976 312 "Cout" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/22.1std/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694054623543 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1694054623543 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "7 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 7 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1694054623544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694054623579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 21:43:43 2023 " "Processing ended: Wed Sep  6 21:43:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694054623579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694054623579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694054623579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1694054623579 ""}
