// Seed: 3682795659
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input  wire id_2
);
  integer id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_1 = id_4 - 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5,
    output tri0 id_6
    , id_11,
    output tri0 id_7,
    output wire id_8,
    input wor id_9
);
  assign id_11 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_0
  );
  assign modCall_1.type_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_23;
  assign module_0.type_6 = 0;
endmodule
