<html>
<head>
<title>Check Design Report</title>
</head>
<style type="text/css">
.posthidden {display:none}
.postshown {display:inline padding-left:0}
</style>
<script type="text/Javascript">
function expandcollapse (postid) {
  whichpost = document.getElementById(postid);
  if (whichpost.className=="postshown")
  { whichpost.className="posthidden"; }
  else { whichpost.className="postshown"; } };
</script>
<body bgcolor="#C0C0FF">
<center><h1>Check Design Report</h1><p></center>
<br><b>Inputs/Outputs</b><br>
<div style="color:#505050">0 Undriven outputs (LINT-5)</div>
<div style="color:#505050">0 Multiply driven inputs (LINT-6)</div>
<div style="color:#505050">0 Unloaded inputs (LINT-8)</div>
<a href="javascript:expandcollapse('1')">
42</a>
Unconnected ports (LINT-28)<br>
<div class="posthidden" id="1" style="padding-left:30">
In design 'stap', port 'sn_awtap_wso[0]' is not connected to any nets. <br>
In design 'stap', port 'stap_abscan_tdo' is not connected to any nets. <br>
In design 'stap_stap_glue_0_0_1_1_8_0_0_0', port 'ftap_tck' is not connected to any nets. <br>
In design 'stap_stap_glue_0_0_1_1_8_0_0_0', port 'ftap_tms' is not connected to any nets. <br>
In design 'stap_stap_glue_0_0_1_1_8_0_0_0', port 'ftap_tdi' is not connected to any nets. <br>
In design 'stap_stap_glue_0_0_1_1_8_0_0_0', port 'sntapnw_atap_tdo' is not connected to any nets. <br>
In design 'stap_stap_glue_0_0_1_1_8_0_0_0', port 'tapc_select[1]' is not connected to any nets. <br>
In design 'stap_stap_glue_0_0_1_1_8_0_0_0', port 'tapc_select[0]' is not connected to any nets. <br>
In design 'stap_stap_glue_0_0_1_1_8_0_0_0', port 'tapc_wtap_sel[0]' is not connected to any nets. <br>
In design 'stap_stap_glue_0_0_1_1_8_0_0_0', port 'stap_wtapnw_tdo' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'sb_policy_ovr_value[4]' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'sb_policy_ovr_value[3]' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'sb_policy_ovr_value[2]' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'sb_policy_ovr_value[1]' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'sb_policy_ovr_value[0]' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'oem_secure_policy[3]' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'oem_secure_policy[2]' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'oem_secure_policy[1]' is not connected to any nets. <br>
In design 'stap_stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ae6b9cd733cce7_0', port 'oem_secure_policy[0]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'suppress_update_capture_reg[1]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'suppress_update_capture_reg[0]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'stap_irreg_ireg[7]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'stap_irreg_ireg[6]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'stap_irreg_ireg[5]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'stap_irreg_ireg[4]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'stap_irreg_ireg[3]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'stap_irreg_ireg[2]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'stap_irreg_ireg[1]' is not connected to any nets. <br>
In design 'stap_stap_fsm_0_0_0_0_8_0_0', port 'stap_irreg_ireg[0]' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'ftap_trst_b' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'fdfx_powergood' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'stap_fsm_update_dr' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'stap_selectwir' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'ftap_slvidcode[0]' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'stap_irdecoder_drselect[3]' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'stap_irdecoder_drselect[2]' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'tdr_data_in[0]' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'feature_green_en' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'feature_orange_en' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'feature_red_en' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'rtdr_tap_tdo[0]' is not connected to any nets. <br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', port 'stap_fsm_rti' is not connected to any nets. <br>
</div>
<br>
<div style="color:#505050">0 Feedthrough (LINT-29)</div>
<div style="color:#505050">0 Shorted outputs (LINT-31)</div>
<div style="color:#505050">0 Constant outputs (LINT-52)</div>
<div style="color:#505050">0 Externally driven outputs (LINT-64)</div>
<div style="color:#505050">0 Input & Output ports multiply driven (LINT-65)</div>
<div style="color:#505050">0 Port direction conflicts with RTL (LINT-68)</div>
<div style="color:#505050">0 Port direction conflicts with RTL (LINT-69)</div>
<div style="color:#505050">0 Port direction conflicts with RTL (LINT-70)</div>
<br><b>Cells</b><br>
<div style="color:#505050">0 Cells with unconnected inputs (LINT-0)</div>
<div style="color:#505050">0 Cells do not drive (LINT-1)</div>
<div style="color:#505050">0 Cells do not have output pins (LINT-10)</div>
<a href="javascript:expandcollapse('2')">
20</a>
Connected to power or ground (LINT-32)<br>
<div class="posthidden" id="2" style="padding-left:30">
In design 'stap', a pin on submodule 'i_stap_glue' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('3')">
additional details</a>
<br>
<div class="posthidden" id="3" style="padding-left:30">
   Pin 'stap_wtapnw_tdo' is connected to logic 1. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('4')">
additional details</a>
<br>
<div class="posthidden" id="4" style="padding-left:30">
   Pin 'sb_policy_ovr_value[4]' is connected to logic 0. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('5')">
additional details</a>
<br>
<div class="posthidden" id="5" style="padding-left:30">
   Pin 'sb_policy_ovr_value[3]' is connected to logic 0. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('6')">
additional details</a>
<br>
<div class="posthidden" id="6" style="padding-left:30">
   Pin 'sb_policy_ovr_value[2]' is connected to logic 0. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('7')">
additional details</a>
<br>
<div class="posthidden" id="7" style="padding-left:30">
   Pin 'sb_policy_ovr_value[1]' is connected to logic 0. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('8')">
additional details</a>
<br>
<div class="posthidden" id="8" style="padding-left:30">
   Pin 'sb_policy_ovr_value[0]' is connected to logic 0. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('9')">
additional details</a>
<br>
<div class="posthidden" id="9" style="padding-left:30">
   Pin 'oem_secure_policy[3]' is connected to logic 0. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('10')">
additional details</a>
<br>
<div class="posthidden" id="10" style="padding-left:30">
   Pin 'oem_secure_policy[2]' is connected to logic 0. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('11')">
additional details</a>
<br>
<div class="posthidden" id="11" style="padding-left:30">
   Pin 'oem_secure_policy[1]' is connected to logic 0. 
</div>
<br>
In design 'stap', a pin on submodule 'i_stap_dfxsecure_plugin' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('12')">
additional details</a>
<br>
<div class="posthidden" id="12" style="padding-left:30">
   Pin 'oem_secure_policy[0]' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_irreg_8_8_0', a pin on submodule 'clk_gate_shift_reg_reg_7' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('13')">
additional details</a>
<br>
<div class="posthidden" id="13" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_irreg_8_8_0', a pin on submodule 'clk_gate_stap_irreg_ireg_reg_7' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('14')">
additional details</a>
<br>
<div class="posthidden" id="14" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_drreg_1_0_0_0_0_0_32_4_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2_0', a pin on submodule 'clk_gate_slvidcode_reg_reg_31' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('15')">
additional details</a>
<br>
<div class="posthidden" id="15" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_tdomux_4_0_0', a pin on submodule 'i_stap_ctech_lib_mux_2to1_tdo_posedge' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('16')">
additional details</a>
<br>
<div class="posthidden" id="16" style="padding-left:30">
   Pin 's' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_tapswcomp_10_0', a pin on submodule 'clk_gate_serial_windowreg_reg_9' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('17')">
additional details</a>
<br>
<div class="posthidden" id="17" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_tapswcomp_10_0', a pin on submodule 'clk_gate_cmp_firstfail_cnt_reg_7' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('18')">
additional details</a>
<br>
<div class="posthidden" id="18" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_tapswcompreg_10_0', a pin on submodule 'clk_gate_serialdata_reg_42' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('19')">
additional details</a>
<br>
<div class="posthidden" id="19" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_tapswcompreg_10_0', a pin on submodule 'clk_gate_pdata_regval_reg_42' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('20')">
additional details</a>
<br>
<div class="posthidden" id="20" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_tapswcompreg_10_0', a pin on submodule 'clk_gate_pdata_regval_reg_11' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('21')">
additional details</a>
<br>
<div class="posthidden" id="21" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
In design 'stap_stap_tapswcompreg_10_0', a pin on submodule 'clk_gate_ml' is connected to logic 1 or logic 0. <a href="javascript:expandcollapse('22')">
additional details</a>
<br>
<div class="posthidden" id="22" style="padding-left:30">
   Pin 'TE' is connected to logic 0. 
</div>
<br>
</div>
<a href="javascript:expandcollapse('23')">
1</a>
Nets connected to multiple pins on same cell (LINT-33)<br>
<div class="posthidden" id="23" style="padding-left:30">
In design 'stap', the same net is connected to more than one pin on submodule 'i_stap_dfxsecure_plugin'. <a href="javascript:expandcollapse('24')">
additional details</a>
<br>
<div class="posthidden" id="24" style="padding-left:30">
   Net 'n_Logic0_0' is connected to pins 'sb_policy_ovr_value[4]', 'sb_policy_ovr_value[3]'', 'sb_policy_ovr_value[2]', 'sb_policy_ovr_value[1]', 'sb_policy_ovr_value[0]', 'oem_secure_policy[3]', 'oem_secure_policy[2]', 'oem_secure_policy[1]', 'oem_secure_policy[0]'.
</div>
<br>
</div>
<div style="color:#505050">0 Leaf pins connected to undriven nets (LINT-58)</div>
<div style="color:#505050">0 Cells have undriven hier pins (LINT-59)</div>
<div style="color:#505050">0 Hier pins without driver and load (LINT-60)</div>
<div style="color:#505050">0 Cell is unmapped (LINT-61)</div>
<div style="color:#505050">0 Output pin connected to constant (LINT-67)</div>
<br><b>Designs</b><br>
<div style="color:#505050">0 Design has no outputs ports (LINT-25)</div>
<div style="color:#505050">0 Black box (LINT-55)</div>
<br><b>Nets</b><br>
<a href="javascript:expandcollapse('25')">
13</a>
Unloaded nets (LINT-2)<br>
<div class="posthidden" id="25" style="padding-left:30">
In design 'stap', net 'SYNOPSYS_UNCONNECTED_13' driven by pin 'i_stap_dfxsecure_plugin/visa_customer_dis' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_12' driven by pin 'i_stap_dfxsecure_plugin/visa_all_dis' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_11' driven by pin 'i_stap_irreg/stap_irreg_shift_reg[0]' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_10' driven by pin 'i_stap_irreg/stap_irreg_shift_reg[1]' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_9' driven by pin 'i_stap_irreg/stap_irreg_shift_reg[2]' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_8' driven by pin 'i_stap_irreg/stap_irreg_shift_reg[3]' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_7' driven by pin 'i_stap_irreg/stap_irreg_shift_reg[4]' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_6' driven by pin 'i_stap_irreg/stap_irreg_shift_reg[5]' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_5' driven by pin 'i_stap_irreg/stap_irreg_shift_reg[6]' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_4' driven by pin 'i_stap_irreg/stap_irreg_shift_reg[7]' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_3' driven by pin 'i_stap_fsm/stap_fsm_shift_ir_neg' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_2' driven by pin 'i_stap_fsm/stap_selectwir_neg' has no loads. <br>
In design 'stap', net 'SYNOPSYS_UNCONNECTED_1' driven by pin 'i_stap_fsm/stap_fsm_e1dr' has no loads. <br>
</div>
<br>
<div style="color:#505050">0 Undriven nets (LINT-3)</div>
<div style="color:#505050">0 Net has multiple drivers (LINT-4)</div>
<div style="color:#505050">0 Net is wired or (LINT-35)</div>
<div style="color:#505050">0 Net type is unknown (LINT-38)</div>
<div style="color:#505050">0 Connection class error (LINT-47)</div>
<div style="color:#505050">0 Shorted power & ground (LINT-53)</div>
<div style="color:#505050">0 Multiply driven net with constant driver (LINT-54)</div>
<div style="color:#505050">0 Net type is unknown (LINT-56)</div>
<div style="color:#505050">0 Wire loop (LINT-66)</div>
<br><b>Tristate</b><br>
<div style="color:#505050">0 A tristate bus has a non tri-state driver (LINT-34)</div>
<div style="color:#505050">0 A tristate bus has a non tristate driver (LINT-62)</div>
<div style="color:#505050">0 Single tristate driver drives an input pin (LINT-63)</div>
<br><b>Total Messages Reported = 76</b><br>
<hr><center><i>Fri Jan 24 18:16:30 2020
</i></center>
</body>
</html>
