# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/mohit/OneDrive/Desktop/two_cars {C:/Users/mohit/OneDrive/Desktop/two_cars/random_num_gen.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:40:12 on May 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mohit/OneDrive/Desktop/two_cars" C:/Users/mohit/OneDrive/Desktop/two_cars/random_num_gen.sv 
# -- Compiling module random_num_gen
# 
# Top level modules:
# 	random_num_gen
# End time: 01:40:12 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mohit/OneDrive/Desktop/two_cars {C:/Users/mohit/OneDrive/Desktop/two_cars/lane_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:40:12 on May 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mohit/OneDrive/Desktop/two_cars" C:/Users/mohit/OneDrive/Desktop/two_cars/lane_control.sv 
# -- Compiling module lane_control
# 
# Top level modules:
# 	lane_control
# End time: 01:40:12 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mohit/OneDrive/Desktop/two_cars {C:/Users/mohit/OneDrive/Desktop/two_cars/test.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:40:12 on May 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mohit/OneDrive/Desktop/two_cars" C:/Users/mohit/OneDrive/Desktop/two_cars/test.sv 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 01:40:12 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib lab8_soc
# ** Warning: (vlib-34) Library already exists at "lab8_soc".
# 
# vmap lab8_soc lab8_soc
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet lab8_soc lab8_soc 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/mohit/OneDrive/Desktop/two_cars {C:/Users/mohit/OneDrive/Desktop/two_cars/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:40:12 on May 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mohit/OneDrive/Desktop/two_cars" C:/Users/mohit/OneDrive/Desktop/two_cars/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:40:12 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab8_soc -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "lab8_run_msim_rtl_systemverilog.do" 
# Start time: 01:40:12 on May 02,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.test
# Loading work.lane_control
# Loading work.random_num_gen
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do wave.do
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.test
# Loading work.lane_control
# Loading work.random_num_gen
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mohit/OneDrive/Desktop/two_cars/simulation/modelsim/wave.do
# End time: 01:53:37 on May 02,2018, Elapsed time: 0:13:25
# Errors: 0, Warnings: 0
