// Seed: 3605605341
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  assign id_2 = 0;
  supply1 id_3;
  logic   id_4;
  logic   id_5;
  logic   id_6;
  assign id_3[1 : 1] = id_6;
  logic id_7;
  reg   id_8 = 1;
  always @(id_7 or negedge 1) id_2 = 1 & id_5 + id_6;
  logic id_9;
  always @(posedge id_8 or posedge 1) begin
    id_8 <= 1;
  end
endmodule
