$comment
	File created using the following command:
		vcd file lab5.msim.vcd -direction
$end
$date
	Tue Nov 16 18:43:44 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab5_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var wire 1 # led [1] $end
$var wire 1 $ led [2] $end
$var wire 1 % led [3] $end
$var wire 1 & led [4] $end
$var wire 1 ' led [5] $end
$var wire 1 ( led [6] $end
$var wire 1 ) led [7] $end
$var wire 1 * nled [1] $end
$var wire 1 + nled [2] $end
$var wire 1 , nled [3] $end
$var wire 1 - nled [4] $end
$var wire 1 . nled [5] $end
$var wire 1 / nled [6] $end
$var wire 1 0 nled [7] $end
$var wire 1 1 sled [1] $end
$var wire 1 2 sled [2] $end
$var wire 1 3 sled [3] $end
$var wire 1 4 sled [4] $end
$var wire 1 5 sled [5] $end
$var wire 1 6 sled [6] $end
$var wire 1 7 sled [7] $end
$var wire 1 8 snled [1] $end
$var wire 1 9 snled [2] $end
$var wire 1 : snled [3] $end
$var wire 1 ; snled [4] $end
$var wire 1 < snled [5] $end
$var wire 1 = snled [6] $end
$var wire 1 > snled [7] $end
$var wire 1 ? sampler $end
$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F clock~combout $end
$var wire 1 G inst|yfsm.s4~0_combout $end
$var wire 1 H reset~combout $end
$var wire 1 I inst|yfsm.s4~regout $end
$var wire 1 J inst|yfsm.s3~regout $end
$var wire 1 K inst|yfsm~27_combout $end
$var wire 1 L inst|yfsm.s2~regout $end
$var wire 1 M inst|yfsm~28_combout $end
$var wire 1 N inst|yfsm.s1~regout $end
$var wire 1 O inst|yfsm~26_combout $end
$var wire 1 P inst|yfsm.s8~regout $end
$var wire 1 Q inst|yfsm~24_combout $end
$var wire 1 R inst|yfsm.s7~regout $end
$var wire 1 S inst|yfsm~25_combout $end
$var wire 1 T inst|yfsm.s6~regout $end
$var wire 1 U inst|WideOr2~0_combout $end
$var wire 1 V inst|yfsm.s5~regout $end
$var wire 1 W inst|yfsm~22_combout $end
$var wire 1 X inst|yfsm~23_combout $end
$var wire 1 Y inst|yfsm.s0~regout $end
$var wire 1 Z inst|WideOr0~combout $end
$var wire 1 [ inst|WideOr1~0_combout $end
$var wire 1 \ inst5|Mux0~0_combout $end
$var wire 1 ] inst5|Mux1~0_combout $end
$var wire 1 ^ inst5|Mux2~0_combout $end
$var wire 1 _ inst5|Mux3~0_combout $end
$var wire 1 ` inst5|Mux5~0_combout $end
$var wire 1 a inst5|Mux6~0_combout $end
$var wire 1 b inst|current_state[0]~0_combout $end
$var wire 1 c inst6|Mux0~0_combout $end
$var wire 1 d inst6|Mux1~0_combout $end
$var wire 1 e inst6|Mux2~0_combout $end
$var wire 1 f inst6|Mux3~0_combout $end
$var wire 1 g inst6|Mux4~0_combout $end
$var wire 1 h inst6|Mux5~0_combout $end
$var wire 1 i inst6|Mux6~0_combout $end
$var wire 1 j inst|current_state [3] $end
$var wire 1 k inst|current_state [2] $end
$var wire 1 l inst|current_state [1] $end
$var wire 1 m inst|current_state [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
1)
1(
0'
1&
1%
0$
1#
10
0/
0.
0-
0,
0+
0*
07
16
15
14
13
12
11
1>
0=
0<
0;
0:
09
08
x?
0@
1A
xB
1C
1D
1E
xF
1G
xH
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
1X
0Y
1Z
0[
0\
0]
0^
1_
1`
0a
1b
1c
1d
0e
0f
0g
0h
0i
0m
0l
0k
zj
$end
#480000
