$date
  Mon Feb  2 18:09:48 2015
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clock $end
$var reg 1 " enable $end
$var reg 9 # rs_instr[8:0] $end
$var reg 1 $ done $end
$var reg 1 % lcd_rs $end
$var reg 1 & lcd_en $end
$var reg 1 ' lcd_rw $end
$var reg 8 ( lcdd[7:0] $end
$scope module comp_test $end
$var reg 1 ) clk $end
$var reg 1 * send $end
$var reg 9 + ins_in[8:0] $end
$var reg 1 , done_write $end
$var reg 1 - lcd_rs_out_w $end
$var reg 1 . lcd_enable_w $end
$var reg 1 / lcd_rw_out_w $end
$var reg 8 0 lcdd_out_w[7:0] $end
$comment w_state is not handled $end
$var integer 32 1 counter $end
$upscope $end
$enddefinitions $end
#0
0!
0"
bUUUUUUUUU #
0$
U%
U&
U'
bUUUUUUUU (
0)
0*
bUUUUUUUUU +
0,
U-
U.
U/
bUUUUUUUU 0
b0 1
#500000000
1!
b000000000 #
1)
b000000000 +
#501000000
#1000000000
0!
0)
#1500000000
1!
1"
b000000001 #
1)
1*
b000000001 +
#1501000000
#2000000000
0!
0)
#2500000000
1!
1)
#2501000000
#3000000000
0!
0)
#3500000000
1!
0"
0%
0&
0'
b00000001 (
1)
0*
0-
0.
0/
b00000001 0
#3501000000
#4000000000
0!
0)
#4500000000
1!
1&
1)
1.
b1 1
