INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/squid/OneDrive/Documents/Vivado/2022/4BitFullAdder/4BitFullAdder.srcs/sources_1/new/FullAdder_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/squid/OneDrive/Documents/Vivado/2022/4BitFullAdder/4BitFullAdder.srcs/sources_1/new/fullAdder4Bit_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder4Bit_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/squid/OneDrive/Documents/Vivado/2022/4BitFullAdder/4BitFullAdder.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
