module mux16to1(in,sel,out);
input [15:0]in;
input [3:0]sel;
output out;
assign out=in[sel];
endmodule


--------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
--------------------------------------------------------------------------------------------------------------------------------------------------------------

module mux16to1_tb();
reg [15:0]in;
reg [3:0]sel;
wire out;
mux16to1 DUT(in,sel,out);
initial
begin
#5 in=16'h3f0a;sel=4'h0;
#5 sel=4'h1;
#5 sel=4'h6;
#5 sel=4'hc;
#5 $finish;


end
endmodule
