<profile>

<section name = "Vitis HLS Report for 'prepare_input_buf_func_2'" level="0">
<item name = "Date">Fri Jul 18 13:03:58 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.686 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1571, 1571, 15.710 us, 15.710 us, 1571, 1571, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34">prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, 1303, 1303, 13.030 us, 13.030 us, 1300, 1300, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56">prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, 265, 265, 2.650 us, 2.650 us, 257, 257, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 635, 748, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 489, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34">prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, 0, 0, 319, 387, 0</column>
<column name="grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56">prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, 0, 0, 316, 361, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="input_buf_0_0_address0">13, 3, 6, 18</column>
<column name="input_buf_0_0_ce0">13, 3, 1, 3</column>
<column name="input_buf_0_0_d0">13, 3, 16, 48</column>
<column name="input_buf_0_0_we0">13, 3, 1, 3</column>
<column name="input_buf_0_1_address0">13, 3, 6, 18</column>
<column name="input_buf_0_1_ce0">13, 3, 1, 3</column>
<column name="input_buf_0_1_d0">13, 3, 16, 48</column>
<column name="input_buf_0_1_we0">13, 3, 1, 3</column>
<column name="input_buf_0_2_address0">13, 3, 6, 18</column>
<column name="input_buf_0_2_ce0">13, 3, 1, 3</column>
<column name="input_buf_0_2_d0">13, 3, 16, 48</column>
<column name="input_buf_0_2_we0">13, 3, 1, 3</column>
<column name="input_buf_1_0_address0">13, 3, 6, 18</column>
<column name="input_buf_1_0_ce0">13, 3, 1, 3</column>
<column name="input_buf_1_0_d0">13, 3, 16, 48</column>
<column name="input_buf_1_0_we0">13, 3, 1, 3</column>
<column name="input_buf_1_1_address0">13, 3, 6, 18</column>
<column name="input_buf_1_1_ce0">13, 3, 1, 3</column>
<column name="input_buf_1_1_d0">13, 3, 16, 48</column>
<column name="input_buf_1_1_we0">13, 3, 1, 3</column>
<column name="input_buf_1_2_address0">13, 3, 6, 18</column>
<column name="input_buf_1_2_ce0">13, 3, 1, 3</column>
<column name="input_buf_1_2_d0">13, 3, 16, 48</column>
<column name="input_buf_1_2_we0">13, 3, 1, 3</column>
<column name="input_buf_2_0_address0">13, 3, 6, 18</column>
<column name="input_buf_2_0_ce0">13, 3, 1, 3</column>
<column name="input_buf_2_0_d0">13, 3, 16, 48</column>
<column name="input_buf_2_0_we0">13, 3, 1, 3</column>
<column name="input_buf_2_1_address0">13, 3, 6, 18</column>
<column name="input_buf_2_1_ce0">13, 3, 1, 3</column>
<column name="input_buf_2_1_d0">13, 3, 16, 48</column>
<column name="input_buf_2_1_we0">13, 3, 1, 3</column>
<column name="input_buf_2_2_address0">13, 3, 6, 18</column>
<column name="input_buf_2_2_ce0">13, 3, 1, 3</column>
<column name="input_buf_2_2_d0">13, 3, 16, 48</column>
<column name="input_buf_2_2_we0">13, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, prepare_input_buf_func.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, prepare_input_buf_func.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, prepare_input_buf_func.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, prepare_input_buf_func.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, prepare_input_buf_func.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, prepare_input_buf_func.2, return value</column>
<column name="input_s_dout">in, 16, ap_fifo, input_s, pointer</column>
<column name="input_s_empty_n">in, 1, ap_fifo, input_s, pointer</column>
<column name="input_s_read">out, 1, ap_fifo, input_s, pointer</column>
<column name="input_s_num_data_valid">in, 9, ap_fifo, input_s, pointer</column>
<column name="input_s_fifo_cap">in, 9, ap_fifo, input_s, pointer</column>
<column name="input_buf_0_0_address0">out, 6, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_ce0">out, 1, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_we0">out, 1, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_d0">out, 16, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_1_address0">out, 6, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_ce0">out, 1, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_we0">out, 1, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_d0">out, 16, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_2_address0">out, 6, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_ce0">out, 1, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_we0">out, 1, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_d0">out, 16, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_1_0_address0">out, 6, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_ce0">out, 1, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_we0">out, 1, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_d0">out, 16, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_1_address0">out, 6, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_ce0">out, 1, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_we0">out, 1, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_d0">out, 16, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_2_address0">out, 6, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_ce0">out, 1, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_we0">out, 1, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_d0">out, 16, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_2_0_address0">out, 6, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_ce0">out, 1, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_we0">out, 1, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_d0">out, 16, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_1_address0">out, 6, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_ce0">out, 1, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_we0">out, 1, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_d0">out, 16, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_2_address0">out, 6, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_ce0">out, 1, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_we0">out, 1, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_d0">out, 16, ap_memory, input_buf_2_2, array</column>
</table>
</item>
</section>
</profile>
