

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 18 17:28:36 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Brutal_matrix_multiplication
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   133185|   133185| 1.332 ms | 1.332 ms |  133185|  133185|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row         |   133184|   133184|      4162|          -|          -|    32|    no    |
        | + col        |     4160|     4160|       130|          -|          -|    32|    no    |
        |  ++ product  |      128|      128|         4|          -|          -|    32|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %A) nounwind, !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %B) nounwind, !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %AB) nounwind, !map !24"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [Brutal_design.cpp:11]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %row_end ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln11 = icmp eq i6 %i_0, -32" [Brutal_design.cpp:11]   --->   Operation 14 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [Brutal_design.cpp:11]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %5, label %row_begin" [Brutal_design.cpp:11]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [Brutal_design.cpp:11]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [Brutal_design.cpp:11]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0, i5 0)" [Brutal_design.cpp:17]   --->   Operation 20 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i11 %tmp_2 to i12" [Brutal_design.cpp:12]   --->   Operation 21 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [Brutal_design.cpp:12]   --->   Operation 22 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [Brutal_design.cpp:22]   --->   Operation 23 'ret' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %row_begin ], [ %j, %col_end ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.42ns)   --->   "%icmp_ln12 = icmp eq i6 %j_0, -32" [Brutal_design.cpp:12]   --->   Operation 25 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 26 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [Brutal_design.cpp:12]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %row_end, label %col_begin" [Brutal_design.cpp:12]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [Brutal_design.cpp:12]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [Brutal_design.cpp:12]   --->   Operation 30 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %j_0 to i12" [Brutal_design.cpp:19]   --->   Operation 31 'zext' 'zext_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.63ns)   --->   "%add_ln19 = add i12 %zext_ln12, %zext_ln19" [Brutal_design.cpp:19]   --->   Operation 32 'add' 'add_ln19' <Predicate = (!icmp_ln12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i12 %add_ln19 to i64" [Brutal_design.cpp:19]   --->   Operation 33 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [1024 x i32]* %AB, i64 0, i64 %zext_ln19_1" [Brutal_design.cpp:19]   --->   Operation 34 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %3" [Brutal_design.cpp:15]   --->   Operation 35 'br' <Predicate = (!icmp_ln12)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp) nounwind" [Brutal_design.cpp:21]   --->   Operation 36 'specregionend' 'empty_5' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [Brutal_design.cpp:11]   --->   Operation 37 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.89>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ABij_0 = phi i32 [ 0, %col_begin ], [ %ABij, %4 ]"   --->   Operation 38 'phi' 'ABij_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%k_0 = phi i6 [ 0, %col_begin ], [ %k, %4 ]"   --->   Operation 39 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.42ns)   --->   "%icmp_ln15 = icmp eq i6 %k_0, -32" [Brutal_design.cpp:15]   --->   Operation 40 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 41 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.82ns)   --->   "%k = add i6 %k_0, 1" [Brutal_design.cpp:15]   --->   Operation 42 'add' 'k' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %col_end, label %4" [Brutal_design.cpp:15]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %k_0 to i12" [Brutal_design.cpp:17]   --->   Operation 44 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.63ns)   --->   "%add_ln17 = add i12 %zext_ln17, %zext_ln12" [Brutal_design.cpp:17]   --->   Operation 45 'add' 'add_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i12 %add_ln17 to i64" [Brutal_design.cpp:17]   --->   Operation 46 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1024 x i32]* %A, i64 0, i64 %zext_ln17_1" [Brutal_design.cpp:17]   --->   Operation 47 'getelementptr' 'A_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %k_0, i5 0)" [Brutal_design.cpp:17]   --->   Operation 48 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i11 %tmp_3 to i12" [Brutal_design.cpp:17]   --->   Operation 49 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.63ns)   --->   "%add_ln17_1 = add i12 %zext_ln19, %zext_ln17_2" [Brutal_design.cpp:17]   --->   Operation 50 'add' 'add_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i12 %add_ln17_1 to i64" [Brutal_design.cpp:17]   --->   Operation 51 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_3" [Brutal_design.cpp:17]   --->   Operation 52 'getelementptr' 'B_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [Brutal_design.cpp:17]   --->   Operation 53 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [Brutal_design.cpp:17]   --->   Operation 54 'load' 'B_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 55 [1/1] (3.25ns)   --->   "store i32 %ABij_0, i32* %AB_addr, align 4" [Brutal_design.cpp:19]   --->   Operation 55 'store' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind" [Brutal_design.cpp:20]   --->   Operation 56 'specregionend' 'empty_4' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [Brutal_design.cpp:12]   --->   Operation 57 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [Brutal_design.cpp:17]   --->   Operation 58 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 59 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [Brutal_design.cpp:17]   --->   Operation 59 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 60 [1/1] (8.51ns)   --->   "%mul_ln17 = mul nsw i32 %A_load, %B_load" [Brutal_design.cpp:17]   --->   Operation 60 'mul' 'mul_ln17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [Brutal_design.cpp:15]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (2.55ns)   --->   "%ABij = add nsw i32 %mul_ln17, %ABij_0" [Brutal_design.cpp:17]   --->   Operation 62 'add' 'ABij' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "br label %3" [Brutal_design.cpp:15]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
br_ln11           (br               ) [ 01111111]
i_0               (phi              ) [ 00100000]
icmp_ln11         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
i                 (add              ) [ 01111111]
br_ln11           (br               ) [ 00000000]
specloopname_ln11 (specloopname     ) [ 00000000]
tmp               (specregionbegin  ) [ 00011111]
tmp_2             (bitconcatenate   ) [ 00000000]
zext_ln12         (zext             ) [ 00011111]
br_ln12           (br               ) [ 00111111]
ret_ln22          (ret              ) [ 00000000]
j_0               (phi              ) [ 00010000]
icmp_ln12         (icmp             ) [ 00111111]
empty_2           (speclooptripcount) [ 00000000]
j                 (add              ) [ 00111111]
br_ln12           (br               ) [ 00000000]
specloopname_ln12 (specloopname     ) [ 00000000]
tmp_1             (specregionbegin  ) [ 00001111]
zext_ln19         (zext             ) [ 00001111]
add_ln19          (add              ) [ 00000000]
zext_ln19_1       (zext             ) [ 00000000]
AB_addr           (getelementptr    ) [ 00001111]
br_ln15           (br               ) [ 00111111]
empty_5           (specregionend    ) [ 00000000]
br_ln11           (br               ) [ 01111111]
ABij_0            (phi              ) [ 00001111]
k_0               (phi              ) [ 00001000]
icmp_ln15         (icmp             ) [ 00111111]
empty_3           (speclooptripcount) [ 00000000]
k                 (add              ) [ 00111111]
br_ln15           (br               ) [ 00000000]
zext_ln17         (zext             ) [ 00000000]
add_ln17          (add              ) [ 00000000]
zext_ln17_1       (zext             ) [ 00000000]
A_addr            (getelementptr    ) [ 00000100]
tmp_3             (bitconcatenate   ) [ 00000000]
zext_ln17_2       (zext             ) [ 00000000]
add_ln17_1        (add              ) [ 00000000]
zext_ln17_3       (zext             ) [ 00000000]
B_addr            (getelementptr    ) [ 00000100]
store_ln19        (store            ) [ 00000000]
empty_4           (specregionend    ) [ 00000000]
br_ln12           (br               ) [ 00111111]
A_load            (load             ) [ 00000010]
B_load            (load             ) [ 00000010]
mul_ln17          (mul              ) [ 00000001]
specloopname_ln15 (specloopname     ) [ 00000000]
ABij              (add              ) [ 00111111]
br_ln15           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="AB_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="12" slack="0"/>
<pin id="46" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="A_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="12" slack="0"/>
<pin id="53" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="B_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="12" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln19_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/4 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="1"/>
<pin id="82" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="j_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="1"/>
<pin id="93" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="j_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="ABij_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ABij_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="ABij_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ABij_0/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="k_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="1"/>
<pin id="117" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="k_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln11_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln12_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln12_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln19_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln19_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="1"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln19_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln15_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="k_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln17_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln17_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="2"/>
<pin id="195" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln17_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln17_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln17_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="1"/>
<pin id="216" dir="0" index="1" bw="11" slack="0"/>
<pin id="217" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln17_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mul_ln17_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ABij_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="3"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ABij/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="241" class="1005" name="zext_ln12_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="250" class="1005" name="j_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="255" class="1005" name="zext_ln19_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="1"/>
<pin id="257" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="260" class="1005" name="AB_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="1"/>
<pin id="262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="k_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="273" class="1005" name="A_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="1"/>
<pin id="275" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="B_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="1"/>
<pin id="280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="A_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="288" class="1005" name="B_load_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="293" class="1005" name="mul_ln17_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17 "/>
</bind>
</comp>

<comp id="298" class="1005" name="ABij_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ABij "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="34" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="49" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="56" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="75" pin=1"/></net>

<net id="114"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="84" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="84" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="84" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="95" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="95" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="95" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="166" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="180"><net_src comp="119" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="119" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="119" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="119" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="232"><net_src comp="102" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="132" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="244"><net_src comp="146" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="253"><net_src comp="156" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="258"><net_src comp="162" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="263"><net_src comp="42" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="271"><net_src comp="182" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="276"><net_src comp="49" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="281"><net_src comp="56" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="286"><net_src comp="63" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="291"><net_src comp="69" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="296"><net_src comp="224" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="301"><net_src comp="228" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {4 }
 - Input state : 
	Port: matrixmul : A | {4 5 }
	Port: matrixmul : B | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln11 : 1
		i : 1
		br_ln11 : 2
		tmp_2 : 1
		zext_ln12 : 2
	State 3
		icmp_ln12 : 1
		j : 1
		br_ln12 : 2
		zext_ln19 : 1
		add_ln19 : 2
		zext_ln19_1 : 3
		AB_addr : 4
	State 4
		icmp_ln15 : 1
		k : 1
		br_ln15 : 2
		zext_ln17 : 1
		add_ln17 : 2
		zext_ln17_1 : 3
		A_addr : 4
		tmp_3 : 1
		zext_ln17_2 : 2
		add_ln17_1 : 3
		zext_ln17_3 : 4
		B_addr : 5
		A_load : 5
		B_load : 6
		store_ln19 : 1
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_132      |    0    |    0    |    15   |
|          |      j_fu_156      |    0    |    0    |    15   |
|          |   add_ln19_fu_166  |    0    |    0    |    13   |
|    add   |      k_fu_182      |    0    |    0    |    15   |
|          |   add_ln17_fu_192  |    0    |    0    |    13   |
|          |  add_ln17_1_fu_214 |    0    |    0    |    13   |
|          |     ABij_fu_228    |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln11_fu_126  |    0    |    0    |    11   |
|   icmp   |  icmp_ln12_fu_150  |    0    |    0    |    11   |
|          |  icmp_ln15_fu_176  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln17_fu_224  |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_2_fu_138    |    0    |    0    |    0    |
|          |    tmp_3_fu_202    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln12_fu_146  |    0    |    0    |    0    |
|          |  zext_ln19_fu_162  |    0    |    0    |    0    |
|          | zext_ln19_1_fu_171 |    0    |    0    |    0    |
|   zext   |  zext_ln17_fu_188  |    0    |    0    |    0    |
|          | zext_ln17_1_fu_197 |    0    |    0    |    0    |
|          | zext_ln17_2_fu_210 |    0    |    0    |    0    |
|          | zext_ln17_3_fu_219 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   176   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| AB_addr_reg_260 |   10   |
|  ABij_0_reg_102 |   32   |
|   ABij_reg_298  |   32   |
|  A_addr_reg_273 |   10   |
|  A_load_reg_283 |   32   |
|  B_addr_reg_278 |   10   |
|  B_load_reg_288 |   32   |
|    i_0_reg_80   |    6   |
|    i_reg_236    |    6   |
|    j_0_reg_91   |    6   |
|    j_reg_250    |    6   |
|   k_0_reg_115   |    6   |
|    k_reg_268    |    6   |
| mul_ln17_reg_293|   32   |
|zext_ln12_reg_241|   12   |
|zext_ln19_reg_255|   12   |
+-----------------+--------+
|      Total      |   250  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_69 |  p0  |   2  |  10  |   20   ||    9    |
|  ABij_0_reg_102  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   250  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   250  |   203  |
+-----------+--------+--------+--------+--------+
