{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667868844413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667868844413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 00:54:04 2022 " "Processing started: Tue Nov  8 00:54:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667868844413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667868844413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallelDecoder -c parallelDecoder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallelDecoder -c parallelDecoder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667868844414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1667868844857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1667868844857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallelDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallelDecoder-structure " "Found design unit 1: parallelDecoder-structure" {  } { { "parallelDecoder.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859149 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallelDecoder " "Found entity 1: parallelDecoder" {  } { { "parallelDecoder.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667868859149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_1-structure " "Found design unit 1: NOT_1-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_2-structure " "Found design unit 2: AND_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_3-structure " "Found design unit 3: AND_3-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_4-structure " "Found design unit 4: AND_4-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-structure " "Found design unit 5: OR_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_4-structure " "Found design unit 6: OR_4-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-structure " "Found design unit 7: XOR_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_1 " "Found entity 1: NOT_1" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_4 " "Found entity 4: AND_4" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_2 " "Found entity 5: OR_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_4 " "Found entity 6: OR_4" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""} { "Info" "ISGN_ENTITY_NAME" "7 XOR_2 " "Found entity 7: XOR_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/logic.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667868859151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8to12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder8to12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder8to12-structure " "Found design unit 1: decoder8to12-structure" {  } { { "decoder8to12.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoder8to12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859153 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder8to12 " "Found entity 1: decoder8to12" {  } { { "decoder8to12.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoder8to12.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667868859153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder1bit-structure " "Found design unit 1: decoder1bit-structure" {  } { { "decoder1bit.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859154 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder1bit " "Found entity 1: decoder1bit" {  } { { "decoder1bit.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667868859154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderlast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderlast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderlast-structure " "Found design unit 1: decoderlast-structure" {  } { { "decoderlast.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoderlast.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859155 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderlast " "Found entity 1: decoderlast" {  } { { "decoderlast.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoderlast.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667868859155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667868859155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parallelDecoder " "Elaborating entity \"parallelDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1667868859270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8to12 decoder8to12:d8to12 " "Elaborating entity \"decoder8to12\" for hierarchy \"decoder8to12:d8to12\"" {  } { { "parallelDecoder.vhd" "d8to12" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 decoder8to12:d8to12\|XOR_2:c11 " "Elaborating entity \"XOR_2\" for hierarchy \"decoder8to12:d8to12\|XOR_2:c11\"" {  } { { "decoder8to12.vhd" "c11" { Text "/home/andre/github/AAD/parallelDecoder/decoder8to12.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder1bit decoder1bit:dm1 " "Elaborating entity \"decoder1bit\" for hierarchy \"decoder1bit:dm1\"" {  } { { "parallelDecoder.vhd" "dm1" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 decoder1bit:dm1\|AND_3:and10 " "Elaborating entity \"AND_3\" for hierarchy \"decoder1bit:dm1\|AND_3:and10\"" {  } { { "decoder1bit.vhd" "and10" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 decoder1bit:dm1\|OR_4:orb " "Elaborating entity \"OR_4\" for hierarchy \"decoder1bit:dm1\|OR_4:orb\"" {  } { { "decoder1bit.vhd" "orb" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_1 decoder1bit:dm1\|NOT_1:not0 " "Elaborating entity \"NOT_1\" for hierarchy \"decoder1bit:dm1\|NOT_1:not0\"" {  } { { "decoder1bit.vhd" "not0" { Text "/home/andre/github/AAD/parallelDecoder/decoder1bit.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderlast decoderlast:last " "Elaborating entity \"decoderlast\" for hierarchy \"decoderlast:last\"" {  } { { "parallelDecoder.vhd" "last" { Text "/home/andre/github/AAD/parallelDecoder/parallelDecoder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_aux1 decoderlast.vhd(30) " "Verilog HDL or VHDL warning at decoderlast.vhd(30): object \"sig_aux1\" assigned a value but never read" {  } { { "decoderlast.vhd" "" { Text "/home/andre/github/AAD/parallelDecoder/decoderlast.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667868859303 "|parallelDecoder|decoderlast:last"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 decoderlast:last\|AND_2:and0 " "Elaborating entity \"AND_2\" for hierarchy \"decoderlast:last\|AND_2:and0\"" {  } { { "decoderlast.vhd" "and0" { Text "/home/andre/github/AAD/parallelDecoder/decoderlast.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 decoderlast:last\|OR_2:or0 " "Elaborating entity \"OR_2\" for hierarchy \"decoderlast:last\|OR_2:or0\"" {  } { { "decoderlast.vhd" "or0" { Text "/home/andre/github/AAD/parallelDecoder/decoderlast.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667868859305 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1667868859368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667868859476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 00:54:19 2022 " "Processing ended: Tue Nov  8 00:54:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667868859476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667868859476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667868859476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667868859476 ""}
