# Verilog Basics 
This folder contains beginner-level Verilog RTL and testbench examples. 
