# DualCore-RISCV
Design 2 core RISC-V with icache, dcache running in parallel, sharing memory without conflict by using NoC instead of bus and then use HLS (High-Level Synthesis) to describe the system in C/C++ language and synthesize to hardware (FPGA), then integrate AI accelerator for speed up.
<img width="1844" height="813" alt="image" src="https://github.com/user-attachments/assets/c1beff4e-f1c0-4dec-8658-3441c6465c76" />
<img width="1211" height="732" alt="image" src="https://github.com/user-attachments/assets/3c54fe11-b8e6-49d5-a2fa-f94d4c0be348" />
