/*
 * Device Tree Source for the r8a7795 SoC
 *
 * Copyright (C) 2015 Renesas Electronics Corp.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

#include <dt-bindings/clock/r8a7795-clock.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "renesas,r8a7795";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		/* 1core only at this point */
		a57_0: cpu@0 {
			compatible = "arm,cortex-a57", "arm,armv8";
			reg = <0x0>;
			device_type = "cpu";
		};
	};

	extal_clk: extal {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		gic: interrupt-controller@0xf1010000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0x0 0xf1010000 0 0x1000>,
			      <0x0 0xf1020000 0 0x2000>;
			interrupts = <GIC_PPI 9
					(GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_HIGH)>;
		};

		gpio0: gpio@e6050000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6050000 0 0x50>;
			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 0 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO0>;
		};

		gpio1: gpio@e6051000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6051000 0 0x50>;
			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 32 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO1>;
		};

		gpio2: gpio@e6052000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6052000 0 0x50>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 64 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO2>;
		};

		gpio3: gpio@e6053000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6053000 0 0x50>;
			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 96 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO3>;
		};

		gpio4: gpio@e6054000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6054000 0 0x50>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 128 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO4>;
		};

		gpio5: gpio@e6055000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055000 0 0x50>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 160 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO5>;
		};

		gpio6: gpio@e6055400 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055400 0 0x50>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 192 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO6>;
		};

		gpio7: gpio@e6055800 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055800 0 0x50>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 224 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO7>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <GIC_PPI 13
					(GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 14
					(GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 11
					(GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 10
					(GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
		};

		clock {
			#address-cells = <2>;
			#size-cells = <2>;
			#clock-cells = <1>;
			ranges;

			/* Fixed factor clocks */
			pll1_div2_clk: pll1_div2 {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			zt_clk: zt {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			ztr_clk: ztr {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <6>;
				clock-mult = <1>;
			};

			ztrd2_clk: ztrd2 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <12>;
				clock-mult = <1>;
			};

			zx_clk: zx {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s0_clk: s0 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s0d1_clk: s0d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s0_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s0d4_clk: s0d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s0_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s1_clk: s1 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <3>;
				clock-mult = <1>;
			};

			s1d1_clk: s1d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s1d2_clk: s1d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s1d4_clk: s1d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s2_clk: s2 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s2d1_clk: s2d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s2d2_clk: s2d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s2d4_clk: s2d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s3_clk: s3 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <6>;
				clock-mult = <1>;
			};

			s3d1_clk: s3d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s3d2_clk: s3d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s3d4_clk: s3d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			cl_clk: cl {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <48>;
				clock-mult = <1>;
			};

			cp_clk: cp_clk {
				compatible = "fixed-factor-clock";
				clocks = <&extal_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			audio_clk_a: audio_clk_a {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = <0>;
			};

			audio_clk_b: audio_clk_b {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = <0>;
			};

			audio_clk_c: audio_clk_c {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = <0>;
			};

			cpg_clocks: cpg_clocks@e6150000 {
				#address-cells = <2>;
				#size-cells = <2>;
				#clock-cells = <1>;
				ranges;

				compatible = "renesas,r8a7795-cpg-clocks",
					     "renesas,rcar-gen3-cpg-clocks";
				reg = <0 0xe6150000 0 0x1000>;
				clocks = <&extal_clk>;
				clock-indices = <
					R8A7795_CLK_MAIN R8A7795_CLK_PLL0
					R8A7795_CLK_PLL1 R8A7795_CLK_PLL2
					R8A7795_CLK_PLL3 R8A7795_CLK_PLL4
				>;
				clock-output-names = "main", "pll0", "pll1",
						     "pll2", "pll3", "pll4";
				#power-domain-cells = <0>;

				/* Module Standby and Software Reset */
				mssr: mssr@e6150130 {
					compatible =
						"renesas,r8a7795-cpg-mssr";
					reg = <0 0xe6150000 0 0x1000>;
					#clock-cells = <1>;
					clocks =
						/* MSTP2 */
						<&s3d4_clk>, <&s3d4_clk>,
						<&s3d4_clk>, <&s3d4_clk>,
						<&s3d4_clk>,
						/* MSTP3 */
						<&s3d4_clk>;
					clock-indices = <
						/* MSTP2 */
						R8A7795_CLK_SCIF5
						R8A7795_CLK_SCIF4
						R8A7795_CLK_SCIF3
						R8A7795_CLK_SCIF1
						R8A7795_CLK_SCIF0
						/* MSTP3 */
						R8A7795_CLK_SCIF2
					>;
					clock-output-names =
						/* MSTP2 */
						"scif5", "scif4", "scif3",
						"scif1", "scif0",
						/* MSTP3 */
						"scif2";
					#reset-cells = <1>;
				};

				mstp5_clks: mstp5_clks@e6150144 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
					clocks = <&s3d4_clk>, <&s3d4_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_AUDIO_DMAC0 R8A7795_CLK_AUDIO_DMAC1
					>;
					clock-output-names =
						"audmac0", "audmac1";
				};

				mstp9_clks: mstp9_clks@e6150994 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
					clocks = <&cp_clk>, <&cp_clk>, <&cp_clk>,
						 <&cp_clk>, <&cp_clk>, <&cp_clk>,
						 <&cp_clk>, <&cp_clk>,
						 <&s3d2_clk>, <&s3d2_clk>, <&s3d2_clk>,
						 <&s3d2_clk>, <&s3d2_clk>, <&s3d2_clk>,
						 <&s3d2_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_GPIO7 R8A7795_CLK_GPIO6
						R8A7795_CLK_GPIO5 R8A7795_CLK_GPIO4
						R8A7795_CLK_GPIO3 R8A7795_CLK_GPIO2
						R8A7795_CLK_GPIO1 R8A7795_CLK_GPIO0
						R8A7795_CLK_I2C6  R8A7795_CLK_I2C5
						R8A7795_CLK_I2C4  R8A7795_CLK_I2C3
						R8A7795_CLK_I2C2  R8A7795_CLK_I2C1
						R8A7795_CLK_I2C0
					>;
					clock-output-names =
						"gpio7", "gpio6", "gpio5",
						"gpio4", "gpio3", "gpio2",
						"gpio1", "gpio0", "i2c6",
						"i2c5", "i2c4", "i2c3", "i2c2",
						"i2c1", "i2c0";
				};

				mstp10_clks: mstp10_clks@e6150998 {
					compatible = "renesas,r8a7795-mstp-clocks", "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;
					#clock-cells = <1>;
					clocks = <&s3d4_clk>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>;
					clock-indices = <
						R8A7795_CLK_SSI_ALL
						R8A7795_CLK_SSI9 R8A7795_CLK_SSI8 R8A7795_CLK_SSI7 R8A7795_CLK_SSI6 R8A7795_CLK_SSI5
						R8A7795_CLK_SSI4 R8A7795_CLK_SSI3 R8A7795_CLK_SSI2 R8A7795_CLK_SSI1 R8A7795_CLK_SSI0
					>;
					clock-output-names =
						"ssi-all",
						"ssi9", "ssi8", "ssi7", "ssi6",
						"ssi5", "ssi4", "ssi3", "ssi2",
						"ssi1", "ssi0";
				};
			};
		};

		audma0: dma-controller@ec700000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xec700000 0 0x10000>;
			interrupts =	<0 350 IRQ_TYPE_LEVEL_HIGH
					 0 320 IRQ_TYPE_LEVEL_HIGH
					 0 321 IRQ_TYPE_LEVEL_HIGH
					 0 322 IRQ_TYPE_LEVEL_HIGH
					 0 323 IRQ_TYPE_LEVEL_HIGH
					 0 324 IRQ_TYPE_LEVEL_HIGH
					 0 325 IRQ_TYPE_LEVEL_HIGH
					 0 326 IRQ_TYPE_LEVEL_HIGH
					 0 327 IRQ_TYPE_LEVEL_HIGH
					 0 328 IRQ_TYPE_LEVEL_HIGH
					 0 329 IRQ_TYPE_LEVEL_HIGH
					 0 330 IRQ_TYPE_LEVEL_HIGH
					 0 331 IRQ_TYPE_LEVEL_HIGH
					 0 332 IRQ_TYPE_LEVEL_HIGH
					 0 333 IRQ_TYPE_LEVEL_HIGH
					 0 334 IRQ_TYPE_LEVEL_HIGH
					 0 335 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp5_clks R8A7795_CLK_AUDIO_DMAC0>;
			power-domains = <&cpg_clocks>;
			clock-names = "fck";
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		audma1: dma-controller@ec720000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xec720000 0 0x10000>;
			interrupts =	<0 351 IRQ_TYPE_LEVEL_HIGH
					 0 336 IRQ_TYPE_LEVEL_HIGH
					 0 337 IRQ_TYPE_LEVEL_HIGH
					 0 338 IRQ_TYPE_LEVEL_HIGH
					 0 339 IRQ_TYPE_LEVEL_HIGH
					 0 340 IRQ_TYPE_LEVEL_HIGH
					 0 341 IRQ_TYPE_LEVEL_HIGH
					 0 342 IRQ_TYPE_LEVEL_HIGH
					 0 343 IRQ_TYPE_LEVEL_HIGH
					 0 344 IRQ_TYPE_LEVEL_HIGH
					 0 345 IRQ_TYPE_LEVEL_HIGH
					 0 346 IRQ_TYPE_LEVEL_HIGH
					 0 347 IRQ_TYPE_LEVEL_HIGH
					 0 348 IRQ_TYPE_LEVEL_HIGH
					 0 349 IRQ_TYPE_LEVEL_HIGH
					 0 382 IRQ_TYPE_LEVEL_HIGH
					 0 383 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp5_clks R8A7795_CLK_AUDIO_DMAC1>;
			power-domains = <&cpg_clocks>;
			clock-names = "fck";
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		pfc: pfc@e6060000 {
			compatible = "renesas,pfc-r8a7795";
			reg = <0 0xe6060000 0 0x50c>;
		};

		dmac0: dma-controller@e6700000 {
			/* Empty node for now */
		};

		dmac1: dma-controller@e7300000 {
			/* Empty node for now */
		};

		dmac2: dma-controller@e7310000 {
			/* Empty node for now */
		};

		scif0: serial@e6e60000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e60000 0 64>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mssr R8A7795_CLK_SCIF0>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x51>, <&dmac1 0x50>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif1: serial@e6e68000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e68000 0 64>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mssr R8A7795_CLK_SCIF1>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x53>, <&dmac1 0x52>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif2: serial@e6e88000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e88000 0 64>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mssr R8A7795_CLK_SCIF2>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x13>, <&dmac1 0x12>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif3: serial@e6c50000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6c50000 0 64>;
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mssr R8A7795_CLK_SCIF3>;
			clock-names = "sci_ick";
			dmas = <&dmac0 0x57>, <&dmac0 0x56>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif4: serial@e6c40000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6c40000 0 64>;
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mssr R8A7795_CLK_SCIF4>;
			clock-names = "sci_ick";
			dmas = <&dmac0 0x59>, <&dmac0 0x58>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		scif5: serial@e6f30000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6f30000 0 64>;
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mssr R8A7795_CLK_SCIF5>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x5b>, <&dmac1 0x5a>;
			dma-names = "tx", "rx";
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		i2c0: i2c@e6500000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6500000 0 0x40>;
			interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C0>;
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		i2c1: i2c@e6508000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6508000 0 0x40>;
			interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C1>;
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		i2c2: i2c@e6510000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6510000 0 0x40>;
			interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C2>;
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		i2c3: i2c@e66d0000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66d0000 0 0x40>;
			interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C3>;
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		i2c4: i2c@e66d8000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66d8000 0 0x40>;
			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C4>;
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		i2c5: i2c@e66e0000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66e0000 0 0x40>;
			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C5>;
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		i2c6: i2c@e66e8000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66e8000 0 0x40>;
			interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C6>;
			power-domains = <&cpg_clocks>;
			status = "disabled";
		};

		rcar_sound: sound@ec500000 {
			/*
			 * #sound-dai-cells is required
			 *
			 * Single DAI : #sound-dai-cells = <0>;	<&rcar_sound>;
			 * Multi  DAI : #sound-dai-cells = <1>;	<&rcar_sound N>;
			 */
			/*
			 * #clock-cells is required for audio_clkout0/1/2/3
			 *
			 * clkout	: #clock-cells = <0>;	<&rcar_sound>;
			 * clkout0/1/2/3: #clock-cells = <1>;	<&rcar_sound N>;
			 */
			compatible =  "renesas,rcar_sound-r8a7795", "renesas,rcar_sound-gen3";
			reg =	<0 0xec500000 0 0x1000>, /* SCU */
				<0 0xec5a0000 0 0x100>,  /* ADG */
				<0 0xec540000 0 0x1000>, /* SSIU */
				<0 0xec541000 0 0x280>,  /* SSI */
				<0 0xec740000 0 0x200>;  /* Audio DMAC peri peri*/
			reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";

			clocks = <&mstp10_clks R8A7795_CLK_SSI_ALL>,
				<&mstp10_clks R8A7795_CLK_SSI9>, <&mstp10_clks R8A7795_CLK_SSI8>,
				<&mstp10_clks R8A7795_CLK_SSI7>, <&mstp10_clks R8A7795_CLK_SSI6>,
				<&mstp10_clks R8A7795_CLK_SSI5>, <&mstp10_clks R8A7795_CLK_SSI4>,
				<&mstp10_clks R8A7795_CLK_SSI3>, <&mstp10_clks R8A7795_CLK_SSI2>,
				<&mstp10_clks R8A7795_CLK_SSI1>, <&mstp10_clks R8A7795_CLK_SSI0>,
				<&audio_clk_a>, <&audio_clk_b>, <&audio_clk_c>, <&s0d4_clk>;
			clock-names = "ssi-all",
					"ssi.9", "ssi.8", "ssi.7", "ssi.6", "ssi.5",
					"ssi.4", "ssi.3", "ssi.2", "ssi.1", "ssi.0",
					"clk_a", "clk_b", "clk_c", "clk_i";
			power-domains = <&cpg_clocks>;
			status = "disabled";

			rcar_sound,ssi {
				ssi0: ssi@0 {
					interrupts = <0 370 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi1: ssi@1 {
					 interrupts = <0 371 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi2: ssi@2 {
					interrupts = <0 372 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi3: ssi@3 {
					interrupts = <0 373 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi4: ssi@4 {
					interrupts = <0 374 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi5: ssi@5 {
					interrupts = <0 375 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi6: ssi@6 {
					interrupts = <0 376 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi7: ssi@7 {
					interrupts = <0 377 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi8: ssi@8 {
					interrupts = <0 378 IRQ_TYPE_LEVEL_HIGH>;
				};
				ssi9: ssi@9 {
					interrupts = <0 379 IRQ_TYPE_LEVEL_HIGH>;
				};
			};
		};
	};
};
