#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Sep 12 15:04:10 2021
# Process ID: 43670
# Current directory: /home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1
# Command line: vivado -log mainBd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mainBd_wrapper.tcl -notrace
# Log file: /home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1/mainBd_wrapper.vdi
# Journal file: /home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mainBd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top mainBd_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_gpio_0_0/mainBd_axi_gpio_0_0.dcp' for cell 'mainBd_i/GPIO'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_xlconstant_0_0/mainBd_xlconstant_0_0.dcp' for cell 'mainBd_i/NoReset'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_uartlite_0_0/mainBd_axi_uartlite_0_0.dcp' for cell 'mainBd_i/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_clk_wiz_1_0/mainBd_clk_wiz_1_0.dcp' for cell 'mainBd_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_mdm_1_0/mainBd_mdm_1_0.dcp' for cell 'mainBd_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_microblaze_0_0/mainBd_microblaze_0_0.dcp' for cell 'mainBd_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_mig_7series_0_1/mainBd_mig_7series_0_1.dcp' for cell 'mainBd_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_rst_clk_wiz_1_100M_0/mainBd_rst_clk_wiz_1_100M_0.dcp' for cell 'mainBd_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_util_vector_logic_0_0/mainBd_util_vector_logic_0_0.dcp' for cell 'mainBd_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_xbar_1/mainBd_xbar_1.dcp' for cell 'mainBd_i/MemoryInterconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_auto_cc_0/mainBd_auto_cc_0.dcp' for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_xbar_0/mainBd_xbar_0.dcp' for cell 'mainBd_i/PeripheralInterconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_dlmb_bram_if_cntlr_0/mainBd_dlmb_bram_if_cntlr_0.dcp' for cell 'mainBd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_dlmb_v10_0/mainBd_dlmb_v10_0.dcp' for cell 'mainBd_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_ilmb_bram_if_cntlr_0/mainBd_ilmb_bram_if_cntlr_0.dcp' for cell 'mainBd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_ilmb_v10_0/mainBd_ilmb_v10_0.dcp' for cell 'mainBd_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_lmb_bram_0/mainBd_lmb_bram_0.dcp' for cell 'mainBd_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_microblaze_0_0/mainBd_microblaze_0_0.xdc] for cell 'mainBd_i/microblaze_0/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_microblaze_0_0/mainBd_microblaze_0_0.xdc] for cell 'mainBd_i/microblaze_0/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_mdm_1_0/mainBd_mdm_1_0.xdc] for cell 'mainBd_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_mdm_1_0/mainBd_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2167.684 ; gain = 547.461 ; free physical = 2666 ; free virtual = 9471
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_mdm_1_0/mainBd_mdm_1_0.xdc] for cell 'mainBd_i/mdm_1/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_clk_wiz_1_0/mainBd_clk_wiz_1_0_board.xdc] for cell 'mainBd_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_clk_wiz_1_0/mainBd_clk_wiz_1_0_board.xdc] for cell 'mainBd_i/clk_wiz_1/inst'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_clk_wiz_1_0/mainBd_clk_wiz_1_0.xdc] for cell 'mainBd_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_clk_wiz_1_0/mainBd_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_clk_wiz_1_0/mainBd_clk_wiz_1_0.xdc] for cell 'mainBd_i/clk_wiz_1/inst'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_rst_clk_wiz_1_100M_0/mainBd_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mainBd_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_rst_clk_wiz_1_100M_0/mainBd_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mainBd_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_rst_clk_wiz_1_100M_0/mainBd_rst_clk_wiz_1_100M_0.xdc] for cell 'mainBd_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_rst_clk_wiz_1_100M_0/mainBd_rst_clk_wiz_1_100M_0.xdc] for cell 'mainBd_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_dlmb_v10_0/mainBd_dlmb_v10_0.xdc] for cell 'mainBd_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_dlmb_v10_0/mainBd_dlmb_v10_0.xdc] for cell 'mainBd_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_ilmb_v10_0/mainBd_ilmb_v10_0.xdc] for cell 'mainBd_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_ilmb_v10_0/mainBd_ilmb_v10_0.xdc] for cell 'mainBd_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_gpio_0_0/mainBd_axi_gpio_0_0_board.xdc] for cell 'mainBd_i/GPIO/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_gpio_0_0/mainBd_axi_gpio_0_0_board.xdc] for cell 'mainBd_i/GPIO/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_gpio_0_0/mainBd_axi_gpio_0_0.xdc] for cell 'mainBd_i/GPIO/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_gpio_0_0/mainBd_axi_gpio_0_0.xdc] for cell 'mainBd_i/GPIO/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_uartlite_0_0/mainBd_axi_uartlite_0_0_board.xdc] for cell 'mainBd_i/UART/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_uartlite_0_0/mainBd_axi_uartlite_0_0_board.xdc] for cell 'mainBd_i/UART/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_uartlite_0_0/mainBd_axi_uartlite_0_0.xdc] for cell 'mainBd_i/UART/U0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_axi_uartlite_0_0/mainBd_axi_uartlite_0_0.xdc] for cell 'mainBd_i/UART/U0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_mig_7series_0_1/mainBd_mig_7series_0_1/user_design/constraints/mainBd_mig_7series_0_1.xdc] for cell 'mainBd_i/mig_7series_0'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_mig_7series_0_1/mainBd_mig_7series_0_1/user_design/constraints/mainBd_mig_7series_0_1.xdc] for cell 'mainBd_i/mig_7series_0'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/constrs_1/new/ArtyA7.xdc]
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/constrs_1/new/ArtyA7.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_auto_cc_0/mainBd_auto_cc_0.dcp'
Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_auto_cc_0/mainBd_auto_cc_0_clocks.xdc] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_auto_cc_0/mainBd_auto_cc_0_clocks.xdc] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mainBd_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.srcs/sources_1/bd/mainBd/ip/mainBd_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 262 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 155 instances

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2198.695 ; gain = 981.012 ; free physical = 2695 ; free virtual = 9461
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2262.715 ; gain = 64.020 ; free physical = 2690 ; free virtual = 9456
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 184dc1f05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2262.715 ; gain = 0.000 ; free physical = 2694 ; free virtual = 9460
INFO: [Opt 31-389] Phase Retarget created 169 cells and removed 272 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1c5bdbd21

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2262.715 ; gain = 0.000 ; free physical = 2693 ; free virtual = 9460
INFO: [Opt 31-389] Phase Constant propagation created 26 cells and removed 118 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18bf16108

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2262.715 ; gain = 0.000 ; free physical = 2659 ; free virtual = 9428
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1091 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18bf16108

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2262.715 ; gain = 0.000 ; free physical = 2659 ; free virtual = 9428
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18bf16108

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2262.715 ; gain = 0.000 ; free physical = 2658 ; free virtual = 9427
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2262.715 ; gain = 0.000 ; free physical = 2658 ; free virtual = 9427
Ending Logic Optimization Task | Checksum: 230c6a047

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2262.715 ; gain = 0.000 ; free physical = 2658 ; free virtual = 9427

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.452 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 1eb8dc626

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2640 ; free virtual = 9408
Ending Power Optimization Task | Checksum: 1eb8dc626

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2708.305 ; gain = 445.590 ; free physical = 2652 ; free virtual = 9421

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 1062075f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2659 ; free virtual = 9428
INFO: [Opt 31-389] Phase Remap created 2 cells and removed 4 cells
Ending Logic Optimization Task | Checksum: 1062075f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2659 ; free virtual = 9428
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2708.305 ; gain = 509.609 ; free physical = 2659 ; free virtual = 9428
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2656 ; free virtual = 9426
INFO: [Common 17-1381] The checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1/mainBd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mainBd_wrapper_drc_opted.rpt -pb mainBd_wrapper_drc_opted.pb -rpx mainBd_wrapper_drc_opted.rpx
Command: report_drc -file mainBd_wrapper_drc_opted.rpt -pb mainBd_wrapper_drc_opted.pb -rpx mainBd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1/mainBd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2637 ; free virtual = 9412
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c7dd86b2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2637 ; free virtual = 9412
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2646 ; free virtual = 9421

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec442943

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2625 ; free virtual = 9401

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1da513c80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2593 ; free virtual = 9368

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1da513c80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2593 ; free virtual = 9368
Phase 1 Placer Initialization | Checksum: 1da513c80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2593 ; free virtual = 9368

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1537f2d28

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2553 ; free virtual = 9329

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1537f2d28

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2553 ; free virtual = 9329

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fddbdc27

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2554 ; free virtual = 9330

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e23699ff

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2554 ; free virtual = 9330

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 157f8bd67

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2554 ; free virtual = 9330

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e9af80f4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2551 ; free virtual = 9328

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13c04eea6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2552 ; free virtual = 9329

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18bbd29b1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2552 ; free virtual = 9329
Phase 3 Detail Placement | Checksum: 18bbd29b1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2552 ; free virtual = 9329

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 234056476

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-33] Processed net mainBd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 234056476

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2559 ; free virtual = 9336
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.610. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2228ba0bb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2559 ; free virtual = 9336
Phase 4.1 Post Commit Optimization | Checksum: 2228ba0bb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2559 ; free virtual = 9336

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2228ba0bb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2559 ; free virtual = 9336

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2228ba0bb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2559 ; free virtual = 9336

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d267f9ac

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2561 ; free virtual = 9338
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d267f9ac

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2561 ; free virtual = 9338
Ending Placer Task | Checksum: 14ddae88d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2586 ; free virtual = 9363
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2586 ; free virtual = 9363
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2557 ; free virtual = 9357
INFO: [Common 17-1381] The checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1/mainBd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mainBd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2566 ; free virtual = 9350
INFO: [runtcl-4] Executing : report_utilization -file mainBd_wrapper_utilization_placed.rpt -pb mainBd_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2572 ; free virtual = 9357
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mainBd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2569 ; free virtual = 9354
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: db4ffa88 ConstDB: 0 ShapeSum: 728aee05 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a47ef98d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2435 ; free virtual = 9222
Post Restoration Checksum: NetGraph: bbc85ca8 NumContArr: e8b69ce5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a47ef98d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2434 ; free virtual = 9221

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a47ef98d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2403 ; free virtual = 9191

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a47ef98d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2403 ; free virtual = 9191
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14f55da61

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2388 ; free virtual = 9177
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.633  | TNS=0.000  | WHS=-0.303 | THS=-386.798|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: dde91713

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2373 ; free virtual = 9162
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.633  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: b3911896

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2372 ; free virtual = 9161
Phase 2 Router Initialization | Checksum: e35e4e48

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2372 ; free virtual = 9161

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 296b988bc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2370 ; free virtual = 9160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1437
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.610  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18825c313

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2365 ; free virtual = 9154

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.610  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d2a75eff

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9154
Phase 4 Rip-up And Reroute | Checksum: 1d2a75eff

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9154

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d2a75eff

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9154

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d2a75eff

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9154
Phase 5 Delay and Skew Optimization | Checksum: 1d2a75eff

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9154

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22f5ad105

Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.706  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23656acda

Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9153
Phase 6 Post Hold Fix | Checksum: 23656acda

Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9153

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.26252 %
  Global Horizontal Routing Utilization  = 3.11175 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23833fb00

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2364 ; free virtual = 9153

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23833fb00

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2363 ; free virtual = 9153

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 241a2bf44

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2365 ; free virtual = 9155

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.706  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 241a2bf44

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2365 ; free virtual = 9155
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2404 ; free virtual = 9193

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2404 ; free virtual = 9193
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2371 ; free virtual = 9189
INFO: [Common 17-1381] The checkpoint '/home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1/mainBd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2708.305 ; gain = 0.000 ; free physical = 2392 ; free virtual = 9191
INFO: [runtcl-4] Executing : report_drc -file mainBd_wrapper_drc_routed.rpt -pb mainBd_wrapper_drc_routed.pb -rpx mainBd_wrapper_drc_routed.rpx
Command: report_drc -file mainBd_wrapper_drc_routed.rpt -pb mainBd_wrapper_drc_routed.pb -rpx mainBd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1/mainBd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mainBd_wrapper_methodology_drc_routed.rpt -pb mainBd_wrapper_methodology_drc_routed.pb -rpx mainBd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mainBd_wrapper_methodology_drc_routed.rpt -pb mainBd_wrapper_methodology_drc_routed.pb -rpx mainBd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/caglayan/Desktop/Workspaces/WS_Vivado/MicroblazeDDR/MicroblazeDDR.runs/impl_1/mainBd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mainBd_wrapper_power_routed.rpt -pb mainBd_wrapper_power_summary_routed.pb -rpx mainBd_wrapper_power_routed.rpx
Command: report_power -file mainBd_wrapper_power_routed.rpt -pb mainBd_wrapper_power_summary_routed.pb -rpx mainBd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mainBd_wrapper_route_status.rpt -pb mainBd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mainBd_wrapper_timing_summary_routed.rpt -rpx mainBd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mainBd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file mainBd_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force mainBd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal mainBd_i/mig_7series_0/u_mainBd_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out on the mainBd_i/mig_7series_0/u_mainBd_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of mainBd_i/mig_7series_0/u_mainBd_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and mainBd_i/MemoryInterconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mainBd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2924.090 ; gain = 215.785 ; free physical = 2199 ; free virtual = 9038
INFO: [Common 17-206] Exiting Vivado at Sun Sep 12 15:06:38 2021...
