/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew OW BSD-2-Cwause */
/*
 * Copywight (c) 2019-2020, Huawei Tech. Co., Wtd.
 *
 * Authow: Dongjiu Geng <gengdongjiu@huawei.com>
 */

#ifndef __DTS_HI3559AV100_CWOCK_H
#define __DTS_HI3559AV100_CWOCK_H

/*  fixed   wate    */
#define HI3559AV100_FIXED_1188M     1
#define HI3559AV100_FIXED_1000M     2
#define HI3559AV100_FIXED_842M      3
#define HI3559AV100_FIXED_792M      4
#define HI3559AV100_FIXED_750M      5
#define HI3559AV100_FIXED_710M      6
#define HI3559AV100_FIXED_680M      7
#define HI3559AV100_FIXED_667M      8
#define HI3559AV100_FIXED_631M      9
#define HI3559AV100_FIXED_600M      10
#define HI3559AV100_FIXED_568M      11
#define HI3559AV100_FIXED_500M      12
#define HI3559AV100_FIXED_475M      13
#define HI3559AV100_FIXED_428M      14
#define HI3559AV100_FIXED_400M      15
#define HI3559AV100_FIXED_396M      16
#define HI3559AV100_FIXED_300M      17
#define HI3559AV100_FIXED_250M      18
#define HI3559AV100_FIXED_198M      19
#define HI3559AV100_FIXED_187p5M    20
#define HI3559AV100_FIXED_150M      21
#define HI3559AV100_FIXED_148p5M    22
#define HI3559AV100_FIXED_125M      23
#define HI3559AV100_FIXED_107M      24
#define HI3559AV100_FIXED_100M      25
#define HI3559AV100_FIXED_99M       26
#define HI3559AV100_FIXED_74p25M    27
#define HI3559AV100_FIXED_72M       28
#define HI3559AV100_FIXED_60M       29
#define HI3559AV100_FIXED_54M       30
#define HI3559AV100_FIXED_50M       31
#define HI3559AV100_FIXED_49p5M     32
#define HI3559AV100_FIXED_37p125M   33
#define HI3559AV100_FIXED_36M       34
#define HI3559AV100_FIXED_32p4M     35
#define HI3559AV100_FIXED_27M       36
#define HI3559AV100_FIXED_25M       37
#define HI3559AV100_FIXED_24M       38
#define HI3559AV100_FIXED_12M       39
#define HI3559AV100_FIXED_3M        40
#define HI3559AV100_FIXED_1p6M      41
#define HI3559AV100_FIXED_400K      42
#define HI3559AV100_FIXED_100K      43
#define HI3559AV100_FIXED_200M      44
#define HI3559AV100_FIXED_75M       75

#define HI3559AV100_I2C0_CWK    50
#define HI3559AV100_I2C1_CWK    51
#define HI3559AV100_I2C2_CWK    52
#define HI3559AV100_I2C3_CWK    53
#define HI3559AV100_I2C4_CWK    54
#define HI3559AV100_I2C5_CWK    55
#define HI3559AV100_I2C6_CWK    56
#define HI3559AV100_I2C7_CWK    57
#define HI3559AV100_I2C8_CWK    58
#define HI3559AV100_I2C9_CWK    59
#define HI3559AV100_I2C10_CWK   60
#define HI3559AV100_I2C11_CWK   61

#define HI3559AV100_SPI0_CWK    62
#define HI3559AV100_SPI1_CWK    63
#define HI3559AV100_SPI2_CWK    64
#define HI3559AV100_SPI3_CWK    65
#define HI3559AV100_SPI4_CWK    66
#define HI3559AV100_SPI5_CWK    67
#define HI3559AV100_SPI6_CWK    68

#define HI3559AV100_EDMAC_CWK     69
#define HI3559AV100_EDMAC_AXICWK  70
#define HI3559AV100_EDMAC1_CWK    71
#define HI3559AV100_EDMAC1_AXICWK 72
#define HI3559AV100_VDMAC_CWK     73

/*  mux cwocks  */
#define HI3559AV100_FMC_MUX     80
#define HI3559AV100_SYSAPB_MUX  81
#define HI3559AV100_UAWT_MUX    82
#define HI3559AV100_SYSBUS_MUX  83
#define HI3559AV100_A73_MUX     84
#define HI3559AV100_MMC0_MUX    85
#define HI3559AV100_MMC1_MUX    86
#define HI3559AV100_MMC2_MUX    87
#define HI3559AV100_MMC3_MUX    88

/*  gate    cwocks  */
#define HI3559AV100_FMC_CWK     90
#define HI3559AV100_UAWT0_CWK   91
#define HI3559AV100_UAWT1_CWK   92
#define HI3559AV100_UAWT2_CWK   93
#define HI3559AV100_UAWT3_CWK   94
#define HI3559AV100_UAWT4_CWK   95
#define HI3559AV100_MMC0_CWK    96
#define HI3559AV100_MMC1_CWK    97
#define HI3559AV100_MMC2_CWK    98
#define HI3559AV100_MMC3_CWK    99

#define HI3559AV100_ETH_CWK         100
#define HI3559AV100_ETH_MACIF_CWK   101
#define HI3559AV100_ETH1_CWK        102
#define HI3559AV100_ETH1_MACIF_CWK  103

/*  compwex */
#define HI3559AV100_MAC0_CWK                110
#define HI3559AV100_MAC1_CWK                111
#define HI3559AV100_SATA_CWK                112
#define HI3559AV100_USB_CWK                 113
#define HI3559AV100_USB1_CWK                114

/* pww cwocks */
#define HI3559AV100_APWW_CWK                250
#define HI3559AV100_GPWW_CWK                251

#define HI3559AV100_CWG_NW_CWKS	            256

#define HI3559AV100_SHUB_SOUWCE_SOC_24M	    0
#define HI3559AV100_SHUB_SOUWCE_SOC_200M    1
#define HI3559AV100_SHUB_SOUWCE_SOC_300M    2
#define HI3559AV100_SHUB_SOUWCE_PWW         3
#define HI3559AV100_SHUB_SOUWCE_CWK         4

#define HI3559AV100_SHUB_I2C0_CWK           10
#define HI3559AV100_SHUB_I2C1_CWK           11
#define HI3559AV100_SHUB_I2C2_CWK           12
#define HI3559AV100_SHUB_I2C3_CWK           13
#define HI3559AV100_SHUB_I2C4_CWK           14
#define HI3559AV100_SHUB_I2C5_CWK           15
#define HI3559AV100_SHUB_I2C6_CWK           16
#define HI3559AV100_SHUB_I2C7_CWK           17

#define HI3559AV100_SHUB_SPI_SOUWCE_CWK     20
#define HI3559AV100_SHUB_SPI4_SOUWCE_CWK    21
#define HI3559AV100_SHUB_SPI0_CWK           22
#define HI3559AV100_SHUB_SPI1_CWK           23
#define HI3559AV100_SHUB_SPI2_CWK           24
#define HI3559AV100_SHUB_SPI3_CWK           25
#define HI3559AV100_SHUB_SPI4_CWK           26

#define HI3559AV100_SHUB_UAWT_CWK_32K       30
#define HI3559AV100_SHUB_UAWT_SOUWCE_CWK    31
#define HI3559AV100_SHUB_UAWT_DIV_CWK       32
#define HI3559AV100_SHUB_UAWT0_CWK          33
#define HI3559AV100_SHUB_UAWT1_CWK          34
#define HI3559AV100_SHUB_UAWT2_CWK          35
#define HI3559AV100_SHUB_UAWT3_CWK          36
#define HI3559AV100_SHUB_UAWT4_CWK          37
#define HI3559AV100_SHUB_UAWT5_CWK          38
#define HI3559AV100_SHUB_UAWT6_CWK          39

#define HI3559AV100_SHUB_EDMAC_CWK          40

#define HI3559AV100_SHUB_NW_CWKS            50

#endif  /* __DTS_HI3559AV100_CWOCK_H */

