#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  5 15:51:11 2025
# Process ID: 20460
# Current directory: D:/github_project/zyqn/zyqn/bmp_hdmi_test4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34032 D:\github_project\zyqn\zyqn\bmp_hdmi_test4\bmp_hdmi_test4.xpr
# Log file: D:/github_project/zyqn/zyqn/bmp_hdmi_test4/vivado.log
# Journal file: D:/github_project/zyqn/zyqn/bmp_hdmi_test4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_project/zyqn/zyqn/bmp_hdmi_test4/bmp_hdmi_test4.xpr
update_compile_order -fileset sources_1
save_project_as bmp_hdmi_test4.2 D:/github_project/zyqn/zyqn/bmp_hdmi_test4.2 -force
open_bd_design {D:/github_project/zyqn/zyqn/bmp_hdmi_test4.2/bmp_hdmi_test4.2.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {32} CONFIG.c_s_axis_s2mm_tdata_width {32}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
update_module_reference system_Bic_top_0_0
update_module_reference system_Bic_top_0_0
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK1 ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/Bic_top_0/inst/yPixLow[0]} {system_i/Bic_top_0/inst/yPixLow[1]} {system_i/Bic_top_0/inst/yPixLow[2]} {system_i/Bic_top_0/inst/yPixLow[3]} {system_i/Bic_top_0/inst/yPixLow[4]} {system_i/Bic_top_0/inst/yPixLow[5]} {system_i/Bic_top_0/inst/yPixLow[6]} {system_i/Bic_top_0/inst/yPixLow[7]} {system_i/Bic_top_0/inst/yPixLow[8]} {system_i/Bic_top_0/inst/yPixLow[9]} {system_i/Bic_top_0/inst/yPixLow[10]} {system_i/Bic_top_0/inst/yPixLow[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/Bic_top_0/inst/yPixLowNext[0]} {system_i/Bic_top_0/inst/yPixLowNext[1]} {system_i/Bic_top_0/inst/yPixLowNext[2]} {system_i/Bic_top_0/inst/yPixLowNext[3]} {system_i/Bic_top_0/inst/yPixLowNext[4]} {system_i/Bic_top_0/inst/yPixLowNext[5]} {system_i/Bic_top_0/inst/yPixLowNext[6]} {system_i/Bic_top_0/inst/yPixLowNext[7]} {system_i/Bic_top_0/inst/yPixLowNext[8]} {system_i/Bic_top_0/inst/yPixLowNext[9]} {system_i/Bic_top_0/inst/yPixLowNext[10]} {system_i/Bic_top_0/inst/yPixLowNext[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/Bic_top_0/inst/yPixLow_valid[0]} {system_i/Bic_top_0/inst/yPixLow_valid[1]} {system_i/Bic_top_0/inst/yPixLow_valid[2]} {system_i/Bic_top_0/inst/yPixLow_valid[3]} {system_i/Bic_top_0/inst/yPixLow_valid[4]} {system_i/Bic_top_0/inst/yPixLow_valid[5]} {system_i/Bic_top_0/inst/yPixLow_valid[6]} {system_i/Bic_top_0/inst/yPixLow_valid[7]} {system_i/Bic_top_0/inst/yPixLow_valid[8]} {system_i/Bic_top_0/inst/yPixLow_valid[9]} {system_i/Bic_top_0/inst/yPixLow_valid[10]} {system_i/Bic_top_0/inst/yPixLow_valid[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readData11[0]} {system_i/Bic_top_0/inst/ramRB/readData11[1]} {system_i/Bic_top_0/inst/ramRB/readData11[2]} {system_i/Bic_top_0/inst/ramRB/readData11[3]} {system_i/Bic_top_0/inst/ramRB/readData11[4]} {system_i/Bic_top_0/inst/ramRB/readData11[5]} {system_i/Bic_top_0/inst/ramRB/readData11[6]} {system_i/Bic_top_0/inst/ramRB/readData11[7]} {system_i/Bic_top_0/inst/ramRB/readData11[8]} {system_i/Bic_top_0/inst/ramRB/readData11[9]} {system_i/Bic_top_0/inst/ramRB/readData11[10]} {system_i/Bic_top_0/inst/ramRB/readData11[11]} {system_i/Bic_top_0/inst/ramRB/readData11[12]} {system_i/Bic_top_0/inst/ramRB/readData11[13]} {system_i/Bic_top_0/inst/ramRB/readData11[14]} {system_i/Bic_top_0/inst/ramRB/readData11[15]} {system_i/Bic_top_0/inst/ramRB/readData11[16]} {system_i/Bic_top_0/inst/ramRB/readData11[17]} {system_i/Bic_top_0/inst/ramRB/readData11[18]} {system_i/Bic_top_0/inst/ramRB/readData11[19]} {system_i/Bic_top_0/inst/ramRB/readData11[20]} {system_i/Bic_top_0/inst/ramRB/readData11[21]} {system_i/Bic_top_0/inst/ramRB/readData11[22]} {system_i/Bic_top_0/inst/ramRB/readData11[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readData12[0]} {system_i/Bic_top_0/inst/ramRB/readData12[1]} {system_i/Bic_top_0/inst/ramRB/readData12[2]} {system_i/Bic_top_0/inst/ramRB/readData12[3]} {system_i/Bic_top_0/inst/ramRB/readData12[4]} {system_i/Bic_top_0/inst/ramRB/readData12[5]} {system_i/Bic_top_0/inst/ramRB/readData12[6]} {system_i/Bic_top_0/inst/ramRB/readData12[7]} {system_i/Bic_top_0/inst/ramRB/readData12[8]} {system_i/Bic_top_0/inst/ramRB/readData12[9]} {system_i/Bic_top_0/inst/ramRB/readData12[10]} {system_i/Bic_top_0/inst/ramRB/readData12[11]} {system_i/Bic_top_0/inst/ramRB/readData12[12]} {system_i/Bic_top_0/inst/ramRB/readData12[13]} {system_i/Bic_top_0/inst/ramRB/readData12[14]} {system_i/Bic_top_0/inst/ramRB/readData12[15]} {system_i/Bic_top_0/inst/ramRB/readData12[16]} {system_i/Bic_top_0/inst/ramRB/readData12[17]} {system_i/Bic_top_0/inst/ramRB/readData12[18]} {system_i/Bic_top_0/inst/ramRB/readData12[19]} {system_i/Bic_top_0/inst/ramRB/readData12[20]} {system_i/Bic_top_0/inst/ramRB/readData12[21]} {system_i/Bic_top_0/inst/ramRB/readData12[22]} {system_i/Bic_top_0/inst/ramRB/readData12[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readData13[0]} {system_i/Bic_top_0/inst/ramRB/readData13[1]} {system_i/Bic_top_0/inst/ramRB/readData13[2]} {system_i/Bic_top_0/inst/ramRB/readData13[3]} {system_i/Bic_top_0/inst/ramRB/readData13[4]} {system_i/Bic_top_0/inst/ramRB/readData13[5]} {system_i/Bic_top_0/inst/ramRB/readData13[6]} {system_i/Bic_top_0/inst/ramRB/readData13[7]} {system_i/Bic_top_0/inst/ramRB/readData13[8]} {system_i/Bic_top_0/inst/ramRB/readData13[9]} {system_i/Bic_top_0/inst/ramRB/readData13[10]} {system_i/Bic_top_0/inst/ramRB/readData13[11]} {system_i/Bic_top_0/inst/ramRB/readData13[12]} {system_i/Bic_top_0/inst/ramRB/readData13[13]} {system_i/Bic_top_0/inst/ramRB/readData13[14]} {system_i/Bic_top_0/inst/ramRB/readData13[15]} {system_i/Bic_top_0/inst/ramRB/readData13[16]} {system_i/Bic_top_0/inst/ramRB/readData13[17]} {system_i/Bic_top_0/inst/ramRB/readData13[18]} {system_i/Bic_top_0/inst/ramRB/readData13[19]} {system_i/Bic_top_0/inst/ramRB/readData13[20]} {system_i/Bic_top_0/inst/ramRB/readData13[21]} {system_i/Bic_top_0/inst/ramRB/readData13[22]} {system_i/Bic_top_0/inst/ramRB/readData13[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readData01[0]} {system_i/Bic_top_0/inst/ramRB/readData01[1]} {system_i/Bic_top_0/inst/ramRB/readData01[2]} {system_i/Bic_top_0/inst/ramRB/readData01[3]} {system_i/Bic_top_0/inst/ramRB/readData01[4]} {system_i/Bic_top_0/inst/ramRB/readData01[5]} {system_i/Bic_top_0/inst/ramRB/readData01[6]} {system_i/Bic_top_0/inst/ramRB/readData01[7]} {system_i/Bic_top_0/inst/ramRB/readData01[8]} {system_i/Bic_top_0/inst/ramRB/readData01[9]} {system_i/Bic_top_0/inst/ramRB/readData01[10]} {system_i/Bic_top_0/inst/ramRB/readData01[11]} {system_i/Bic_top_0/inst/ramRB/readData01[12]} {system_i/Bic_top_0/inst/ramRB/readData01[13]} {system_i/Bic_top_0/inst/ramRB/readData01[14]} {system_i/Bic_top_0/inst/ramRB/readData01[15]} {system_i/Bic_top_0/inst/ramRB/readData01[16]} {system_i/Bic_top_0/inst/ramRB/readData01[17]} {system_i/Bic_top_0/inst/ramRB/readData01[18]} {system_i/Bic_top_0/inst/ramRB/readData01[19]} {system_i/Bic_top_0/inst/ramRB/readData01[20]} {system_i/Bic_top_0/inst/ramRB/readData01[21]} {system_i/Bic_top_0/inst/ramRB/readData01[22]} {system_i/Bic_top_0/inst/ramRB/readData01[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readData02[0]} {system_i/Bic_top_0/inst/ramRB/readData02[1]} {system_i/Bic_top_0/inst/ramRB/readData02[2]} {system_i/Bic_top_0/inst/ramRB/readData02[3]} {system_i/Bic_top_0/inst/ramRB/readData02[4]} {system_i/Bic_top_0/inst/ramRB/readData02[5]} {system_i/Bic_top_0/inst/ramRB/readData02[6]} {system_i/Bic_top_0/inst/ramRB/readData02[7]} {system_i/Bic_top_0/inst/ramRB/readData02[8]} {system_i/Bic_top_0/inst/ramRB/readData02[9]} {system_i/Bic_top_0/inst/ramRB/readData02[10]} {system_i/Bic_top_0/inst/ramRB/readData02[11]} {system_i/Bic_top_0/inst/ramRB/readData02[12]} {system_i/Bic_top_0/inst/ramRB/readData02[13]} {system_i/Bic_top_0/inst/ramRB/readData02[14]} {system_i/Bic_top_0/inst/ramRB/readData02[15]} {system_i/Bic_top_0/inst/ramRB/readData02[16]} {system_i/Bic_top_0/inst/ramRB/readData02[17]} {system_i/Bic_top_0/inst/ramRB/readData02[18]} {system_i/Bic_top_0/inst/ramRB/readData02[19]} {system_i/Bic_top_0/inst/ramRB/readData02[20]} {system_i/Bic_top_0/inst/ramRB/readData02[21]} {system_i/Bic_top_0/inst/ramRB/readData02[22]} {system_i/Bic_top_0/inst/ramRB/readData02[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {system_i/Bic_top_0/inst/ramRB/writeSelect[0]} {system_i/Bic_top_0/inst/ramRB/writeSelect[1]} {system_i/Bic_top_0/inst/ramRB/writeSelect[2]} {system_i/Bic_top_0/inst/ramRB/writeSelect[3]} {system_i/Bic_top_0/inst/ramRB/writeSelect[4]} {system_i/Bic_top_0/inst/ramRB/writeSelect[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readData03[0]} {system_i/Bic_top_0/inst/ramRB/readData03[1]} {system_i/Bic_top_0/inst/ramRB/readData03[2]} {system_i/Bic_top_0/inst/ramRB/readData03[3]} {system_i/Bic_top_0/inst/ramRB/readData03[4]} {system_i/Bic_top_0/inst/ramRB/readData03[5]} {system_i/Bic_top_0/inst/ramRB/readData03[6]} {system_i/Bic_top_0/inst/ramRB/readData03[7]} {system_i/Bic_top_0/inst/ramRB/readData03[8]} {system_i/Bic_top_0/inst/ramRB/readData03[9]} {system_i/Bic_top_0/inst/ramRB/readData03[10]} {system_i/Bic_top_0/inst/ramRB/readData03[11]} {system_i/Bic_top_0/inst/ramRB/readData03[12]} {system_i/Bic_top_0/inst/ramRB/readData03[13]} {system_i/Bic_top_0/inst/ramRB/readData03[14]} {system_i/Bic_top_0/inst/ramRB/readData03[15]} {system_i/Bic_top_0/inst/ramRB/readData03[16]} {system_i/Bic_top_0/inst/ramRB/readData03[17]} {system_i/Bic_top_0/inst/ramRB/readData03[18]} {system_i/Bic_top_0/inst/ramRB/readData03[19]} {system_i/Bic_top_0/inst/ramRB/readData03[20]} {system_i/Bic_top_0/inst/ramRB/readData03[21]} {system_i/Bic_top_0/inst/ramRB/readData03[22]} {system_i/Bic_top_0/inst/ramRB/readData03[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readData10[0]} {system_i/Bic_top_0/inst/ramRB/readData10[1]} {system_i/Bic_top_0/inst/ramRB/readData10[2]} {system_i/Bic_top_0/inst/ramRB/readData10[3]} {system_i/Bic_top_0/inst/ramRB/readData10[4]} {system_i/Bic_top_0/inst/ramRB/readData10[5]} {system_i/Bic_top_0/inst/ramRB/readData10[6]} {system_i/Bic_top_0/inst/ramRB/readData10[7]} {system_i/Bic_top_0/inst/ramRB/readData10[8]} {system_i/Bic_top_0/inst/ramRB/readData10[9]} {system_i/Bic_top_0/inst/ramRB/readData10[10]} {system_i/Bic_top_0/inst/ramRB/readData10[11]} {system_i/Bic_top_0/inst/ramRB/readData10[12]} {system_i/Bic_top_0/inst/ramRB/readData10[13]} {system_i/Bic_top_0/inst/ramRB/readData10[14]} {system_i/Bic_top_0/inst/ramRB/readData10[15]} {system_i/Bic_top_0/inst/ramRB/readData10[16]} {system_i/Bic_top_0/inst/ramRB/readData10[17]} {system_i/Bic_top_0/inst/ramRB/readData10[18]} {system_i/Bic_top_0/inst/ramRB/readData10[19]} {system_i/Bic_top_0/inst/ramRB/readData10[20]} {system_i/Bic_top_0/inst/ramRB/readData10[21]} {system_i/Bic_top_0/inst/ramRB/readData10[22]} {system_i/Bic_top_0/inst/ramRB/readData10[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readSelect[0]} {system_i/Bic_top_0/inst/ramRB/readSelect[1]} {system_i/Bic_top_0/inst/ramRB/readSelect[2]} {system_i/Bic_top_0/inst/ramRB/readSelect[3]} {system_i/Bic_top_0/inst/ramRB/readSelect[4]} {system_i/Bic_top_0/inst/ramRB/readSelect[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {system_i/Bic_top_0/inst/ramRB/readData00[0]} {system_i/Bic_top_0/inst/ramRB/readData00[1]} {system_i/Bic_top_0/inst/ramRB/readData00[2]} {system_i/Bic_top_0/inst/ramRB/readData00[3]} {system_i/Bic_top_0/inst/ramRB/readData00[4]} {system_i/Bic_top_0/inst/ramRB/readData00[5]} {system_i/Bic_top_0/inst/ramRB/readData00[6]} {system_i/Bic_top_0/inst/ramRB/readData00[7]} {system_i/Bic_top_0/inst/ramRB/readData00[8]} {system_i/Bic_top_0/inst/ramRB/readData00[9]} {system_i/Bic_top_0/inst/ramRB/readData00[10]} {system_i/Bic_top_0/inst/ramRB/readData00[11]} {system_i/Bic_top_0/inst/ramRB/readData00[12]} {system_i/Bic_top_0/inst/ramRB/readData00[13]} {system_i/Bic_top_0/inst/ramRB/readData00[14]} {system_i/Bic_top_0/inst/ramRB/readData00[15]} {system_i/Bic_top_0/inst/ramRB/readData00[16]} {system_i/Bic_top_0/inst/ramRB/readData00[17]} {system_i/Bic_top_0/inst/ramRB/readData00[18]} {system_i/Bic_top_0/inst/ramRB/readData00[19]} {system_i/Bic_top_0/inst/ramRB/readData00[20]} {system_i/Bic_top_0/inst/ramRB/readData00[21]} {system_i/Bic_top_0/inst/ramRB/readData00[22]} {system_i/Bic_top_0/inst/ramRB/readData00[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {system_i/Bic_top_0/inst/xPixLow[0]} {system_i/Bic_top_0/inst/xPixLow[1]} {system_i/Bic_top_0/inst/xPixLow[2]} {system_i/Bic_top_0/inst/xPixLow[3]} {system_i/Bic_top_0/inst/xPixLow[4]} {system_i/Bic_top_0/inst/xPixLow[5]} {system_i/Bic_top_0/inst/xPixLow[6]} {system_i/Bic_top_0/inst/xPixLow[7]} {system_i/Bic_top_0/inst/xPixLow[8]} {system_i/Bic_top_0/inst/xPixLow[9]} {system_i/Bic_top_0/inst/xPixLow[10]} {system_i/Bic_top_0/inst/xPixLow[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {system_i/Bic_top_0/inst/m_axis_tdata[0]} {system_i/Bic_top_0/inst/m_axis_tdata[1]} {system_i/Bic_top_0/inst/m_axis_tdata[2]} {system_i/Bic_top_0/inst/m_axis_tdata[3]} {system_i/Bic_top_0/inst/m_axis_tdata[4]} {system_i/Bic_top_0/inst/m_axis_tdata[5]} {system_i/Bic_top_0/inst/m_axis_tdata[6]} {system_i/Bic_top_0/inst/m_axis_tdata[7]} {system_i/Bic_top_0/inst/m_axis_tdata[8]} {system_i/Bic_top_0/inst/m_axis_tdata[9]} {system_i/Bic_top_0/inst/m_axis_tdata[10]} {system_i/Bic_top_0/inst/m_axis_tdata[11]} {system_i/Bic_top_0/inst/m_axis_tdata[12]} {system_i/Bic_top_0/inst/m_axis_tdata[13]} {system_i/Bic_top_0/inst/m_axis_tdata[14]} {system_i/Bic_top_0/inst/m_axis_tdata[15]} {system_i/Bic_top_0/inst/m_axis_tdata[16]} {system_i/Bic_top_0/inst/m_axis_tdata[17]} {system_i/Bic_top_0/inst/m_axis_tdata[18]} {system_i/Bic_top_0/inst/m_axis_tdata[19]} {system_i/Bic_top_0/inst/m_axis_tdata[20]} {system_i/Bic_top_0/inst/m_axis_tdata[21]} {system_i/Bic_top_0/inst/m_axis_tdata[22]} {system_i/Bic_top_0/inst/m_axis_tdata[23]} {system_i/Bic_top_0/inst/m_axis_tdata[24]} {system_i/Bic_top_0/inst/m_axis_tdata[25]} {system_i/Bic_top_0/inst/m_axis_tdata[26]} {system_i/Bic_top_0/inst/m_axis_tdata[27]} {system_i/Bic_top_0/inst/m_axis_tdata[28]} {system_i/Bic_top_0/inst/m_axis_tdata[29]} {system_i/Bic_top_0/inst/m_axis_tdata[30]} {system_i/Bic_top_0/inst/m_axis_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {system_i/Bic_top_0/inst/outputColumn[0]} {system_i/Bic_top_0/inst/outputColumn[1]} {system_i/Bic_top_0/inst/outputColumn[2]} {system_i/Bic_top_0/inst/outputColumn[3]} {system_i/Bic_top_0/inst/outputColumn[4]} {system_i/Bic_top_0/inst/outputColumn[5]} {system_i/Bic_top_0/inst/outputColumn[6]} {system_i/Bic_top_0/inst/outputColumn[7]} {system_i/Bic_top_0/inst/outputColumn[8]} {system_i/Bic_top_0/inst/outputColumn[9]} {system_i/Bic_top_0/inst/outputColumn[10]} {system_i/Bic_top_0/inst/outputColumn[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {system_i/Bic_top_0/inst/fillCount[0]} {system_i/Bic_top_0/inst/fillCount[1]} {system_i/Bic_top_0/inst/fillCount[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {system_i/Bic_top_0/inst/writeNextValidLine[0]} {system_i/Bic_top_0/inst/writeNextValidLine[1]} {system_i/Bic_top_0/inst/writeNextValidLine[2]} {system_i/Bic_top_0/inst/writeNextValidLine[3]} {system_i/Bic_top_0/inst/writeNextValidLine[4]} {system_i/Bic_top_0/inst/writeNextValidLine[5]} {system_i/Bic_top_0/inst/writeNextValidLine[6]} {system_i/Bic_top_0/inst/writeNextValidLine[7]} {system_i/Bic_top_0/inst/writeNextValidLine[8]} {system_i/Bic_top_0/inst/writeNextValidLine[9]} {system_i/Bic_top_0/inst/writeNextValidLine[10]} {system_i/Bic_top_0/inst/writeNextValidLine[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {system_i/Bic_top_0/inst/xPixLow_valid[0]} {system_i/Bic_top_0/inst/xPixLow_valid[1]} {system_i/Bic_top_0/inst/xPixLow_valid[2]} {system_i/Bic_top_0/inst/xPixLow_valid[3]} {system_i/Bic_top_0/inst/xPixLow_valid[4]} {system_i/Bic_top_0/inst/xPixLow_valid[5]} {system_i/Bic_top_0/inst/xPixLow_valid[6]} {system_i/Bic_top_0/inst/xPixLow_valid[7]} {system_i/Bic_top_0/inst/xPixLow_valid[8]} {system_i/Bic_top_0/inst/xPixLow_valid[9]} {system_i/Bic_top_0/inst/xPixLow_valid[10]} {system_i/Bic_top_0/inst/xPixLow_valid[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {system_i/Bic_top_0/inst/s_axis_tdata[0]} {system_i/Bic_top_0/inst/s_axis_tdata[1]} {system_i/Bic_top_0/inst/s_axis_tdata[2]} {system_i/Bic_top_0/inst/s_axis_tdata[3]} {system_i/Bic_top_0/inst/s_axis_tdata[4]} {system_i/Bic_top_0/inst/s_axis_tdata[5]} {system_i/Bic_top_0/inst/s_axis_tdata[6]} {system_i/Bic_top_0/inst/s_axis_tdata[7]} {system_i/Bic_top_0/inst/s_axis_tdata[8]} {system_i/Bic_top_0/inst/s_axis_tdata[9]} {system_i/Bic_top_0/inst/s_axis_tdata[10]} {system_i/Bic_top_0/inst/s_axis_tdata[11]} {system_i/Bic_top_0/inst/s_axis_tdata[12]} {system_i/Bic_top_0/inst/s_axis_tdata[13]} {system_i/Bic_top_0/inst/s_axis_tdata[14]} {system_i/Bic_top_0/inst/s_axis_tdata[15]} {system_i/Bic_top_0/inst/s_axis_tdata[16]} {system_i/Bic_top_0/inst/s_axis_tdata[17]} {system_i/Bic_top_0/inst/s_axis_tdata[18]} {system_i/Bic_top_0/inst/s_axis_tdata[19]} {system_i/Bic_top_0/inst/s_axis_tdata[20]} {system_i/Bic_top_0/inst/s_axis_tdata[21]} {system_i/Bic_top_0/inst/s_axis_tdata[22]} {system_i/Bic_top_0/inst/s_axis_tdata[23]} {system_i/Bic_top_0/inst/s_axis_tdata[24]} {system_i/Bic_top_0/inst/s_axis_tdata[25]} {system_i/Bic_top_0/inst/s_axis_tdata[26]} {system_i/Bic_top_0/inst/s_axis_tdata[27]} {system_i/Bic_top_0/inst/s_axis_tdata[28]} {system_i/Bic_top_0/inst/s_axis_tdata[29]} {system_i/Bic_top_0/inst/s_axis_tdata[30]} {system_i/Bic_top_0/inst/s_axis_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list system_i/Bic_top_0/inst/advanceRead1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list system_i/Bic_top_0/inst/advanceWrite ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list system_i/Bic_top_0/inst/dOutValidInt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list system_i/Bic_top_0/inst/enableNextDin ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list system_i/Bic_top_0/inst/forceRead ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list system_i/Bic_top_0/inst/i_vid_de ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list system_i/Bic_top_0/inst/liushui_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list system_i/Bic_top_0/inst/m_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list system_i/Bic_top_0/inst/m_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list system_i/Bic_top_0/inst/readState ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list system_i/Bic_top_0/inst/s_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list system_i/Bic_top_0/inst/s_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list system_i/Bic_top_0/inst/s_axis_tvalid ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/github_project/zyqn/zyqn/bmp_hdmi_test4.2/vitis/system_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test4.2/bmp_hdmi_test4.2.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test4.2/bmp_hdmi_test4.2.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test4.2/bmp_hdmi_test4.2.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
save_wave_config {D:/github_project/zyqn/zyqn/bmp_hdmi_test4.2/bmp_hdmi_test4.2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
