[{"id": "2002.00281", "submitter": "Wolfram Pernice", "authors": "Johannes Feldmann, Nathan Youngblood, Maxim Karpov, Helge Gehring,\n  Xuan Li, Maik Stappers, Manuel Le Gallo, Xin Fu, Anton Lukashchuk, Arslan\n  Raja, Junqiu Liu, David Wright, Abu Sebastian, Tobias Kippenberg, Wolfram\n  Pernice, and Harish Bhaskaran", "title": "Parallel convolution processing using an integrated photonic tensor core", "comments": null, "journal-ref": null, "doi": "10.1038/s41586-020-03070-1", "report-no": null, "categories": "physics.optics cond-mat.dis-nn cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  With the proliferation of ultra-high-speed mobile networks and\ninternet-connected devices, along with the rise of artificial intelligence, the\nworld is generating exponentially increasing amounts of data - data that needs\nto be processed in a fast, efficient and smart way. These developments are\npushing the limits of existing computing paradigms, and highly parallelized,\nfast and scalable hardware concepts are becoming progressively more important.\nHere, we demonstrate a computational specific integrated photonic tensor core -\nthe optical analog of an ASIC-capable of operating at Tera-Multiply-Accumulate\nper second (TMAC/s) speeds. The photonic core achieves parallelized photonic\nin-memory computing using phase-change memory arrays and photonic chip-based\noptical frequency combs (soliton microcombs). The computation is reduced to\nmeasuring the optical transmission of reconfigurable and non-resonant passive\ncomponents and can operate at a bandwidth exceeding 14 GHz, limited only by the\nspeed of the modulators and photodetectors. Given recent advances in hybrid\nintegration of soliton microcombs at microwave line rates, ultra-low loss\nsilicon nitride waveguides, and high speed on-chip detectors and modulators,\nour approach provides a path towards full CMOS wafer-scale integration of the\nphotonic tensor core. While we focus on convolution processing, more generally\nour results indicate the major potential of integrated photonics for parallel,\nfast, and efficient computational hardware in demanding AI applications such as\nautonomous driving, live video processing, and next generation cloud computing\nservices.\n", "versions": [{"version": "v1", "created": "Sat, 1 Feb 2020 22:00:59 GMT"}, {"version": "v2", "created": "Mon, 12 Oct 2020 12:08:51 GMT"}], "update_date": "2021-01-27", "authors_parsed": [["Feldmann", "Johannes", ""], ["Youngblood", "Nathan", ""], ["Karpov", "Maxim", ""], ["Gehring", "Helge", ""], ["Li", "Xuan", ""], ["Stappers", "Maik", ""], ["Gallo", "Manuel Le", ""], ["Fu", "Xin", ""], ["Lukashchuk", "Anton", ""], ["Raja", "Arslan", ""], ["Liu", "Junqiu", ""], ["Wright", "David", ""], ["Sebastian", "Abu", ""], ["Kippenberg", "Tobias", ""], ["Pernice", "Wolfram", ""], ["Bhaskaran", "Harish", ""]]}, {"id": "2002.00360", "submitter": "Esam Alkaldy Dr.", "authors": "Esam Alkaldy, Ali H. Majeed, Mohd Shamian Zainal, Danial Md. Nor", "title": "Optimum multiplexer design in quantum-dot cellular automata", "comments": "8 pages", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET quant-ph", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Quantum-dot Cellular Automata (QCA) is one of the most important computing\ntechnologies for the future and will be the alternative candidate for current\nCMOS technology. QCA is attracting a lot of researchers due to many features\nsuch as high speed, small size, and low power consumption. QCA has two main\nbuilding blocks (majority gate and inverter) used for design any Boolean\nfunction. QCA also has an inherent capability that used to design many\nimportant gates such as XOR and Multiplexer in optimal form without following\nany Boolean function. This paper presents a novel design 2:1 QCA-Multiplexer in\ntwo forms. The proposed design is very simple, highly efficient and can be used\nto produce many logical functions. The proposed design output comes from the\ninherent capabilities of quantum technology. New 4:1 QCA-Multiplexer has been\nbuilt using the proposed structure. The output waveforms showed the wonderful\nperformance of the proposed design in terms of the number of cells, area, and\nlatency.\n", "versions": [{"version": "v1", "created": "Sun, 2 Feb 2020 10:52:51 GMT"}], "update_date": "2020-02-04", "authors_parsed": [["Alkaldy", "Esam", ""], ["Majeed", "Ali H.", ""], ["Zainal", "Mohd Shamian", ""], ["Nor", "Danial Md.", ""]]}, {"id": "2002.00862", "submitter": "Joseph Friedman", "authors": "Wesley H. Brigner, Naimul Hassan, Xuan Hu, Christopher H. Bennett,\n  Felipe Garcia-Sanchez, Matthew J. Marinella, Jean Anne C. Incorvia, Joseph S.\n  Friedman", "title": "CMOS-Free Multilayer Perceptron Enabled by Four-Terminal MTJ Device", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.NE cond-mat.mes-hall cs.ET physics.app-ph", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Neuromorphic computing promises revolutionary improvements over conventional\nsystems for applications that process unstructured information. To fully\nrealize this potential, neuromorphic systems should exploit the biomimetic\nbehavior of emerging nanodevices. In particular, exceptional opportunities are\nprovided by the non-volatility and analog capabilities of spintronic devices.\nWhile spintronic devices have previously been proposed that emulate neurons and\nsynapses, complementary metal-oxide-semiconductor (CMOS) devices are required\nto implement multilayer spintronic perceptron crossbars. This work therefore\nproposes a new spintronic neuron that enables purely spintronic multilayer\nperceptrons, eliminating the need for CMOS circuitry and simplifying\nfabrication.\n", "versions": [{"version": "v1", "created": "Mon, 3 Feb 2020 16:14:02 GMT"}], "update_date": "2020-02-04", "authors_parsed": [["Brigner", "Wesley H.", ""], ["Hassan", "Naimul", ""], ["Hu", "Xuan", ""], ["Bennett", "Christopher H.", ""], ["Garcia-Sanchez", "Felipe", ""], ["Marinella", "Matthew J.", ""], ["Incorvia", "Jean Anne C.", ""], ["Friedman", "Joseph S.", ""]]}, {"id": "2002.00897", "submitter": "Hossein Pourmeidani", "authors": "Paul Wood, Hossein Pourmeidani, and Ronald F. DeMara", "title": "Modular Simulation Framework for Process Variation Analysis of\n  MRAM-based Deep Belief Networks", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cs.LG stat.ML", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Magnetic Random-Access Memory (MRAM) based p-bit neuromorphic computing\ndevices are garnering increasing interest as a means to compactly and\nefficiently realize machine learning operations in Restricted Boltzmann\nMachines (RBMs). When embedded within an RBM resistive crossbar array, the\np-bit based neuron realizes a tunable sigmoidal activation function. Since the\nstochasticity of activation is dependent on the energy barrier of the MRAM\ndevice, it is essential to assess the impact of process variation on the\nvoltage-dependent behavior of the sigmoid function. Other influential\nperformance factors arise from varying energy barriers on power consumption\nrequiring a simulation environment to facilitate the multi-objective\noptimization of device and network parameters. Herein, transportable Python\nscripts are developed to analyze the output variation under changes in device\ndimensions on the accuracy of machine learning applications. Evaluation with\nRBM circuits using the MNIST dataset reveal impacts and limits for processing\nvariation of device fabrication in terms of the resulting energy vs. accuracy\ntradeoffs, and the resulting simulation framework is available via a Creative\nCommons license.\n", "versions": [{"version": "v1", "created": "Mon, 3 Feb 2020 17:20:21 GMT"}], "update_date": "2020-02-04", "authors_parsed": [["Wood", "Paul", ""], ["Pourmeidani", "Hossein", ""], ["DeMara", "Ronald F.", ""]]}, {"id": "2002.00909", "submitter": "Mikail Yayla", "authors": "Sebastian Buschj\\\"ager, Jian-Jia Chen, Kuan-Hsun Chen, Mario G\\\"unzel,\n  Christian Hakert, Katharina Morik, Rodion Novkin, Lukas Pfahler, Mikail Yayla", "title": "Towards Explainable Bit Error Tolerance of Resistive RAM-Based Binarized\n  Neural Networks", "comments": "6 pages, 2 figures", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.LG cs.ET stat.ML", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Non-volatile memory, such as resistive RAM (RRAM), is an emerging\nenergy-efficient storage, especially for low-power machine learning models on\nthe edge. It is reported, however, that the bit error rate of RRAMs can be up\nto 3.3% in the ultra low-power setting, which might be crucial for many use\ncases. Binary neural networks (BNNs), a resource efficient variant of neural\nnetworks (NNs), can tolerate a certain percentage of errors without a loss in\naccuracy and demand lower resources in computation and storage. The bit error\ntolerance (BET) in BNNs can be achieved by flipping the weight signs during\ntraining, as proposed by Hirtzlin et al., but their method has a significant\ndrawback, especially for fully connected neural networks (FCNN): The FCNNs\noverfit to the error rate used in training, which leads to low accuracy under\nlower error rates. In addition, the underlying principles of BET are not\ninvestigated. In this work, we improve the training for BET of BNNs and aim to\nexplain this property. We propose straight-through gradient approximation to\nimprove the weight-sign-flip training, by which BNNs adapt less to the bit\nerror rates. To explain the achieved robustness, we define a metric that aims\nto measure BET without fault injection. We evaluate the metric and find that it\ncorrelates with accuracy over error rate for all FCNNs tested. Finally, we\nexplore the influence of a novel regularizer that optimizes with respect to\nthis metric, with the aim of providing a configurable trade-off in accuracy and\nBET.\n", "versions": [{"version": "v1", "created": "Mon, 3 Feb 2020 17:38:45 GMT"}], "update_date": "2020-02-04", "authors_parsed": [["Buschj\u00e4ger", "Sebastian", ""], ["Chen", "Jian-Jia", ""], ["Chen", "Kuan-Hsun", ""], ["G\u00fcnzel", "Mario", ""], ["Hakert", "Christian", ""], ["Morik", "Katharina", ""], ["Novkin", "Rodion", ""], ["Pfahler", "Lukas", ""], ["Yayla", "Mikail", ""]]}, {"id": "2002.01089", "submitter": "Mahabubul Alam", "authors": "Mahabubul Alam, Abdullah Ash-Saki, Swaroop Ghosh", "title": "Accelerating Quantum Approximate Optimization Algorithm using Machine\n  Learning", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cs.LG", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We propose a machine learning based approach to accelerate quantum\napproximate optimization algorithm (QAOA) implementation which is a promising\nquantum-classical hybrid algorithm to prove the so-called quantum supremacy. In\nQAOA, a parametric quantum circuit and a classical optimizer iterates in a\nclosed loop to solve hard combinatorial optimization problems. The performance\nof QAOA improves with increasing number of stages (depth) in the quantum\ncircuit. However, two new parameters are introduced with each added stage for\nthe classical optimizer increasing the number of optimization loop iterations.\nWe note a correlation among parameters of the lower-depth and the higher-depth\nQAOA implementations and, exploit it by developing a machine learning model to\npredict the gate parameters close to the optimal values. As a result, the\noptimization loop converges in a fewer number of iterations. We choose graph\nMaxCut problem as a prototype to solve using QAOA. We perform a feature\nextraction routine using 100 different QAOA instances and develop a training\ndata-set with 13,860 optimal parameters. We present our analysis for 4 flavors\nof regression models and 4 flavors of classical optimizers. Finally, we show\nthat the proposed approach can curtail the number of optimization iterations by\non average 44.9% (up to 65.7%) from an analysis performed with 264 flavors of\ngraphs.\n", "versions": [{"version": "v1", "created": "Tue, 4 Feb 2020 02:21:00 GMT"}, {"version": "v2", "created": "Mon, 6 Apr 2020 14:50:01 GMT"}], "update_date": "2020-04-07", "authors_parsed": [["Alam", "Mahabubul", ""], ["Ash-Saki", "Abdullah", ""], ["Ghosh", "Swaroop", ""]]}, {"id": "2002.01308", "submitter": "Volker Sorger", "authors": "Moustafa Ahmed, Yas Al-Hadeethi, Ahmed Bakry, Hamed Dalir, Volker J.\n  Sorger", "title": "Integrated Photonic FFT for Optical Convolutions towards Efficient and\n  High-Speed Neural Networks", "comments": "Revisions required", "journal-ref": null, "doi": null, "report-no": null, "categories": "physics.optics cond-mat.dis-nn cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The technologically-relevant task of feature extraction from data performed\nin deep-learning systems is routinely accomplished as repeated fast Fourier\ntransforms (FFT) electronically in prevalent domain-specific architectures such\nas in graphics processing units (GPUs). However, electronics systems are\nlimited with respect to power dissipation and delay, both, due to wire-charging\nchallenges related to interconnect capacitance. Here we present a silicon\nphotonics-based architecture for convolutional neural networks that harnesses\nthe phase property of light to perform FFTs efficiently by executing the\nconvolution as a multiplication in the Fourier-domain. The algorithmic\nexecuting time is determined by the time-of-flight of the signal through this\nphotonic reconfigurable passive FFT filter circuit and is on the order of 10s\nof picosecond. A sensitivity analysis shows that this optical processor must be\nthermally phase stabilized corresponding to a few degrees. Furthermore, we find\nthat for a small sample number, the obtainable number of convolutions per\n{time-power-chip area) outperforms GPUs by about 2 orders of magnitude. Lastly,\nwe show that, conceptually, the optical FFT and convolution-processing\nperformance is indeed directly linked to optoelectronic device-level, and\nimprovements in plasmonics, metamaterials or nanophotonics are fueling next\ngeneration densely interconnected intelligent photonic circuits with relevance\nfor edge-computing 5G networks.\n", "versions": [{"version": "v1", "created": "Sat, 1 Feb 2020 14:21:36 GMT"}, {"version": "v2", "created": "Mon, 23 Mar 2020 21:49:25 GMT"}], "update_date": "2020-03-25", "authors_parsed": [["Ahmed", "Moustafa", ""], ["Al-Hadeethi", "Yas", ""], ["Bakry", "Ahmed", ""], ["Dalir", "Hamed", ""], ["Sorger", "Volker J.", ""]]}, {"id": "2002.01406", "submitter": "Mihaela Dimovska", "authors": "Mihaela Dimovska, Travis Johnston, Catherine D. Schuman, J. Parker\n  Mitchell, Thomas E. Potok", "title": "Multi-Objective Optimization for Size and Resilience of Spiking Neural\n  Networks", "comments": "Will appear in proceedings of 2019 IEEE 10th Annual Ubiquitous\n  Computing, Electronics & Mobile Communication Conference (UEMCON). IEEE\n  Catalog Number: CFP19G31-USB ISBN: 978-1-7281-3884-8 pg. 431-438", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.NE cs.ET cs.LG", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Inspired by the connectivity mechanisms in the brain, neuromorphic computing\narchitectures model Spiking Neural Networks (SNNs) in silicon. As such,\nneuromorphic architectures are designed and developed with the goal of having\nsmall, low power chips that can perform control and machine learning tasks.\nHowever, the power consumption of the developed hardware can greatly depend on\nthe size of the network that is being evaluated on the chip. Furthermore, the\naccuracy of a trained SNN that is evaluated on chip can change due to voltage\nand current variations in the hardware that perturb the learned weights of the\nnetwork. While efforts are made on the hardware side to minimize those\nperturbations, a software based strategy to make the deployed networks more\nresilient can help further alleviate that issue. In this work, we study Spiking\nNeural Networks in two neuromorphic architecture implementations with the goal\nof decreasing their size, while at the same time increasing their resiliency to\nhardware faults. We leverage an evolutionary algorithm to train the SNNs and\npropose a multiobjective fitness function to optimize the size and resiliency\nof the SNN. We demonstrate that this strategy leads to well-performing,\nsmall-sized networks that are more resilient to hardware faults.\n", "versions": [{"version": "v1", "created": "Tue, 4 Feb 2020 16:58:25 GMT"}], "update_date": "2020-02-05", "authors_parsed": [["Dimovska", "Mihaela", ""], ["Johnston", "Travis", ""], ["Schuman", "Catherine D.", ""], ["Mitchell", "J. Parker", ""], ["Potok", "Thomas E.", ""]]}, {"id": "2002.01932", "submitter": "Xuan Hu", "authors": "Xuan Hu, Amy S. Abraham, Jean Anne C. Incorvia, Joseph S. Friedman", "title": "Hybrid Pass Transistor Logic with Ambipolar Transistors", "comments": null, "journal-ref": null, "doi": "10.1109/TCSI.2020.3034042", "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In comparison to the conventional complementary pull-up and pull-down logic\nstructure, the pass transistor logic (PTL) family reduces the number of\ntransistors required to perform logic functions, thereby reducing both area and\npower consumption. However, this logic family requires inter-stage inverters to\nensure signal integrity in cascaded logic circuits, and inverters must be used\nto provide each logical input signal in its complementary form. These inverters\nand complementary signals increase the device count and significantly degrade\noverall system efficiency.\n  Dual-gate ambipolar field-effect transistors natively provide a\nsingle-transistor XNOR operation and permit highly-efficient and compact\ncircuits due to their ambipolar capabilities. Similar to PTL, logic circuits\nbased on ambipolar field-effect transistors require complementary signals.\nTherefore, numerous inverters are required, with significant energy and area\ncosts.\n  Ambipolar field-effect transistors are a natural match for PTL, as hybrid\nambipolar-PTL circuits can simultaneously use these inverters to satisfy their\nnecessity in both PTL and ambipolar circuits. We therefore propose a new hybrid\nambipolar-PTL logic family that exploits the compact logic of PTL and the\nambipolar capabilities of ambipolar field-effect transistors. Novel hybrid\nambipolar-PTL circuits were designed and simulated in SPICE, demonstrating\nstrong signal integrity along with the efficiency advantages of using the\nrequired inverters to simultaneously satisfy the requirements of PTL and\nambipolar circuits. In comparison to the ambipolar field-effect transistors in\nthe conventional CMOS logic structure, our hybrid full adder circuit can reduce\npropagation delay by 47%, energy consumption by 88%, energy-delay product by a\nfactor of 9, and area-energy-delay product by a factor of 20.\n", "versions": [{"version": "v1", "created": "Wed, 5 Feb 2020 16:35:57 GMT"}, {"version": "v2", "created": "Thu, 9 Jul 2020 06:00:01 GMT"}], "update_date": "2021-07-02", "authors_parsed": [["Hu", "Xuan", ""], ["Abraham", "Amy S.", ""], ["Incorvia", "Jean Anne C.", ""], ["Friedman", "Joseph S.", ""]]}, {"id": "2002.02818", "submitter": "Diep Do Ngoc", "authors": "Do Ngoc Diep, Koji Nagata, and Tadao Nakamura", "title": "Nonparametric Regression Quantum Neural Networks", "comments": "4 pages, no figure, LaTeX2e", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cs.LG quant-ph", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In two pervious papers \\cite{dndiep3}, \\cite{dndiep4}, the first author\nconstructed the least square quantum neural networks (LS-QNN), and ploynomial\ninterpolation quantum neural networks ( PI-QNN), parametrico-stattistical QNN\nlike: leanr regrassion quantum neural networks (LR-QNN), polynomial regression\nquantum neural networks (PR-QNN), chi-squared quantum neural netowrks\n($\\chi^2$-QNN). We observed that the method works also in the cases by using\nnonparametric statistics. In this paper we analyze and implement the\nnonparametric tests on QNN such as: linear nonparametric regression quantum\nneural networks (LNR-QNN), polynomial nonparametric regression quantum neural\nnetworks (PNR-QNN). The implementation is constructed through the Gauss-Jordan\nElimination quantum neural networks (GJE-QNN).The training rule is to use the\nhigh probability confidence regions or intervals.\n", "versions": [{"version": "v1", "created": "Fri, 7 Feb 2020 14:44:45 GMT"}], "update_date": "2020-02-10", "authors_parsed": [["Diep", "Do Ngoc", ""], ["Nagata", "Koji", ""], ["Nakamura", "Tadao", ""]]}, {"id": "2002.03726", "submitter": "Weixing Huang", "authors": "Weixing Huang, Huilong Zhu, Kunpeng Jia, Zhenhua Wu, Xiaogen Yin,\n  Qiang Huo and Yongkui Zhang", "title": "The Investigation of Negative Capacitance Vertical Nanowire FETs Based\n  on SPICE Model at Device-Circuit Level", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this study, a SPICE model for negative capacitance vertical nanowire\nfield-effect-transistor (NC VNW-FET) based on BSIM-CMG model and\nLandau-Khalatnikov (LK) equation was presented. Suffering from the limitation\nof short gate length there is lack of controllable and integrative structures\nfor high performance NC VNW-FETs. A new kind of structure was proposed for NC\nVNW-FETs at sub-3nm node. Moreover, in order to understand and improve NC\nVNW-FETs, the S-shaped polarization-voltage curve (S-curve) was divided into\nfour regions and some new design rules were proposed. By using the SPICE model,\ndevice-circuit co-optimization was implemented. The co-design of gate work\nfunction (WF) and NC was investigated. A ring oscillator was simulated to\nanalyze the circuit energy-delay, and it shown that significant energy\nreduction, up to 88%, at iso-delay for NC VNW-FETs at low supply voltage can be\nachieved. This study gives a credible method to analysis the performance of NC\nbased devices and circuits and reveals the potential of NC VNW-FETs in\nlow-power applications.\n", "versions": [{"version": "v1", "created": "Sat, 18 Jan 2020 12:22:43 GMT"}], "update_date": "2020-02-11", "authors_parsed": [["Huang", "Weixing", ""], ["Zhu", "Huilong", ""], ["Jia", "Kunpeng", ""], ["Wu", "Zhenhua", ""], ["Yin", "Xiaogen", ""], ["Huo", "Qiang", ""], ["Zhang", "Yongkui", ""]]}, {"id": "2002.04605", "submitter": "Youngseok Kim", "authors": "Youngseok Kim, Seyoung Kim, Chun-chen Yeh, Vijay Narayanan, Jungwook\n  Choi", "title": "Hardware and software co-optimization for the initialization failure of\n  the ReRAM based cross-bar array", "comments": "17 pages, 7 figures", "journal-ref": "J. Emerg. Technol. Comput. Syst. 16, 4, Article 36 (August 2020)", "doi": "10.1145/3393669", "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Recent advances in deep neural network demand more than millions of\nparameters to handle and mandate the high-performance computing resources with\nimproved efficiency. The cross-bar array architecture has been considered as\none of the promising deep learning architectures that shows a significant\ncomputing gain over the conventional processors. To investigate the feasibility\nof the architecture, we examine non-idealities and their impact on the\nperformance. Specifically, we study the impact of failed cells due to the\ninitialization process of the resistive memory based cross-bar array. Unlike\nthe conventional memory array, individual memory elements cannot be rerouted\nand, thus, may have a critical impact on model accuracy. We categorize the\npossible failures and propose hardware implementation that minimizes\ncatastrophic failures. Such hardware optimization bounds the possible logical\nvalue of the failed cells and gives us opportunities to compensate for the loss\nof accuracy via off-line training. By introducing the random weight defects\nduring the training, we show that the model becomes more resilient on the\ndevice initialization failures, therefore, less prone to degrade the inference\nperformance due to the failed devices. Our study sheds light on the hardware\nand software co-optimization procedure to cope with potentially catastrophic\nfailures in the cross-bar array.\n", "versions": [{"version": "v1", "created": "Tue, 11 Feb 2020 18:56:11 GMT"}], "update_date": "2020-08-24", "authors_parsed": [["Kim", "Youngseok", ""], ["Kim", "Seyoung", ""], ["Yeh", "Chun-chen", ""], ["Narayanan", "Vijay", ""], ["Choi", "Jungwook", ""]]}, {"id": "2002.05108", "submitter": "Xian-Min Jin", "authors": "Xiao-Yun Xu, Xuan-Lun Huang, Zhan-Ming Li, Jun Gao, Zhi-Qiang Jiao,\n  Yao Wang, Ruo-Jing Ren, H. P. Zhang, Xian-Min Jin", "title": "A Scalable Photonic Computer Solving the Subset Sum Problem", "comments": "13 pages, 6 figures", "journal-ref": "Science Advances 6, eaay5853 (2020)", "doi": "10.1126/sciadv.aay5853", "report-no": null, "categories": "cs.ET physics.optics", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The subset sum problem is a typical NP-complete problem that is hard to solve\nefficiently in time due to the intrinsic superpolynomial-scaling property.\nIncreasing the problem size results in a vast amount of time consuming in\nconventionally available computers. Photons possess the unique features of\nextremely high propagation speed, weak interaction with environment and low\ndetectable energy level, therefore can be a promising candidate to meet the\nchallenge by constructing an a photonic computer computer. However, most of\noptical computing schemes, like Fourier transformation, require very high\noperation precision and are hard to scale up. Here, we present a chip built-in\nphotonic computer to efficiently solve the subset sum problem. We successfully\nmap the problem into a waveguide network in three dimensions by using\nfemtosecond laser direct writing technique. We show that the photons are able\nto sufficiently dissipate into the networks and search all the possible paths\nfor solutions in parallel. In the case of successive primes the proposed\napproach exhibits a dominant superiority in time consumption even compared with\nsupercomputers. Our results confirm the ability of light to realize a\ncomplicated computational function that is intractable with conventional\ncomputers, and suggest the subset sum problem as a good benchmarking platform\nfor the race between photonic and conventional computers on the way towards\n\"photonic supremacy\".\n", "versions": [{"version": "v1", "created": "Mon, 3 Feb 2020 19:00:02 GMT"}], "update_date": "2020-02-13", "authors_parsed": [["Xu", "Xiao-Yun", ""], ["Huang", "Xuan-Lun", ""], ["Li", "Zhan-Ming", ""], ["Gao", "Jun", ""], ["Jiao", "Zhi-Qiang", ""], ["Wang", "Yao", ""], ["Ren", "Ruo-Jing", ""], ["Zhang", "H. P.", ""], ["Jin", "Xian-Min", ""]]}, {"id": "2002.05767", "submitter": "Michail-Antisthenis Tsompanas", "authors": "Theofanis Floros, Karolos-Alexandros Tsakalos, Nikolaos Dourvas,\n  Michail-Antisthenis Tsompanas, Georgios Ch. Sirakoulis", "title": "Unconventional Bio-Inspired Model for Design of Logic Gates", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  During the last years, a well studied biological substrate, namely Physarum\npolycephalum, has been proven efficient on finding appropriate and efficient\nsolutions in hard to solve complex mathematical problems. The plasmodium of P.\npolycephalum is a single-cell that serves as a prosperous bio-computational\nexample. Consequently, it has been successfully utilized in the past to solve a\nvariety of path problems in graphs and combinatorial problems. In this work,\nthis interesting behaviour is mimicked by a robust unconventional computational\nmodel, drawing inspiration from the notion of Cellular and Learning Automata.\nNamely, we employ principles of Cellular Automata (CAs) enriched with learning\ncapabilities to develop a robust computational model, able of modelling\nappropriately the aforementioned biological substrate and, thus, capturing its\ncomputational capabilities. CAs are very efficient in modelling biological\nsystems and solving scientific problems, owing to their ability of incarnating\nessential properties of a system where global behaviour arises as an effect of\nsimple components, interacting locally. The resulting computational tool, after\ncombining CAs with learning capabilities, should be appropriate for modelling\nthe behaviour of living organisms. Thus, the inherent abilities and\ncomputational characteristics of the proposed bio-inspired model are stressed\ntowards the experimental verification of Physarum's ability to model Logic\nGates, while trying to find minimal paths in properly configured mazes with\nfood sources. The presented simulation results for various Logic Gates are\nfound in good agreement, both qualitatively and quantitatively, with the\ncorresponding experimental results, proving the efficacy of this unconventional\nbio-inspired model and providing useful insights for its enhanced usage in\nvarious computing applications.\n", "versions": [{"version": "v1", "created": "Thu, 13 Feb 2020 20:25:42 GMT"}, {"version": "v2", "created": "Sat, 7 Mar 2020 08:22:20 GMT"}], "update_date": "2020-03-10", "authors_parsed": [["Floros", "Theofanis", ""], ["Tsakalos", "Karolos-Alexandros", ""], ["Dourvas", "Nikolaos", ""], ["Tsompanas", "Michail-Antisthenis", ""], ["Sirakoulis", "Georgios Ch.", ""]]}, {"id": "2002.06339", "submitter": "Theodoros Panagiotis Chatzinikolaou", "authors": "Theodoros Panagiotis Chatzinikolaou, Iosif-Angelos Fyrigos,\n  Rafailia-Eleni Karamani, Vasileios Ntinas, Giorgos Dimitrakopoulos, Sorin\n  Cotofana, Georgios Ch. Sirakoulis", "title": "Memristive oscillatory circuits for resolution of NP-complete logic\n  puzzles: Sudoku case", "comments": "To be presented/published in the IEEE International Symposium on\n  Circuits and Systems (ISCAS) 2020", "journal-ref": null, "doi": "10.1109/ISCAS45731.2020.9181110", "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Memristor networks are capable of low-power and massive parallel processing\nand information storage. Moreover, they have presented the ability to apply for\na vast number of intelligent data analysis applications targeting mobile edge\ndevices and low power computing. Beyond the memory and conventional computing\narchitectures, memristors are widely studied in circuits aiming for increased\nintelligence that are suitable to tackle complex problems in a power and area\nefficient manner, offering viable solutions oftenly arriving also from the\nbiological principles of living organisms. In this paper, a memristive circuit\nexploiting the dynamics of oscillating networks is utilized for the resolution\nof very popular and NP-complete logic puzzles, like the well-known \"Sudoku\".\nMore specifically, the proposed circuit design methodology allows for\nappropriate usage of interconnections' advantages in a oscillation network and\nof memristor's switching dynamics resulting to logic-solvable puzzle-instances.\nThe reduced complexity of the proposed circuit and its increased scalability\nconstitute its main advantage against previous approaches and the broadly\npresented SPICE based simulations provide a clear proof of concept of the\naforementioned appealing characteristics.\n", "versions": [{"version": "v1", "created": "Sat, 15 Feb 2020 08:22:56 GMT"}], "update_date": "2020-10-05", "authors_parsed": [["Chatzinikolaou", "Theodoros Panagiotis", ""], ["Fyrigos", "Iosif-Angelos", ""], ["Karamani", "Rafailia-Eleni", ""], ["Ntinas", "Vasileios", ""], ["Dimitrakopoulos", "Giorgos", ""], ["Cotofana", "Sorin", ""], ["Sirakoulis", "Georgios Ch.", ""]]}, {"id": "2002.07289", "submitter": "Chi Zhang", "authors": "Chi Zhang, Yanhao Chen, Yuwei Jin, Wonsun Ahn, Youtao Zhang, Eddy Z.\n  Zhang", "title": "A Depth-Aware Swap Insertion Scheme for the Qubit Mapping Problem", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET quant-ph", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The rapid progress of physical implementation of quantum computers paved the\nway of realising the design of tools to help users write quantum programs for\nany given quantum devices. The physical constraints inherent to the current\nNISQ architectures prevent most quantum algorithms from being directly executed\non quantum devices. To enable two-qubit gates in the algorithm, existing works\nfocus on inserting SWAP gates to dynamically remap logical qubits to physical\nqubits. However, their schemes lack the consideration of the depth of generated\nquantum circuits. In this work, we propose a depth-aware SWAP insertion scheme\nfor qubit mapping problem in the NISQ era.\n", "versions": [{"version": "v1", "created": "Mon, 17 Feb 2020 22:42:02 GMT"}], "update_date": "2020-02-19", "authors_parsed": [["Zhang", "Chi", ""], ["Chen", "Yanhao", ""], ["Jin", "Yuwei", ""], ["Ahn", "Wonsun", ""], ["Zhang", "Youtao", ""], ["Zhang", "Eddy Z.", ""]]}, {"id": "2002.07498", "submitter": "Claudio Moraga", "authors": "Caroline Barbieri (1), Claudio Moraga (2) ((1) Instituto Federal de\n  Educa\\c{c}\\~ao, Ci\\^encia e Tecnologia de S\\~ao Paulo, Brasil, (2) Technical\n  University of Dortmund, Germany)", "title": "On the Complexity of the Cycles based Synthesis of Ternary Reversible\n  Circuits", "comments": "10 pages, 8 figures", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The paper studies the main aspects of the realization of 2 x 2 ternary\nreversible circuits based on cycles, considering the results of the realization\nof all 362,880 2 x 2 ternary reversible functions. It has been shown that in\nmost cases, realizations obtained with the MMD+ algorithm have a lower\ncomplexity (in terms of cost) than realizations based on cycles. In the paper\nit is shown under which conditions realizations based on transpositions may\nhave a higher or a lower cost than realizations using larger cycles. Finally it\nis shown that there are a few special cases where realizations based on\ntranspositions have the same cost or possibly lower cost than the MMD+ based\nrealizations. Aspects of scaleability are considered in terms of 2 x 2-based n\nx n reversible circuits.\n", "versions": [{"version": "v1", "created": "Tue, 18 Feb 2020 11:35:45 GMT"}], "update_date": "2020-02-19", "authors_parsed": [["Barbieri", "Caroline", ""], ["Moraga", "Claudio", ""]]}, {"id": "2002.07688", "submitter": "Ronald de Wolf", "authors": "Srinivasan Arunachalam and Aleksandrs Belovs and Andrew M. Childs and\n  Robin Kothari and Ansis Rosmanis and Ronald de Wolf", "title": "Quantum Coupon Collector", "comments": "17 pages LaTeX", "journal-ref": "Proceedings of the 15th Conference on the Theory of Quantum\n  Computation, Communication and Cryptography (TQC 2020), Leibniz International\n  Proceedings in Informatics, vol. 158, pp. 10:1-10:17 (2020)", "doi": "10.4230/LIPIcs.TQC.2020.10", "report-no": null, "categories": "quant-ph cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We study how efficiently a $k$-element set $S\\subseteq[n]$ can be learned\nfrom a uniform superposition $|S\\rangle$ of its elements. One can think of\n$|S\\rangle=\\sum_{i\\in S}|i\\rangle/\\sqrt{|S|}$ as the quantum version of a\nuniformly random sample over $S$, as in the classical analysis of the ``coupon\ncollector problem.'' We show that if $k$ is close to $n$, then we can learn $S$\nusing asymptotically fewer quantum samples than random samples. In particular,\nif there are $n-k=O(1)$ missing elements then $O(k)$ copies of $|S\\rangle$\nsuffice, in contrast to the $\\Theta(k\\log k)$ random samples needed by a\nclassical coupon collector. On the other hand, if $n-k=\\Omega(k)$, then\n$\\Omega(k\\log k)$ quantum samples are~necessary.\n  More generally, we give tight bounds on the number of quantum samples needed\nfor every $k$ and $n$, and we give efficient quantum learning algorithms. We\nalso give tight bounds in the model where we can additionally reflect through\n$|S\\rangle$. Finally, we relate coupon collection to a known example separating\nproper and improper PAC learning that turns out to show no separation in the\nquantum case.\n", "versions": [{"version": "v1", "created": "Tue, 18 Feb 2020 16:14:55 GMT"}], "update_date": "2020-07-06", "authors_parsed": [["Arunachalam", "Srinivasan", ""], ["Belovs", "Aleksandrs", ""], ["Childs", "Andrew M.", ""], ["Kothari", "Robin", ""], ["Rosmanis", "Ansis", ""], ["de Wolf", "Ronald", ""]]}, {"id": "2002.07712", "submitter": "Konrad Szaci{\\l}owski", "authors": "Dawid Przyczyna, Piotr Zawal, Tomasz Mazur, Pier Luigi Gentili, Konrad\n  Szaci{\\l}owski", "title": "In-materio neuromimetic devices: Dynamics, information processing and\n  pattern recognition", "comments": null, "journal-ref": null, "doi": "10.35848/1347-4065/ab82b0", "report-no": null, "categories": "cs.ET physics.app-ph", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The story of information processing is a story of great success. Todays'\nmicroprocessors are devices of unprecedented complexity and MOSFET transistors\nare considered as the most widely produced artifact in the history of mankind.\nThe current miniaturization of electronic circuits is pushed almost to the\nphysical limit and begins to suffer from various parasitic effects. These facts\nstimulate intense research on neuromimetic devices. This feature article is\ndevoted to various in materio implementation of neuromimetic processes,\nincluding neuronal dynamics, synaptic plasticity, and higher-level signal and\ninformation processing, along with more sophisticated implementations,\nincluding signal processing, speech recognition and data security. Due to vast\nnumber of papers in the field, only a subjective selection of topics is\npresented in this review.\n", "versions": [{"version": "v1", "created": "Fri, 14 Feb 2020 17:55:24 GMT"}], "update_date": "2020-05-20", "authors_parsed": [["Przyczyna", "Dawid", ""], ["Zawal", "Piotr", ""], ["Mazur", "Tomasz", ""], ["Gentili", "Pier Luigi", ""], ["Szaci\u0142owski", "Konrad", ""]]}, {"id": "2002.09340", "submitter": "Alexandru Paler", "authors": "Alexandru Paler, Oumarou Oumarou, Robert Basmadjian", "title": "Parallelising the Queries in Bucket Brigade Quantum RAM", "comments": "accepted in Physical Review A, changed title and abstract, included a\n  discussion about overheads", "journal-ref": "Phys. Rev. A 102, 032608 (2020)", "doi": "10.1103/PhysRevA.102.032608", "report-no": null, "categories": "quant-ph cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Quantum algorithms often use quantum RAMs (QRAM) for accessing information\nstored in a database-like manner. QRAMs have to be fast, resource efficient and\nfault-tolerant. The latter is often influenced by access speeds, because\nshorter times introduce less exposure of the stored information to noise. The\ntotal execution time of an algorithm depends on the QRAM access time which\nincludes: 1) address translation time, and 2) effective query time. The bucket\nbrigade QRAMs were proposed to achieve faster addressing at the cost of\nexponentially many ancillae. We illustrate a systematic method to significantly\nreduce the effective query time by using Clifford+T gate parallelism. The\nmethod does not introduce any ancillae qubits. Our parallelisation method is\ncompatible with the surface code quantum error correction. We show that\nparallelisation is a result of advantageous Toffoli gate decomposition in terms\nof Clifford+T gates, and after addresses have been translated, we achieve\ntheoretical $\\mathcal{O}(1)$ parallelism for the effective queries. We conclude\nthat, in theory: 1) fault-tolerant bucket brigade quantum RAM queries can be\nperformed approximately with the speed of classical RAM; 2) the exponentially\nmany ancillae from the bucket brigade addressing scheme are a trade-off cost\nfor achieving exponential query speedup compared to quantum read-only memories\nwhose queries are sequential by design. The methods to compile, parallelise and\nanalyse the presented QRAM circuits were implemented in software which is\navailable online.\n", "versions": [{"version": "v1", "created": "Fri, 21 Feb 2020 14:50:03 GMT"}, {"version": "v2", "created": "Wed, 29 Jul 2020 05:16:36 GMT"}], "update_date": "2020-09-16", "authors_parsed": [["Paler", "Alexandru", ""], ["Oumarou", "Oumarou", ""], ["Basmadjian", "Robert", ""]]}, {"id": "2002.09680", "submitter": "Andrew Adamatzky", "authors": "Andrew Adamatzky, Martin Tegelaar, Han A. B. Wosten, Anna L. Powell,\n  Alexander E. Beasley, Richard Mayne", "title": "On Boolean gates in fungal colony", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  A fungal colony maintains its integrity via flow of cytoplasm along mycelium\nnetwork. This flow, together with possible coordination of mycelium tips\npropagation, is controlled by calcium waves and associated waves of electrical\npotential changes. We propose that these excitation waves can be employed to\nimplement a computation in the mycelium networks. We use FitzHugh-Nagumo model\nto imitate propagation of excitation in a single colony of Aspergillus niger.\nBoolean values are encoded by spikes of extracellular potential. We represent\nbinary inputs by electrical impulses on a pair of selected electrodes and we\nrecord responses of the colony from sixteen electrodes. We derive sets of\ntwo-inputs-on-output logical gates implementable the fungal colony and analyse\ndistributions of the gates.\n", "versions": [{"version": "v1", "created": "Sat, 22 Feb 2020 10:44:34 GMT"}], "update_date": "2020-02-25", "authors_parsed": [["Adamatzky", "Andrew", ""], ["Tegelaar", "Martin", ""], ["Wosten", "Han A. B.", ""], ["Powell", "Anna L.", ""], ["Beasley", "Alexander E.", ""], ["Mayne", "Richard", ""]]}, {"id": "2002.09681", "submitter": "Jose Capmany Prof", "authors": "D. Perez-Lopez, A. L\\'opez-Hernandez, A. Macho, P. Das Mahapatra, J.\n  Capmany", "title": "Towards field-programmable photonic gate arrays", "comments": "A version of this paper was presented at the OPTO conference in\n  Photonics West 2020", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET physics.optics", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We review some of the basic principles, fundamentals, technologies,\narchitectures and recent advances leading to thefor the implementation of Field\nProgrammable Photonic Field Arrays (FPPGAs).\n", "versions": [{"version": "v1", "created": "Sat, 22 Feb 2020 10:46:12 GMT"}], "update_date": "2020-02-25", "authors_parsed": [["Perez-Lopez", "D.", ""], ["L\u00f3pez-Hernandez", "A.", ""], ["Macho", "A.", ""], ["Mahapatra", "P. Das", ""], ["Capmany", "J.", ""]]}, {"id": "2002.10453", "submitter": "Siddharth Sharma", "authors": "Siddharth Sharma", "title": "QEML (Quantum Enhanced Machine Learning): Using Quantum Computing to\n  Enhance ML Classifiers and Feature Spaces", "comments": "16 pages", "journal-ref": null, "doi": null, "report-no": null, "categories": "quant-ph cs.ET cs.LG", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Machine learning and quantum computing are two technologies that are causing\na paradigm shift in the performance and behavior of certain algorithms,\nachieving previously unattainable results. Machine learning (kernel\nclassification) has become ubiquitous as the forefront method for pattern\nrecognition and has been shown to have numerous societal applications. While\nnot yet fault-tolerant, Quantum computing is an entirely new method of\ncomputation due to its exploitation of quantum phenomena such as superposition\nand entanglement. While current machine learning classifiers like the Support\nVector Machine are seeing gradual improvements in performance, there are still\nsevere limitations on the efficiency and scalability of such algorithms due to\na limited feature space which makes the kernel functions computationally\nexpensive to estimate. By integrating quantum circuits into traditional ML, we\nmay solve this problem through the use of quantum feature space, a technique\nthat improves existing Machine Learning algorithms through the use of\nparallelization and the reduction of the storage space from exponential to\nlinear. This research expands on this concept of the Hilbert space and applies\nit for classical machine learning by implementing the quantum-enhanced version\nof the K nearest neighbors algorithm. This paper first understands the\nmathematical intuition for the implementation of quantum feature space and\nsuccessfully simulates quantum properties and algorithms like Fidelity and\nGrover's Algorithm via the Qiskit python library and the IBM Quantum Experience\nplatform. The primary experiment of this research is to build a noisy\nvariational quantum circuit KNN (QKNN) which mimics the classification methods\nof a traditional KNN classifier. The QKNN utilizes the distance metric of\nHamming Distance and is able to outperform the existing KNN on a 10-dimensional\nBreast Cancer dataset.\n", "versions": [{"version": "v1", "created": "Sat, 22 Feb 2020 04:14:32 GMT"}, {"version": "v2", "created": "Sun, 22 Mar 2020 04:20:15 GMT"}, {"version": "v3", "created": "Mon, 27 Apr 2020 05:07:27 GMT"}], "update_date": "2020-04-28", "authors_parsed": [["Sharma", "Siddharth", ""]]}, {"id": "2002.10592", "submitter": "Casey Duckering", "authors": "Jonathan M. Baker, Casey Duckering, Frederic T. Chong", "title": "Efficient Quantum Circuit Decompositions via Intermediate Qudits", "comments": "6 pages, 4 figures, In ISMVL 2020: IEEE International Symposium on\n  Multiple-Valued Logic", "journal-ref": null, "doi": null, "report-no": null, "categories": "quant-ph cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Many quantum algorithms make use of ancilla, additional qubits used to store\ntemporary information during computation, to reduce the total execution time.\nQuantum computers will be resource-constrained for years to come so reducing\nancilla requirements is crucial. In this work, we give a method to generate\nancilla out of idle qubits by placing some in higher-value states, called\nqudits. We show how to take a circuit with many $O(n)$ ancilla and design an\nancilla-free circuit with the same asymptotic depth. Using this, we give a\ncircuit construction for an in-place adder and a constant adder both with\n$O(\\log n)$ depth using temporary qudits and no ancilla.\n", "versions": [{"version": "v1", "created": "Mon, 24 Feb 2020 23:37:24 GMT"}], "update_date": "2020-02-26", "authors_parsed": [["Baker", "Jonathan M.", ""], ["Duckering", "Casey", ""], ["Chong", "Frederic T.", ""]]}, {"id": "2002.10636", "submitter": "Daniel Bedau", "authors": "Wen Ma, Pi-Feng Chiu, Won Ho Choi, Minghai Qin, Daniel Bedau, Martin\n  Lueker-Boden", "title": "Non-Volatile Memory Array Based Quantization- and Noise-Resilient LSTM\n  Neural Networks", "comments": "Published in: 2019 IEEE International Conference on Rebooting\n  Computing (ICRC)", "journal-ref": null, "doi": "10.1109/ICRC.2019.8914713", "report-no": null, "categories": "cs.NE cs.ET", "license": "http://creativecommons.org/licenses/by/4.0/", "abstract": "  In cloud and edge computing models, it is important that compute devices at\nthe edge be as power efficient as possible. Long short-term memory (LSTM)\nneural networks have been widely used for natural language processing, time\nseries prediction and many other sequential data tasks. Thus, for these\napplications there is increasing need for low-power accelerators for LSTM model\ninference at the edge. In order to reduce power dissipation due to data\ntransfers within inference devices, there has been significant interest in\naccelerating vector-matrix multiplication (VMM) operations using non-volatile\nmemory (NVM) weight arrays. In NVM array-based hardware, reduced bit-widths\nalso significantly increases the power efficiency. In this paper, we focus on\nthe application of quantization-aware training algorithm to LSTM models, and\nthe benefits these models bring in terms of resilience against both\nquantization error and analog device noise. We have shown that only 4-bit NVM\nweights and 4-bit ADC/DACs are needed to produce equivalent LSTM network\nperformance as floating-point baseline. Reasonable levels of ADC quantization\nnoise and weight noise can be naturally tolerated within our NVMbased quantized\nLSTM network. Benchmark analysis of our proposed LSTM accelerator for inference\nhas shown at least 2.4x better computing efficiency and 40x higher area\nefficiency than traditional digital approaches (GPU, FPGA, and ASIC). Some\nother novel approaches based on NVM promise to deliver higher computing\nefficiency (up to 4.7x) but require larger arrays with potential higher error\nrates.\n", "versions": [{"version": "v1", "created": "Tue, 25 Feb 2020 02:59:45 GMT"}], "update_date": "2020-02-26", "authors_parsed": [["Ma", "Wen", ""], ["Chiu", "Pi-Feng", ""], ["Choi", "Won Ho", ""], ["Qin", "Minghai", ""], ["Bedau", "Daniel", ""], ["Lueker-Boden", "Martin", ""]]}, {"id": "2002.10917", "submitter": "Davide Venturelli", "authors": "Minh Do, Zhihui Wang, Bryan O'Gorman, Davide Venturelli, Eleanor\n  Rieffel, Jeremy Frank", "title": "Planning for Compilation of a Quantum Algorithm for Graph Coloring", "comments": "8 pages, 4 tables, 5 figures", "journal-ref": "The 24th European Conference on Artificial Intelligence (ECAI\n  2020)", "doi": null, "report-no": null, "categories": "quant-ph cs.AI cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The problem of compiling general quantum algorithms for implementation on\nnear-term quantum processors has been introduced to the AI community. Previous\nwork demonstrated that temporal planning is an attractive approach for part of\nthis compilationtask, specifically, the routing of circuits that implement the\nQuantum Alternating Operator Ansatz (QAOA) applied to the MaxCut problem on a\nquantum processor architecture. In this paper, we extend the earlier work to\nroute circuits that implement QAOA for Graph Coloring problems. QAOA for\ncoloring requires execution of more, and more complex, operations on the chip,\nwhich makes routing a more challenging problem. We evaluate the approach on\nstate-of-the-art hardware architectures from leading quantum computing\ncompanies. Additionally, we apply a planning approach to qubit initialization.\nOur empirical evaluation shows that temporal planning compares well to\nreasonable analytic upper bounds, and that solving qubit initialization with a\nclassical planner generally helps temporal planners in finding shorter-makespan\ncompilations for QAOA for Graph Coloring. These advances suggest that temporal\nplanning can be an effective approach for more complex quantum computing\nalgorithms and architectures.\n", "versions": [{"version": "v1", "created": "Sun, 23 Feb 2020 03:09:57 GMT"}], "update_date": "2020-02-26", "authors_parsed": [["Do", "Minh", ""], ["Wang", "Zhihui", ""], ["O'Gorman", "Bryan", ""], ["Venturelli", "Davide", ""], ["Rieffel", "Eleanor", ""], ["Frank", "Jeremy", ""]]}, {"id": "2002.11163", "submitter": "Minsuk Koo", "authors": "Minsuk Koo, Gopalakrishnan Srinivasan, Yong Shim, and Kaushik Roy", "title": "sBSNN: Stochastic-Bits Enabled Binary Spiking Neural Network with\n  On-Chip Learning for Energy Efficient Neuromorphic Computing at the Edge", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this work, we propose stochastic Binary Spiking Neural Network (sBSNN)\ncomposed of stochastic spiking neurons and binary synapses (stochastic only\nduring training) that computes probabilistically with one-bit precision for\npower-efficient and memory-compressed neuromorphic computing. We present an\nenergy-efficient implementation of the proposed sBSNN using 'stochastic bit' as\nthe core computational primitive to realize the stochastic neurons and\nsynapses, which are fabricated in 90nm CMOS process, to achieve efficient\non-chip training and inference for image recognition tasks. The measured data\nshows that the 'stochastic bit' can be programmed to mimic spiking neurons, and\nstochastic Spike Timing Dependent Plasticity (or sSTDP) rule for training the\nbinary synaptic weights without expensive random number generators. Our results\nindicate that the proposed sBSNN realization offers possibility of up to 32x\nneuronal and synaptic memory compression compared to full precision (32-bit)\nSNN and energy efficiency of 89.49 TOPS/Watt for two-layer fully-connected SNN.\n", "versions": [{"version": "v1", "created": "Tue, 25 Feb 2020 20:11:35 GMT"}], "update_date": "2020-02-27", "authors_parsed": [["Koo", "Minsuk", ""], ["Srinivasan", "Gopalakrishnan", ""], ["Shim", "Yong", ""], ["Roy", "Kaushik", ""]]}, {"id": "2002.11587", "submitter": "Esam Alkaldy Dr.", "authors": "Ali H. Majeed, Esam Alkaldy, Mohd Shamian bin Zainal, andDanial Bin MD\n  Nor", "title": "Synchronous Counter Design Using Novel Level Sensitive T-FF in QCA\n  Technology", "comments": "QCA", "journal-ref": null, "doi": "10.3390/jlpea9030027", "report-no": null, "categories": "cs.ET quant-ph", "license": "http://creativecommons.org/licenses/by/4.0/", "abstract": "  The quantum-dot cellular automata (QCA) nano-technique has attracted computer\nscientists due to its noticeable features such as low power consumption and\nsmall size. Many papers have been published in the literature about the\nutilization of this technology for de-signing many QCA circuits and for\npresenting logic gates in an optimal structure. The T flip-flop, which is an\nessential part of digital designs, can be used to design synchronous and\nasynchronous counters. This paper presents a novel T flip-flop structure in an\noptimal form. The presented novel gate was used to design an N-bit binary\nsynchronous counter. The QCADesigner software was used to verify the designed\ncircuits and to present the simulation results, while the QCAPro tool was used\nfor the power analysis. The proposed design required minimal power and showed\ngood improvements over previous designs.\n", "versions": [{"version": "v1", "created": "Tue, 4 Feb 2020 11:08:54 GMT"}], "update_date": "2020-02-27", "authors_parsed": [["Majeed", "Ali H.", ""], ["Alkaldy", "Esam", ""], ["Zainal", "Mohd Shamian bin", ""], ["Nor", "andDanial Bin MD", ""]]}, {"id": "2002.11945", "submitter": "Sumon Bose Mr.", "authors": "Sumon Kumar Bose, Jyotibdha Acharya, and Arindam Basu", "title": "Is my Neural Network Neuromorphic? Taxonomy, Recent Trends and Future\n  Directions in Neuromorphic Engineering", "comments": "6 pages", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cs.LG cs.NE stat.ML", "license": "http://creativecommons.org/licenses/by/4.0/", "abstract": "  In this paper, we review recent work published over the last 3 years under\nthe umbrella of Neuromorphic engineering to analyze what are the common\nfeatures among such systems. We see that there is no clear consensus but each\nsystem has one or more of the following features:(1) Analog computing (2) Non\nvonNeumann Architecture and low-precision digital processing (3) Spiking Neural\nNetworks (SNN) with components closely related to biology. We compare recent\nmachine learning accelerator chips to show that indeed analog processing and\nreduced bit precision architectures have best throughput, energy and area\nefficiencies. However, pure digital architectures can also achieve quite high\nefficiencies by just adopting a non von-Neumann architecture. Given the design\nautomation tools for digital hardware design, it raises a question on the\nlikelihood of adoption of analog processing in the near future for industrial\ndesigns. Next, we argue about the importance of defining standards and choosing\nproper benchmarks for the progress of neuromorphic system designs and propose\nsome desired characteristics of such benchmarks. Finally, we show brain-machine\ninterfaces as a potential task that fulfils all the criteria of such\nbenchmarks.\n", "versions": [{"version": "v1", "created": "Thu, 27 Feb 2020 07:10:23 GMT"}], "update_date": "2020-02-28", "authors_parsed": [["Bose", "Sumon Kumar", ""], ["Acharya", "Jyotibdha", ""], ["Basu", "Arindam", ""]]}]