
\def \hmina {\hspace{0.00in}}
\def \hminb {\hspace{-0.2in}}

\begin{figure}[t!]
\hmina
%\begin{minipage}[t]{0.85\columnwidth}
\centering
\includegraphics[width=0.9\columnwidth]{F/sketches/system_sketch}
%\end{minipage}
%\hspace{0mm}
%\begin{minipage}[t]{0.22\columnwidth}
%\vspace{-26mm}
%\small
%\setlength{\tabcolsep}{1.5pt}
%\begin{tabular}{l|r}
% & Latency\\
%\hline
%CXL phy/ctr & 40ns \\
%Retimer\footnote{\mbox{For large pools}} & 20ns \\
%Propagation & 7ns \\
%EMC & 20ns\\
%\end{tabular}
%\end{minipage}
%\vspace*{-3pt}

% reconfigures the system and enforced security and robustness
\mycaption{fig-systemsketch}{\sys hardware design}{In \sys, each CPU
connects to several external memory controllers (EMC).
Each EMC offers CXL ports for several sockets and DDR ports for
several DIMMs, which constitute the pool. Dashed lines around each CPU and EMC
indicate separate failure domains.
%
}

\vminten

\end{figure}


