<stg><name>fpadd503.1_Pipeline_VITIS_LOOP_28_2</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_151 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_151"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln20 = store i4 0, i4 %i_151

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc29:0 %carry = phi i1 %borrowReg, void %for.inc29.split, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc29:1 %i = load i4 %i_151

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29:2 %icmp_ln28 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29:3 %add_ln28 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc29:4 %br_ln28 = br i1 %icmp_ln28, void %for.inc29.split, void %for.end31.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
for.inc29.split:3 %trunc_ln29 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="3">
<![CDATA[
for.inc29.split:4 %zext_ln29_21 = zext i3 %trunc_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_21"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc29.split:5 %zext_ln29_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %zext_ln29_21

]]></Node>
<StgValue><ssdm name="zext_ln29_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
for.inc29.split:6 %zext_ln29_22 = zext i6 %zext_ln29_s

]]></Node>
<StgValue><ssdm name="zext_ln29_22"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc29.split:7 %coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln29_22

]]></Node>
<StgValue><ssdm name="coeff_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
for.inc29.split:8 %coeff_load = load i6 %coeff_addr

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
for.inc29.split:9 %zext_ln29_23 = zext i3 %trunc_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_23"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc29.split:10 %p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln29_23

]]></Node>
<StgValue><ssdm name="p503x2_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
for.inc29.split:11 %p503x2_1_load = load i3 %p503x2_1_addr

]]></Node>
<StgValue><ssdm name="p503x2_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29.split:27 %store_ln20 = store i4 %add_ln28, i4 %i_151

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end31.exitStub:0 %write_ln29 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_220_out, i1 %carry

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.end31.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
for.inc29.split:8 %coeff_load = load i6 %coeff_addr

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
for.inc29.split:11 %p503x2_1_load = load i3 %p503x2_1_addr

]]></Node>
<StgValue><ssdm name="p503x2_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:12 %tempReg = sub i64 %coeff_load, i64 %p503x2_1_load

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc29.split:0 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc29.split:1 %speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln20"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29.split:2 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:13 %xor_ln105 = xor i64 %p503x2_1_load, i64 %coeff_load

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:14 %xor_ln105_114 = xor i64 %p503x2_1_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln105_114"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:15 %or_ln105 = or i64 %xor_ln105_114, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:16 %xor_ln105_115 = xor i64 %coeff_load, i64 %or_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_115"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc29.split:17 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_115, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:18 %sub_ln95 = sub i64 0, i64 %tempReg

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:19 %or_ln95 = or i64 %tempReg, i64 %sub_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc29.split:20 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc29.split:21 %xor_ln29 = xor i1 %tmp_213, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc29.split:22 %and_ln29 = and i1 %carry, i1 %xor_ln29

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc29.split:23 %borrowReg = or i1 %and_ln29, i1 %tmp

]]></Node>
<StgValue><ssdm name="borrowReg"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="1">
<![CDATA[
for.inc29.split:24 %zext_ln29 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:25 %sub_ln29 = sub i64 %tempReg, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="sub_ln29"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
for.inc29.split:26 %store_ln29 = store void @_ssdm_op_Write.bram.i64, i6 %coeff_addr, i64 %sub_ln29, i8 255

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc29.split:28 %br_ln28 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="coeff" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="coeff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="carry_220_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="carry_220_out"/></StgValue>
</port>
<port id="61" name="p503x2_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="i_151" fromId="62" toId="6">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="coeff" to="specbramwithbyteenable_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln20" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="i_151" to="store_ln20" fromId="6" toId="8">
</dataflow>
<dataflow id="70" from="borrowReg" to="carry" fromId="41" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="71" from="br_ln28" to="carry" fromId="45" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="73" from="StgValue_72" to="carry" fromId="72" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="br_ln0" to="carry" fromId="9" toId="10">
</dataflow>
<dataflow id="75" from="i_151" to="i" fromId="6" toId="11">
</dataflow>
<dataflow id="76" from="i" to="icmp_ln28" fromId="11" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="icmp_ln28" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="i" to="add_ln28" fromId="11" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="add_ln28" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="icmp_ln28" to="br_ln28" fromId="12" toId="14">
</dataflow>
<dataflow id="83" from="i" to="trunc_ln29" fromId="11" toId="15">
</dataflow>
<dataflow id="84" from="trunc_ln29" to="zext_ln29_21" fromId="15" toId="16">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="zext_ln29_s" fromId="85" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_87" to="zext_ln29_s" fromId="87" toId="17">
</dataflow>
<dataflow id="89" from="zext_ln29_21" to="zext_ln29_s" fromId="16" toId="17">
</dataflow>
<dataflow id="90" from="zext_ln29_s" to="zext_ln29_22" fromId="17" toId="18">
</dataflow>
<dataflow id="91" from="coeff" to="coeff_addr" fromId="59" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_92" to="coeff_addr" fromId="92" toId="19">
</dataflow>
<dataflow id="94" from="zext_ln29_22" to="coeff_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="95" from="coeff_addr" to="coeff_load" fromId="19" toId="20">
</dataflow>
<dataflow id="96" from="trunc_ln29" to="zext_ln29_23" fromId="15" toId="21">
</dataflow>
<dataflow id="97" from="p503x2_1" to="p503x2_1_addr" fromId="61" toId="22">
</dataflow>
<dataflow id="98" from="StgValue_92" to="p503x2_1_addr" fromId="92" toId="22">
</dataflow>
<dataflow id="99" from="zext_ln29_23" to="p503x2_1_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="100" from="p503x2_1_addr" to="p503x2_1_load" fromId="22" toId="23">
</dataflow>
<dataflow id="101" from="add_ln28" to="store_ln20" fromId="13" toId="24">
</dataflow>
<dataflow id="102" from="i_151" to="store_ln20" fromId="6" toId="24">
</dataflow>
<dataflow id="103" from="coeff_addr" to="coeff_load" fromId="19" toId="25">
</dataflow>
<dataflow id="104" from="p503x2_1_addr" to="p503x2_1_load" fromId="22" toId="26">
</dataflow>
<dataflow id="105" from="coeff_load" to="tempReg" fromId="25" toId="27">
</dataflow>
<dataflow id="106" from="p503x2_1_load" to="tempReg" fromId="26" toId="27">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecPipeline" to="specpipeline_ln20" fromId="107" toId="28">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specpipeline_ln20" fromId="109" toId="28">
</dataflow>
<dataflow id="111" from="StgValue_92" to="specpipeline_ln20" fromId="92" toId="28">
</dataflow>
<dataflow id="112" from="StgValue_92" to="specpipeline_ln20" fromId="92" toId="28">
</dataflow>
<dataflow id="113" from="StgValue_92" to="specpipeline_ln20" fromId="92" toId="28">
</dataflow>
<dataflow id="115" from="empty_44" to="specpipeline_ln20" fromId="114" toId="28">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln20" fromId="116" toId="29">
</dataflow>
<dataflow id="119" from="StgValue_118" to="speclooptripcount_ln20" fromId="118" toId="29">
</dataflow>
<dataflow id="120" from="StgValue_118" to="speclooptripcount_ln20" fromId="118" toId="29">
</dataflow>
<dataflow id="121" from="StgValue_118" to="speclooptripcount_ln20" fromId="118" toId="29">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="122" toId="30">
</dataflow>
<dataflow id="125" from="empty_27" to="specloopname_ln28" fromId="124" toId="30">
</dataflow>
<dataflow id="126" from="p503x2_1_load" to="xor_ln105" fromId="26" toId="31">
</dataflow>
<dataflow id="127" from="coeff_load" to="xor_ln105" fromId="25" toId="31">
</dataflow>
<dataflow id="128" from="p503x2_1_load" to="xor_ln105_114" fromId="26" toId="32">
</dataflow>
<dataflow id="129" from="tempReg" to="xor_ln105_114" fromId="27" toId="32">
</dataflow>
<dataflow id="130" from="xor_ln105_114" to="or_ln105" fromId="32" toId="33">
</dataflow>
<dataflow id="131" from="xor_ln105" to="or_ln105" fromId="31" toId="33">
</dataflow>
<dataflow id="132" from="coeff_load" to="xor_ln105_115" fromId="25" toId="34">
</dataflow>
<dataflow id="133" from="or_ln105" to="xor_ln105_115" fromId="33" toId="34">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="134" toId="35">
</dataflow>
<dataflow id="136" from="xor_ln105_115" to="tmp" fromId="34" toId="35">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp" fromId="137" toId="35">
</dataflow>
<dataflow id="140" from="StgValue_139" to="sub_ln95" fromId="139" toId="36">
</dataflow>
<dataflow id="141" from="tempReg" to="sub_ln95" fromId="27" toId="36">
</dataflow>
<dataflow id="142" from="tempReg" to="or_ln95" fromId="27" toId="37">
</dataflow>
<dataflow id="143" from="sub_ln95" to="or_ln95" fromId="36" toId="37">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_213" fromId="134" toId="38">
</dataflow>
<dataflow id="145" from="or_ln95" to="tmp_213" fromId="37" toId="38">
</dataflow>
<dataflow id="146" from="StgValue_137" to="tmp_213" fromId="137" toId="38">
</dataflow>
<dataflow id="147" from="tmp_213" to="xor_ln29" fromId="38" toId="39">
</dataflow>
<dataflow id="148" from="StgValue_87" to="xor_ln29" fromId="87" toId="39">
</dataflow>
<dataflow id="149" from="carry" to="and_ln29" fromId="10" toId="40">
</dataflow>
<dataflow id="150" from="xor_ln29" to="and_ln29" fromId="39" toId="40">
</dataflow>
<dataflow id="151" from="and_ln29" to="borrowReg" fromId="40" toId="41">
</dataflow>
<dataflow id="152" from="tmp" to="borrowReg" fromId="35" toId="41">
</dataflow>
<dataflow id="153" from="carry" to="zext_ln29" fromId="10" toId="42">
</dataflow>
<dataflow id="154" from="tempReg" to="sub_ln29" fromId="27" toId="43">
</dataflow>
<dataflow id="155" from="zext_ln29" to="sub_ln29" fromId="42" toId="43">
</dataflow>
<dataflow id="157" from="_ssdm_op_Write.bram.i64" to="store_ln29" fromId="156" toId="44">
</dataflow>
<dataflow id="158" from="coeff_addr" to="store_ln29" fromId="19" toId="44">
</dataflow>
<dataflow id="159" from="sub_ln29" to="store_ln29" fromId="43" toId="44">
</dataflow>
<dataflow id="161" from="StgValue_160" to="store_ln29" fromId="160" toId="44">
</dataflow>
<dataflow id="163" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln29" fromId="162" toId="46">
</dataflow>
<dataflow id="164" from="carry_220_out" to="write_ln29" fromId="60" toId="46">
</dataflow>
<dataflow id="165" from="carry" to="write_ln29" fromId="10" toId="46">
</dataflow>
<dataflow id="166" from="icmp_ln28" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
