$date
	Fri Jan 19 10:21:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 1 ! c $end
$var wire 1 " b $end
$var wire 1 # a $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & i2 $end
$var reg 1 ' i3 $end
$var reg 1 ( i4 $end
$var reg 1 ) i5 $end
$var reg 1 * i6 $end
$var reg 1 + i7 $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 " b $end
$var wire 1 ! c $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 & i2 $end
$var wire 1 ' i3 $end
$var wire 1 ( i4 $end
$var wire 1 ) i5 $end
$var wire 1 * i6 $end
$var wire 1 + i7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
1$
0#
0"
0!
$end
#10
1#
1%
0$
#20
1"
0#
1&
0%
#30
1#
1'
0&
#40
1!
0#
0"
1(
0'
#50
1#
1)
0(
#60
1"
0#
1*
0)
#70
1#
1+
0*
#80
