Loading db file '/opt/DesignKit/cmos28fdsoi_29/C28SOI_SC_12_CORE_LL/5.1-05/libs/C28SOI_SC_12_CORE_LL_tt28_1.00V_0.00V_0.00V_0.00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : cache_monitor
Version: O-2018.06-SP5-3
Date   : Tue Mar 14 18:53:47 2023
****************************************


Library(s) Used:

    C28SOI_SC_12_CORE_LL (File: /opt/DesignKit/cmos28fdsoi_29/C28SOI_SC_12_CORE_LL/5.1-05/libs/C28SOI_SC_12_CORE_LL_tt28_1.00V_0.00V_0.00V_0.00V_25C.db)


Operating Conditions: tt28_1.00V_0.00V_0.00V_0.00V_25C   Library: C28SOI_SC_12_CORE_LL
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cache_monitor          wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core     wl_zero           C28SOI_SC_12_CORE_LL
ccs_out_v1_rscid7_width1
                       wl_zero           C28SOI_SC_12_CORE_LL
mgc_io_sync_v2_valid0  wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_core_fsm
                       wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_DW01_add_0
                       wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_DW01_add_1
                       wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_DW01_add_2
                       wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_DW01_add_3
                       wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_DW01_add_4
                       wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_DW01_inc_0
                       wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_DW01_add_5
                       wl_zero           C28SOI_SC_12_CORE_LL
cache_monitor_core_DW01_inc_1
                       wl_zero           C28SOI_SC_12_CORE_LL


Global Operating Voltage = 1    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1mW


  Cell Internal Power  =  37.3858 uW   (90%)
  Net Switching Power  =   4.3824 uW   (10%)
                         ---------
Total Dynamic Power    =  41.7682 uW  (100%)

Cell Leakage Power     =  16.5531 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.0297e-02        1.1366e-04        2.0199e-03        3.2430e-02  (  55.61%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  7.0891e-03        4.2687e-03        1.4533e-02        2.5891e-02  (  44.39%)
--------------------------------------------------------------------------------------------------
Total          3.7386e-02 mW     4.3824e-03 mW     1.6553e-02 mW     5.8321e-02 mW
1
