#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Dec  8 18:06:10 2016
# Process ID: 21758
# Log file: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/chip_interface.vds
# Journal file: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source chip_interface.tcl -notrace
Command: synth_design -top chip_interface -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -130 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1065.832 ; gain = 156.520 ; free physical = 9141 ; free virtual = 21319
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chip_interface' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [Synth 8-638] synthesizing module 'audio_helper' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:13]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'audio_helper' (1#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:13]
INFO: [Synth 8-638] synthesizing module 'jt51_top' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
	Parameter WAIT_FREE bound to: 0 - type: integer 
	Parameter WR_ADDR bound to: 1 - type: integer 
	Parameter WR_VAL bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
	Parameter WRITE bound to: 4 - type: integer 
	Parameter BLANK bound to: 5 - type: integer 
	Parameter rom bound to: /afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/input.hex - type: string 
INFO: [Synth 8-638] synthesizing module 'jt51' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:22]
INFO: [Synth 8-638] synthesizing module 'jt51_timers' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_timer' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:72]
	Parameter counter_width bound to: 10 - type: integer 
	Parameter mult_width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_timer' (2#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:72]
INFO: [Synth 8-638] synthesizing module 'jt51_timer__parameterized0' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:72]
	Parameter counter_width bound to: 8 - type: integer 
	Parameter mult_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_timer__parameterized0' (2#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:72]
INFO: [Synth 8-256] done synthesizing module 'jt51_timers' (3#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:29]
	Parameter b0 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized0' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized0' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized1' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized1' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized2' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000001100 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized2' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized3' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000010100 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized3' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized4' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000011110 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized4' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized5' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000101010 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized5' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized6' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000101000 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized6' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized7' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000101001 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized7' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized8' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000000110010 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized8' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized9' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000001000011 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized9' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized10' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000001011100 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized10' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized11' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000001111101 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized11' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized12' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000010100110 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized12' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_lfo_lfsr__parameterized13' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
	Parameter init bound to: 32'sb00000000000000000000000011010111 
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo_lfsr__parameterized13' (4#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:29]
INFO: [Synth 8-256] done synthesizing module 'jt51_lfo' (5#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_phasegen' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:29]
	Parameter dt2_lim2 bound to: 8'b01001011 
	Parameter dt2_lim3 bound to: 8'b01011111 
INFO: [Synth 8-638] synthesizing module 'jt51_phinc_rom' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_phinc_rom' (6#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_pm' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_pm' (7#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 4 - type: integer 
	Parameter stages bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh' (8#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized0' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 20 - type: integer 
	Parameter stages bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized0' (8#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized1' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 1 - type: integer 
	Parameter stages bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized1' (8#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_phasegen' (9#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_envelope' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:29]
	Parameter ATTACK bound to: 2'b00 
	Parameter DECAY1 bound to: 2'b01 
	Parameter DECAY2 bound to: 2'b10 
	Parameter RELEASE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized2' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 1 - type: integer 
	Parameter stages bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized2' (9#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized3' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 2 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized3' (9#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized4' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 10 - type: integer 
	Parameter stages bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized4' (9#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized5' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 10 - type: integer 
	Parameter stages bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized5' (9#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized6' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 1 - type: integer 
	Parameter stages bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized6' (9#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized7' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 2 - type: integer 
	Parameter stages bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized7' (9#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_envelope' (10#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_op' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:29]
	Parameter mod_lat bound to: 5 - type: integer 
	Parameter mod_stg bound to: 35 - type: integer 
	Parameter M1 bound to: 2'b00 
	Parameter M2 bound to: 2'b01 
	Parameter C1 bound to: 2'b10 
	Parameter C2 bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'jt51_sintable' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:22]
INFO: [Synth 8-256] done synthesizing module 'jt51_sintable' (11#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:22]
INFO: [Synth 8-638] synthesizing module 'jt51_exptable' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_exptable' (12#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh2' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:23]
	Parameter width bound to: 14 - type: integer 
	Parameter stages bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jt51_sh1' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:47]
	Parameter stages bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh1' (13#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:47]
INFO: [Synth 8-256] done synthesizing module 'jt51_sh2' (14#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized8' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 8 - type: integer 
	Parameter stages bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized8' (14#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized9' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 5 - type: integer 
	Parameter stages bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized9' (14#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_op' (15#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:29]
INFO: [Synth 8-638] synthesizing module 'jt51_noise' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:46]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized0' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000000000000001111110 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized0' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized1' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000000000001101000010 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized1' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized2' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000000000101010010010 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized2' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized3' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000000001100010110100 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized3' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized4' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000000010111111101110 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized4' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized5' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000000101001010000110 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized5' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized6' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000001000001011000010 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized6' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized7' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000001100001011101000 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized7' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_noise_lfsr__parameterized8' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
	Parameter init bound to: 32'sb00000000000000010001010100111110 
INFO: [Synth 8-256] done synthesizing module 'jt51_noise_lfsr__parameterized8' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:31]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized10' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 1 - type: integer 
	Parameter stages bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized10' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized11' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 1 - type: integer 
	Parameter stages bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized11' (16#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:63]
INFO: [Synth 8-256] done synthesizing module 'jt51_noise' (17#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:46]
INFO: [Synth 8-638] synthesizing module 'jt51_acc' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sum_op' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:22]
INFO: [Synth 8-256] done synthesizing module 'jt51_sum_op' (18#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:22]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized12' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 2 - type: integer 
	Parameter stages bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized12' (18#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_sh__parameterized13' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
	Parameter width bound to: 1 - type: integer 
	Parameter stages bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jt51_sh__parameterized13' (18#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_exp2lin' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_exp2lin' (19#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_lin2exp' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:23]
INFO: [Synth 8-226] default block is never used [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:30]
INFO: [Synth 8-256] done synthesizing module 'jt51_lin2exp' (20#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_acc' (21#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:23]
INFO: [Synth 8-638] synthesizing module 'jt51_mmr' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:22]
	Parameter REG_TEST bound to: 8'b00000001 
	Parameter REG_TEST2 bound to: 8'b00000010 
	Parameter REG_KON bound to: 8'b00001000 
	Parameter REG_NOISE bound to: 8'b00001111 
	Parameter REG_CLKA1 bound to: 8'b00010000 
	Parameter REG_CLKA2 bound to: 8'b00010001 
	Parameter REG_CLKB bound to: 8'b00010010 
	Parameter REG_TIMER bound to: 8'b00010100 
	Parameter REG_LFRQ bound to: 8'b00011000 
	Parameter REG_PMDAMD bound to: 8'b00011001 
	Parameter REG_CTW bound to: 8'b00011011 
INFO: [Synth 8-638] synthesizing module 'jt51_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'jt51_reg' (22#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:191]
INFO: [Synth 8-256] done synthesizing module 'jt51_mmr' (23#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:22]
INFO: [Synth 8-256] done synthesizing module 'jt51' (24#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:22]
INFO: [Synth 8-638] synthesizing module 'convert_16_to_24' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:211]
INFO: [Synth 8-256] done synthesizing module 'convert_16_to_24' (25#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:211]
INFO: [Synth 8-3876] $readmem data file '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/input.hex' is read successfully [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:82]
INFO: [Synth 8-256] done synthesizing module 'jt51_top' (26#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [Synth 8-638] synthesizing module 'audio_top' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:42]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (27#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (28#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (29#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (30#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (31#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at '/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (32#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (33#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (34#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'trackball_top' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
INFO: [Synth 8-638] synthesizing module 'LETA_REP' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:40]
INFO: [Synth 8-256] done synthesizing module 'LETA_REP' (35#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:40]
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [Synth 8-638] synthesizing module 'counter' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:56]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (36#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:56]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:56]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (36#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:56]
INFO: [Synth 8-256] done synthesizing module 'vga' (37#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/trackball/vga.sv:1]
INFO: [Synth 8-256] done synthesizing module 'trackball_top' (38#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
WARNING: [Synth 8-3848] Net hphone_r_valid in module/entity chip_interface does not have driver. [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:28]
INFO: [Synth 8-256] done synthesizing module 'chip_interface' (39#1) [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
WARNING: [Synth 8-3331] design chip_interface has unconnected port SW[1]
WARNING: [Synth 8-3331] design chip_interface has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.121 ; gain = 214.809 ; free physical = 9078 ; free virtual = 21258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[15] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[14] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[13] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[12] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[11] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[10] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[9] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[8] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[7] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[6] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[5] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[4] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[3] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[2] to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin jt:addr0 to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:52]
WARNING: [Synth 8-3295] tying undriven pin at:hphone_r_valid_dummy to constant 0 [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1124.121 ; gain = 214.809 ; free physical = 9080 ; free virtual = 21259
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'at/i_clocking/clkin1_buf' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc:4]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chip_interface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chip_interface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1482.824 ; gain = 0.000 ; free physical = 8804 ; free virtual = 20984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8802 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8802 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8802 ; free virtual = 20983
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sel_base2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:197]
INFO: [Synth 8-5544] ROM "keycode_II1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phase_base_VI" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:133]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:183]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:326]
INFO: [Synth 8-5544] ROM "eg_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_in_III" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "step_VI0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csm_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_kon" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "koff" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "koff" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "koff" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'set_run_A_reg' into 'load_A_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:127]
INFO: [Synth 8-5546] ROM "up_kon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lfo_freq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lfo_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lfo_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nfrq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prog_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5562] The signal reg_op_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8795 ; free virtual = 20975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 14    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
+---XORs : 
	                6 Bit    Wide XORs := 15    
+---Registers : 
	              490 Bit    Registers := 1     
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 10    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 15    
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 115   
+---RAMs : 
	               1K Bit         RAMs := 1     
	              208 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 5     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  21 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 14    
	   4 Input     10 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 3     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 55    
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   4 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 16    
	   7 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 154   
	   4 Input      1 Bit        Muxes := 16    
	  11 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 15    
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chip_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module jt51_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jt51_timer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jt51_lfo_lfsr 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo_lfsr__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_lfo 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
Module jt51_pm 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module jt51_sh 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module jt51_sh__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
Module jt51_sh__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module jt51_phasegen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jt51_sh__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module jt51_sh__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module jt51_sh__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
Module jt51_sh__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 10    
Module jt51_sh__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module jt51_sh__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
Module jt51_envelope 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module jt51_sh1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module jt51_sh__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 8     
Module jt51_sh__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 5     
Module jt51_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	              490 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module jt51_sh__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module jt51_sh__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module jt51_noise_lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise_lfsr__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module jt51_noise 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jt51_sum_op 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jt51_sh__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module jt51_sh__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module jt51_lin2exp 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     10 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
Module jt51_acc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module jt51_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               42 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	               1K Bit         RAMs := 1     
	              208 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
Module jt51_mmr 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	  14 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module jt51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module jt51_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   6 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module LETA_REP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 42    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 54    
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
Module trackball_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8795 ; free virtual = 20975
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'amnoise[1].u_noise_am/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'amnoise[2].u_noise_am/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'amnoise[3].u_noise_am/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'amnoise[4].u_noise_am/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'amnoise[5].u_noise_am/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'amnoise[6].u_noise_am/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'pmnoise[0].u_noise_pm/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'pmnoise[1].u_noise_pm/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'pmnoise[2].u_noise_pm/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'pmnoise[3].u_noise_pm/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'pmnoise[4].u_noise_pm/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'pmnoise[5].u_noise_pm/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'pmnoise[6].u_noise_pm/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-4471] merging register 'pmnoise[7].u_noise_pm/last_base_reg' into 'amnoise[0].u_noise_am/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:44]
INFO: [Synth 8-5544] ROM "sel_base2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'noise_lfsr[1].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-4471] merging register 'noise_lfsr[2].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-4471] merging register 'noise_lfsr[3].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-4471] merging register 'noise_lfsr[4].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-4471] merging register 'noise_lfsr[5].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-4471] merging register 'noise_lfsr[6].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-4471] merging register 'noise_lfsr[7].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-4471] merging register 'noise_lfsr[8].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-4471] merging register 'noise_lfsr[9].u_lfsr/last_base_reg' into 'noise_lfsr[0].u_lfsr/last_base_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:46]
INFO: [Synth 8-5544] ROM "phase_base_VI" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_in_III" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5562] The signal phase_addr_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal pow_addr_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4471] merging register 'set_run_B_reg' into 'load_B_reg' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:127]
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'leta_col_reg[1][7:0]' into 'leta_col_reg[1][7:0]' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:14]
INFO: [Synth 8-4471] merging register 'leta_col_reg[0][7:0]' into 'leta_col_reg[0][7:0]' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:14]
INFO: [Synth 8-4471] merging register 'leta_row_reg[1][7:0]' into 'leta_row_reg[1][7:0]' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:15]
INFO: [Synth 8-4471] merging register 'leta_row_reg[0][7:0]' into 'leta_row_reg[0][7:0]' [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:15]
WARNING: [Synth 8-3331] design chip_interface has unconnected port SW[1]
WARNING: [Synth 8-3331] design chip_interface has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8794 ; free virtual = 20974
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8794 ; free virtual = 20974

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal u_reg/reg_op_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+------------+---------------+----------------+
|Module Name                 | RTL Object | Depth x Width | Implemented As | 
+----------------------------+------------+---------------+----------------+
|jt51_phinc_rom              | rom        | 1024x12       | LUT            | 
|jt51_sintable               | rom__1     | 256x12        | LUT            | 
|jt51_exptable               | rom__2     | 256x13        | LUT            | 
|jt51_top                    | rom__3     | 256x16        | LUT            | 
|adau1761_configuraiton_data | extrom     | 1024x9        | Block RAM      | 
|jt51_phasegen               | extrom__1  | 1024x12       | Block RAM      | 
|jt51_op                     | extrom__2  | 256x12        | Block RAM      | 
|jt51_op                     | extrom__3  | 256x13        | Block RAM      | 
|jt51_top                    | rom        | 256x16        | LUT            | 
|audio_top                   | extrom     | 1024x9        | Block RAM      | 
+----------------------------+------------+---------------+----------------+


Block RAM:
+---------------+------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------+
|Module Name    | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                      | 
+---------------+------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------+
|chip_interface | u_reg/reg_op_reg | 32 x 42(READ_FIRST)    | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | chip_interface/jt51/jt51_mmr/extram__5 | 
+---------------+------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+----------------------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+---------------+------------------+-----------+----------------------+--------------+-------------------------------------+
|Module Name    | RTL Object       | Inference | Size (Depth x Width) | Primitives   | Hierarchical Name                   | 
+---------------+------------------+-----------+----------------------+--------------+-------------------------------------+
|chip_interface | u_reg/reg_ch_reg | Implied   | 8 x 26               | RAM32M x 5   | chip_interface/jt51/jt51_mmr/ram__1 | 
+---------------+------------------+-----------+----------------------+--------------+-------------------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/hphone_l_freeze_100_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\jt/next_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\jt/cs_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15] )
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[18] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[17] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[16] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[15] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[14] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[13] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[12] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[11] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[10] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[9] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[8] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[7] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[6] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[5] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[4] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[3] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[2] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[1] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\amnoise[0].u_noise_am/bb_reg[0] ) is unused and will be removed from module jt51_lfo.
WARNING: [Synth 8-3332] Sequential element (\dt1_kf_III_reg[0] ) is unused and will be removed from module jt51_phasegen.
WARNING: [Synth 8-3332] Sequential element (\dt1_kf_III_reg[1] ) is unused and will be removed from module jt51_phasegen.
WARNING: [Synth 8-3332] Sequential element (\octave_III_reg[0] ) is unused and will be removed from module jt51_phasegen.
WARNING: [Synth 8-3332] Sequential element (\octave_III_reg[1] ) is unused and will be removed from module jt51_phasegen.
WARNING: [Synth 8-3332] Sequential element (\octave_III_reg[2] ) is unused and will be removed from module jt51_phasegen.
WARNING: [Synth 8-3332] Sequential element (\u_statesh/bit_shifter[1].bits_reg[1][0] ) is unused and will be removed from module jt51_envelope.
WARNING: [Synth 8-3332] Sequential element (\u_statesh/bit_shifter[0].bits_reg[0][0] ) is unused and will be removed from module jt51_envelope.
WARNING: [Synth 8-3332] Sequential element (\u_statesh/bit_shifter[1].bits_reg[1][1] ) is unused and will be removed from module jt51_envelope.
WARNING: [Synth 8-3332] Sequential element (\u_statesh/bit_shifter[0].bits_reg[0][1] ) is unused and will be removed from module jt51_envelope.
WARNING: [Synth 8-3332] Sequential element (\u_statesh/bit_shifter[1].bits_reg[1][2] ) is unused and will be removed from module jt51_envelope.
WARNING: [Synth 8-3332] Sequential element (\u_statesh/bit_shifter[0].bits_reg[0][2] ) is unused and will be removed from module jt51_envelope.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[489] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[488] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[487] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[475] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[474] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[473] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[461] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[460] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[459] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[447] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[446] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[445] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[433] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[432] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[431] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[419] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[418] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[417] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[405] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[404] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[403] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[391] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[390] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (\mod_reg[389] ) is unused and will be removed from module jt51_op.
WARNING: [Synth 8-3332] Sequential element (ct1_reg) is unused and will be removed from module jt51_mmr.
WARNING: [Synth 8-3332] Sequential element (ct2_reg) is unused and will be removed from module jt51_mmr.
WARNING: [Synth 8-3332] Sequential element (enable_irq_A_reg) is unused and will be removed from module jt51_mmr.
WARNING: [Synth 8-3332] Sequential element (enable_irq_B_reg) is unused and will be removed from module jt51_mmr.
WARNING: [Synth 8-3332] Sequential element (\jt/data_cnt_reg[8] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\jt/data_cnt_reg_rep[8] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\jt/next_reg[3] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\jt/next_reg[2] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\jt/state_reg[3] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\jt/sync_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\jt/cs_n_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_doing_read_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/sample_clk_48k_d1_48_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/sample_clk_48k_d2_48_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/sample_clk_48k_d3_48_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/sample_clk_48k_d4_100_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/sample_clk_48k_d5_100_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/sample_clk_48k_d6_100_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/new_sample_100_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[126] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[125] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[124] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[123] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[122] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[121] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[120] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[119] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[118] ) is unused and will be removed from module chip_interface.
WARNING: [Synth 8-3332] Sequential element (\at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[117] ) is unused and will be removed from module chip_interface.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8796 ; free virtual = 20977
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8796 ; free virtual = 20977

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8796 ; free virtual = 20977
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8789 ; free virtual = 20970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1482.824 ; gain = 573.512 ; free physical = 8789 ; free virtual = 20970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \jt/uut/u_pg/phinc_addr_III_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \jt/uut/u_op/phase_addr_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \jt/uut/u_mmr/u_reg/reg_op_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1492.645 ; gain = 583.332 ; free physical = 8747 ; free virtual = 20927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \audHelp/BUFG_inst :O [/afs/ece.cmu.edu/usr/dww/Private/18-545/project/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:15]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1492.645 ; gain = 583.332 ; free physical = 8747 ; free virtual = 20927
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1492.645 ; gain = 583.332 ; free physical = 8747 ; free virtual = 20927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1492.645 ; gain = 583.332 ; free physical = 8747 ; free virtual = 20927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1492.645 ; gain = 583.332 ; free physical = 8747 ; free virtual = 20927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1492.645 ; gain = 583.332 ; free physical = 8747 ; free virtual = 20927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+---------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|chip_interface | jt/uut/u_pg/dt1_V_reg[2]                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_interface | jt/uut/u_pg/u_mulsh/bit_shifter[0].bits_reg[0][4]                    | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|chip_interface | jt/uut/u_pg/u_phsh/bit_shifter[0].bits_reg[0][31]                    | 31     | 20    | NO           | NO                 | YES               | 0      | 20      | 
|chip_interface | jt/uut/u_eg/u_aroffsh/bit_shifter[0].bits_reg[0][2]                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_interface | jt/uut/u_eg/u_statesh/bit_shifter[0].bits_reg[0][30]                 | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|chip_interface | jt/uut/u_eg/u_egsh/bit_shifter[0].bits_reg[0][26]                    | 27     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|chip_interface | jt/uut/u_eg/eg_out_VI_reg[9]                                         | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|chip_interface | jt/uut/u_eg/u_cntsh/bit_shifter[0].bits_reg[0][31]                   | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|chip_interface | jt/uut/u_eg/u_tlsh/bit_shifter[0].bits_reg[0][5]                     | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|chip_interface | jt/uut/u_op/sign_reg[3]                                              | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|chip_interface | jt/uut/u_op/mod_reg[486]                                             | 8      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|chip_interface | jt/uut/u_op/mod_reg[377]                                             | 26     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|chip_interface | jt/uut/u_op/mod_reg[150]                                             | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|chip_interface | jt/uut/u_op/u_con1sh/bit_shifter[5].bits_reg[5][6]                   | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|chip_interface | jt/uut/u_op/u_mod7sh/shifter[0].u_sh1/shift_reg[0]                   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|chip_interface | jt/uut/u_op/u_con7sh/bit_shifter[0].bits_reg[0][5]                   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|chip_interface | jt/uut/u_acc/u_zerosh/bit_shifter[0].bits_reg[0][21]                 | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_interface | jt/uut/u_acc/u_rlsh/bit_shifter[0].bits_reg[0][13]                   | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|chip_interface | jt/uut/u_noise/u_zerosh/bit_shifter[0].bits_reg[0][4]                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_interface | jt/uut/u_eg/keyon_VI_reg                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_interface | jt/uut/u_noise/u_op31sh/bit_shifter[0].bits_reg[0][6]                | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_interface | at/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|chip_interface | jt/uut/u_lfo/amnoise[1].u_noise_am/bb_reg[14]                        | 13     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|chip_interface | jt/uut/u_lfo/amnoise[2].u_noise_am/bb_reg[14]                        | 12     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|chip_interface | jt/uut/u_lfo/amnoise[3].u_noise_am/bb_reg[14]                        | 11     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|chip_interface | jt/uut/u_lfo/amnoise[4].u_noise_am/bb_reg[14]                        | 10     | 2     | YES          | NO                 | NO                | 2      | 0       | 
|chip_interface | jt/uut/u_lfo/amnoise[6].u_noise_am/bb_reg[14]                        | 9      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|chip_interface | jt/uut/u_lfo/pmnoise[6].u_noise_pm/bb_reg[14]                        | 7      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|chip_interface | jt/uut/u_lfo/pmnoise[0].u_noise_pm/bb_reg[14]                        | 9      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|chip_interface | jt/uut/u_lfo/pmnoise[3].u_noise_pm/bb_reg[14]                        | 8      | 3     | YES          | NO                 | NO                | 3      | 0       | 
|chip_interface | jt/uut/u_lfo/pmnoise[3].u_noise_pm/bb_reg[5]                         | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|chip_interface | jt/uut/u_lfo/pmnoise[5].u_noise_pm/bb_reg[6]                         | 5      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|chip_interface | jt/uut/u_noise/noise_lfsr[0].u_lfsr/bb_reg[13]                       | 14     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|chip_interface | jt/uut/u_noise/noise_lfsr[1].u_lfsr/bb_reg[13]                       | 7      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|chip_interface | jt/uut/u_noise/noise_lfsr[2].u_lfsr/bb_reg[13]                       | 4      | 6     | YES          | NO                 | NO                | 6      | 0       | 
|chip_interface | jt/uut/u_noise/noise_lfsr[1].u_lfsr/bb_reg[6]                        | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|chip_interface | jt/uut/u_noise/noise_lfsr[9].u_lfsr/bb_reg[5]                        | 5      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+---------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     7|
|2     |CARRY4     |   149|
|3     |LUT1       |   157|
|4     |LUT2       |   307|
|5     |LUT3       |   196|
|6     |LUT4       |   383|
|7     |LUT5       |   309|
|8     |LUT6       |   663|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    13|
|11    |RAM32M     |     5|
|12    |RAMB18E1   |     1|
|13    |RAMB18E1_1 |     1|
|14    |RAMB18E1_3 |     1|
|15    |RAMB18E1_4 |     1|
|16    |RAMB36E1   |     1|
|17    |SRL16E     |   132|
|18    |SRLC32E    |    36|
|19    |FDCE       |    28|
|20    |FDPE       |     3|
|21    |FDRE       |  1336|
|22    |FDSE       |   150|
|23    |IBUF       |    12|
|24    |IBUFG      |     1|
|25    |IOBUF      |     1|
|26    |OBUF       |    27|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |  3921|
|2     |  at                                     |audio_top                       |   345|
|3     |    Inst_adau1761_izedboard              |adau1761_izedboard              |   279|
|4     |      Inst_i2c                           |i2c                             |   211|
|5     |        Inst_adau1761_configuraiton_data |adau1761_configuraiton_data     |    34|
|6     |        Inst_i3c2                        |i3c2                            |   177|
|7     |      Inst_i2s_data_interface            |i2s_data_interface              |    65|
|8     |      i_ADAU1761_interface               |ADAU1761_interface              |     2|
|9     |    i_clocking                           |clocking                        |     3|
|10    |  audHelp                                |audio_helper                    |     1|
|11    |  jt                                     |jt51_top                        |  3070|
|12    |    uut                                  |jt51                            |  2947|
|13    |      timers                             |jt51_timers                     |    97|
|14    |        timer_A                          |jt51_timer                      |    44|
|15    |        timer_B                          |jt51_timer__parameterized0      |    53|
|16    |      u_acc                              |jt51_acc                        |   180|
|17    |        u_left                           |jt51_sum_op                     |    77|
|18    |        u_right                          |jt51_sum_op_13                  |    77|
|19    |        u_rlsh                           |jt51_sh__parameterized12        |     6|
|20    |        u_zerosh                         |jt51_sh__parameterized13        |    20|
|21    |      u_eg                               |jt51_envelope                   |   401|
|22    |        u_aroffsh                        |jt51_sh__parameterized2         |     4|
|23    |        u_cntsh                          |jt51_sh__parameterized6         |     3|
|24    |        u_egsh                           |jt51_sh__parameterized5         |    27|
|25    |        u_kssh                           |jt51_sh__parameterized3         |    10|
|26    |        u_statesh                        |jt51_sh__parameterized7         |    21|
|27    |        u_tlsh                           |jt51_sh__parameterized4         |    44|
|28    |      u_lfo                              |jt51_lfo                        |   456|
|29    |        \amnoise[0].u_noise_am           |jt51_lfo_lfsr                   |     8|
|30    |        \amnoise[1].u_noise_am           |jt51_lfo_lfsr__parameterized0   |    10|
|31    |        \amnoise[2].u_noise_am           |jt51_lfo_lfsr__parameterized1   |    11|
|32    |        \amnoise[3].u_noise_am           |jt51_lfo_lfsr__parameterized2   |    12|
|33    |        \amnoise[4].u_noise_am           |jt51_lfo_lfsr__parameterized3   |    13|
|34    |        \amnoise[5].u_noise_am           |jt51_lfo_lfsr__parameterized4   |    13|
|35    |        \amnoise[6].u_noise_am           |jt51_lfo_lfsr__parameterized5   |    15|
|36    |        \pmnoise[0].u_noise_pm           |jt51_lfo_lfsr__parameterized6   |    14|
|37    |        \pmnoise[1].u_noise_pm           |jt51_lfo_lfsr__parameterized7   |    14|
|38    |        \pmnoise[2].u_noise_pm           |jt51_lfo_lfsr__parameterized8   |    14|
|39    |        \pmnoise[3].u_noise_pm           |jt51_lfo_lfsr__parameterized9   |    14|
|40    |        \pmnoise[4].u_noise_pm           |jt51_lfo_lfsr__parameterized10  |    15|
|41    |        \pmnoise[5].u_noise_pm           |jt51_lfo_lfsr__parameterized11  |    13|
|42    |        \pmnoise[6].u_noise_pm           |jt51_lfo_lfsr__parameterized12  |    16|
|43    |        \pmnoise[7].u_noise_pm           |jt51_lfo_lfsr__parameterized13  |    16|
|44    |      u_mmr                              |jt51_mmr                        |   596|
|45    |        u_reg                            |jt51_reg                        |   326|
|46    |      u_noise                            |jt51_noise                      |   231|
|47    |        \noise_lfsr[0].u_lfsr            |jt51_noise_lfsr                 |    10|
|48    |        \noise_lfsr[1].u_lfsr            |jt51_noise_lfsr__parameterized0 |    12|
|49    |        \noise_lfsr[2].u_lfsr            |jt51_noise_lfsr__parameterized1 |    17|
|50    |        \noise_lfsr[3].u_lfsr            |jt51_noise_lfsr__parameterized2 |    19|
|51    |        \noise_lfsr[4].u_lfsr            |jt51_noise_lfsr__parameterized3 |    19|
|52    |        \noise_lfsr[5].u_lfsr            |jt51_noise_lfsr__parameterized4 |    15|
|53    |        \noise_lfsr[6].u_lfsr            |jt51_noise_lfsr__parameterized5 |    18|
|54    |        \noise_lfsr[7].u_lfsr            |jt51_noise_lfsr__parameterized6 |    17|
|55    |        \noise_lfsr[8].u_lfsr            |jt51_noise_lfsr__parameterized7 |    18|
|56    |        \noise_lfsr[9].u_lfsr            |jt51_noise_lfsr__parameterized8 |    17|
|57    |        u_op31sh                         |jt51_sh__parameterized11        |    12|
|58    |        u_zerosh                         |jt51_sh__parameterized10        |     5|
|59    |      u_op                               |jt51_op                         |   485|
|60    |        u_con1sh                         |jt51_sh__parameterized8         |   111|
|61    |        u_con7sh                         |jt51_sh__parameterized9         |    24|
|62    |        u_mod7sh                         |jt51_sh2                        |    46|
|63    |          \shifter[0].u_sh1              |jt51_sh1                        |     3|
|64    |          \shifter[10].u_sh1             |jt51_sh1_0                      |     3|
|65    |          \shifter[11].u_sh1             |jt51_sh1_1                      |     3|
|66    |          \shifter[12].u_sh1             |jt51_sh1_2                      |     3|
|67    |          \shifter[13].u_sh1             |jt51_sh1_3                      |     3|
|68    |          \shifter[1].u_sh1              |jt51_sh1_4                      |     3|
|69    |          \shifter[2].u_sh1              |jt51_sh1_5                      |     3|
|70    |          \shifter[3].u_sh1              |jt51_sh1_6                      |     7|
|71    |          \shifter[4].u_sh1              |jt51_sh1_7                      |     3|
|72    |          \shifter[5].u_sh1              |jt51_sh1_8                      |     3|
|73    |          \shifter[6].u_sh1              |jt51_sh1_9                      |     3|
|74    |          \shifter[7].u_sh1              |jt51_sh1_10                     |     3|
|75    |          \shifter[8].u_sh1              |jt51_sh1_11                     |     3|
|76    |          \shifter[9].u_sh1              |jt51_sh1_12                     |     3|
|77    |      u_pg                               |jt51_phasegen                   |   465|
|78    |        u_kosh                           |jt51_sh__parameterized1         |    26|
|79    |        u_mulsh                          |jt51_sh                         |   107|
|80    |        u_phsh                           |jt51_sh__parameterized0         |    85|
|81    |  tbt                                    |trackball_top                   |   408|
|82    |    VGA                                  |vga                             |    90|
|83    |      HS_counter                         |counter                         |    49|
|84    |      VS_counter                         |counter__parameterized0         |    41|
|85    |    leta                                 |LETA_REP                        |   156|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1492.645 ; gain = 583.332 ; free physical = 8747 ; free virtual = 20927
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 351 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1492.645 ; gain = 108.109 ; free physical = 8747 ; free virtual = 20927
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1492.645 ; gain = 583.332 ; free physical = 8747 ; free virtual = 20927
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. at/i_clocking/clkin1_buf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
298 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1524.660 ; gain = 506.828 ; free physical = 8746 ; free virtual = 20927
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1556.680 ; gain = 0.000 ; free physical = 8745 ; free virtual = 20927
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 18:06:58 2016...
