Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Dec 21 01:56:42 2016
| Host         : LAPTOP-8GF0SKKK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file timer_control_sets_placed.rpt
| Design       : timer
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              72 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               6 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------+------------------+------------------+----------------+
|   Clock Signal  |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+-----------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG  | resetBtn/p_0_in | btnC_IBUF        |                1 |              2 |
|  minuteTenthSig |                 | resetBtn/AR[0]   |                1 |              4 |
|  minuteTenthSig | dispD31         | resetBtn/AR[0]   |                2 |              4 |
|  tenthSig       |                 | resetBtn/AR[0]   |                1 |              5 |
|  secSig_reg_n_0 |                 | resetBtn/AR[0]   |                2 |              5 |
|  minuteOneSig   |                 | resetBtn/AR[0]   |                1 |              5 |
|  clk_IBUF_BUFG  |                 | resetBtn/AR[0]   |               18 |             53 |
+-----------------+-----------------+------------------+------------------+----------------+


