#---------------------------------------------------------
# Our first Optimization 'compile' is intended to      
# produce a design that will meet hold-time            
# under worst-case conditions:                         
#    - slowest process corner                        
#    - highest operating temperature and lowest Vcc  
#    - expected worst case clock skew                
#---------------------------------------------------------
#---------------------------------------------------------
# Set the current design to the top level instance name 
# to make sure that you are working on the right design
# at the time of constraint setting and compilation
#---------------------------------------------------------
##################################################
# Revision History: 01/27/2010, by Chanyoun Won
#                   01/19/2011, by Won Ha Choi
#                   01/21/2011, by Zhuo Yan
##################################################
current_design $modname
Current design is 'MyDesign'.
#---------------------------------------------------------
# Set the synthetic library variable to enable use of 
# desigware blocks
#---------------------------------------------------------
set synthetic_library [list dw_foundation.sldb]
#---------------------------------------------------------
# Specify the worst case (slowest) libraries and       
# slowest temperature/Vcc conditions                   
# This would involve setting up the slow library as the 
# target and setting the link library to the conctenation
# of the target and the synthetic library
#---------------------------------------------------------
set target_library NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db
set link_library   [concat  $target_library $synthetic_library]
#---------------------------------------------------------
# Specify a 5000ps clock period with 50% duty cycle     
# and a skew of 50ps                                 
#---------------------------------------------------------
#set CLK_PER  5
set CLK_SKEW 0.05
create_clock -name $clkname -period $CLK_PER -waveform "0 [expr $CLK_PER / 2]" $clkname
set_clock_uncertainty $CLK_SKEW $clkname
#---------------------------------------------------------
# Now set up the 'CONSTRAINTS' on the design:          
# 1.  How much of the clock period is lost in the      
#     modules connected to it                          
# 2.  What type of cells are driving the inputs        
# 3.  What type of cells and how many (fanout) must it 
#     be able to drive                                 
#---------------------------------------------------------
# Following parameters have been modified based on Nangate 45nm library (slow conditional):
# DFF_CKQ, IP_DELAY, DFF_SETUP, OP_DELAY, WIRE_LOAD_EST
# These values are based on simulation. Credited to: Christopher Mineo
#---------------------------------------------------------
# ASSUME being driven by a slowest D-flip-flop         
# The DFF cell has a clock-Q delay of 638 ps          
# EX: 50um M3 has R of 178.57 Ohms and C of 12.5585fF. 0.69RC = 1.55ps, and wire load
# of 50um M3 is 13fF. Therefore, roughly 20ps wire delay is assumed.                
# NOTE: THESE ARE INITIAL ASSUMPTIONS ONLY             
#---------------------------------------------------------
#
set DFF_CKQ 0.638
set IP_DELAY [expr 0.02 + $DFF_CKQ]
set_input_delay $IP_DELAY -clock $clkname [remove_from_collection [all_inputs] $clkname]
#---------------------------------------------------------
# ASSUME this module is driving a D-flip-flip          
# The DFF cell has a set-up time of 546 ps             
# Same wire delay as mentioned above           
# NOTE: THESE ARE INITIAL ASSUMPTIONS ONLY             
#---------------------------------------------------------
set DFF_SETUP 0.546
set OP_DELAY [expr 0.02 + $DFF_SETUP]
set_output_delay $OP_DELAY -clock $clkname [all_outputs]
#---------------------------------------------------------  
# ASSUME being driven by a D-flip-flop                 
#---------------------------------------------------------
set DR_CELL_NAME DFFR_X1
set DR_CELL_PIN  Q
set_driving_cell -lib_cell "$DR_CELL_NAME" -pin "$DR_CELL_PIN" [remove_from_collection [all_inputs] $clkname]
Warning: Design rule attributes from the driving cell will be set on the port 'reset_n'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'dut_valid'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'sram_read_data[0]'. (UID-401)
#---------------------------------------------------------
# ASSUME the worst case output load is                 
# 4 D-flip-flop (D-inputs) and                         
# 0.013 units of wiring capacitance                     
#---------------------------------------------------------
set PORT_LOAD_CELL  NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm/DFFR_X1/D
set WIRE_LOAD_EST   0.013
set FANOUT          4
set PORT_LOAD [expr $WIRE_LOAD_EST + $FANOUT * [load_of $PORT_LOAD_CELL]]
set_load $PORT_LOAD [all_outputs]
#---------------------------------------------------------
# Now set the GOALS for the compile                    
# In most cases you want minimum area, so set the      
# goal for maximum area to be 0                        
#---------------------------------------------------------
set_max_area 0
#---------------------------------------------------------
# This command prevents feedthroughs from input to output and avoids assign statements                 
#--------------------------------------------------------- 
set_fix_multiple_port_nets -all -buffer_constants [get_designs]
#------------------------------------------------------
# For logic reduction, I want to make one flat design    
#                                                      
#------------------------------------------------------
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
#---------------------------------------------------------
# check the design before optimization  
#---------------------------------------------------------
#---------------------------------------------------------
# check_design checks for consistency of design and issues
# warnings and errors. An error would imply the design is 
# not compilable. See > man check_design for more information.
#---------------------------------------------------------
check_design
 
****************************************
check_design summary:
Version:     T-2022.03-SP4
Date:        Mon Oct 16 09:21:04 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Shorted outputs (LINT-31)                                      16

Cells                                                               2
    Cells do not drive (LINT-1)                                     2

Nets                                                                8
    Unloaded nets (LINT-2)                                          8
--------------------------------------------------------------------------------

Warning: In design 'MyDesign', cell 'C381' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'C400' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', net 'status[0]' driven by pin 'fp_add_mod/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status[1]' driven by pin 'fp_add_mod/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status[2]' driven by pin 'fp_add_mod/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status[3]' driven by pin 'fp_add_mod/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status[4]' driven by pin 'fp_add_mod/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status[5]' driven by pin 'fp_add_mod/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status[6]' driven by pin 'fp_add_mod/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status[7]' driven by pin 'fp_add_mod/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', output port 'sram_write_address[15]' is connected directly to output port 'sram_read_address[15]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[14]' is connected directly to output port 'sram_read_address[14]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[13]' is connected directly to output port 'sram_read_address[13]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[12]' is connected directly to output port 'sram_read_address[12]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[11]' is connected directly to output port 'sram_read_address[11]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[10]' is connected directly to output port 'sram_read_address[10]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[9]' is connected directly to output port 'sram_read_address[9]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[8]' is connected directly to output port 'sram_read_address[8]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[7]' is connected directly to output port 'sram_read_address[7]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[6]' is connected directly to output port 'sram_read_address[6]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[5]' is connected directly to output port 'sram_read_address[5]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[4]' is connected directly to output port 'sram_read_address[4]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[3]' is connected directly to output port 'sram_read_address[3]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[2]' is connected directly to output port 'sram_read_address[2]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[1]' is connected directly to output port 'sram_read_address[1]'. (LINT-31)
Warning: In design 'MyDesign', output port 'sram_write_address[0]' is connected directly to output port 'sram_read_address[0]'. (LINT-31)
#---------------------------------------------------------
# link performs check for presence of the design components 
# instantiated within the design. It makes sure that all the 
# components (either library unit or other designs within the
# heirarchy) are present in the search path and connects all 
# of the disparate components logically to the present design
#---------------------------------------------------------
link 

  Linking design 'MyDesign'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm (library)
                              /mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db
  dw_foundation.sldb (library)
                              /mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb

1
