# ğŸ§© ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨2.5D/3Då®Ÿè£…ã®åŸºç¤

---

## ğŸ“ ã¯ã˜ã‚ã«

ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆï¼ˆChipletï¼‰ã¨ã¯ã€SoCã‚’ä¸€æšã®å¤§è¦æ¨¡ãƒ€ã‚¤ã¨ã—ã¦è£½é€ ã™ã‚‹ã®ã§ã¯ãªãã€**æ©Ÿèƒ½ã”ã¨ã«åˆ†å‰²ã—ãŸå°ã•ãªãƒ€ã‚¤ï¼ˆIPãƒ–ãƒ­ãƒƒã‚¯ï¼‰ã‚’ã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ä¸Šã§æ¥ç¶šã™ã‚‹æ‰‹æ³•**ã§ã™ã€‚ã“ã‚Œã«ã‚ˆã‚Šã€æ­©ç•™ã¾ã‚Šæ”¹å–„ã€ã‚³ã‚¹ãƒˆæœ€é©åŒ–ã€å†åˆ©ç”¨æ€§ã®å‘ä¸ŠãŒå›³ã‚Œã¾ã™ã€‚

---

## ğŸ§± ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆåŒ–ã®èƒŒæ™¯

- **å¾®ç´°åŒ–ã‚³ã‚¹ãƒˆã®å¢—å¤§**  
  æœ€å…ˆç«¯ãƒãƒ¼ãƒ‰ã§å¤§è¦æ¨¡SoCã‚’ä½œã‚‹ã¨æ­©ç•™ã¾ã‚ŠãŒæ‚ªåŒ–ã—ã€ã‚³ã‚¹ãƒˆãŒæ€¥ä¸Šæ˜‡ã—ã¾ã™ã€‚
  
- **IPã®å†åˆ©ç”¨ãƒ»åˆ†å‰²çµ±æ²»è¨­è¨ˆ**  
  ã‚¢ãƒŠãƒ­ã‚°/RF/IOãªã©ã‚’åˆ¥ãƒ€ã‚¤ã«åˆ†ã‘ã¦å†åˆ©ç”¨ã€‚è¨­è¨ˆã®ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«åŒ–ãŒå¯èƒ½ã«ãªã‚Šã¾ã™ã€‚

- **ç•°ç¨®çµ±åˆï¼ˆHeterogeneous Integrationï¼‰**  
  åŒä¸€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å†…ã«ã€ãƒ­ã‚¸ãƒƒã‚¯ã€ãƒ¡ãƒ¢ãƒªã€RFã€å…‰I/Oã€ã‚»ãƒ³ã‚µãªã©ã‚’ç•°ãªã‚‹æŠ€è¡“ãƒãƒ¼ãƒ‰ã§é›†ç©å¯èƒ½ã€‚

---

## ğŸ“ å®Ÿè£…æ–¹å¼ã®ç¨®é¡

| æ‰‹æ³•      | æ¦‚è¦ | ä»£è¡¨ä¾‹ |
|-----------|------|--------|
| **2.5D**  | ã‚·ãƒªã‚³ãƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ä¸Šã«è¤‡æ•°ãƒãƒƒãƒ—ã‚’é…ç½®ã€‚ä¸­ç¶™é…ç·šã‚ã‚Š | Xilinx Virtex UltraScale+, TSMC CoWoS |
| **3D IC** | ãƒãƒƒãƒ—ã‚’**ç¸¦ã«ç©å±¤**ã€‚TSVãªã©ã‚’ç”¨ã„ã¦å‚ç›´æ¥ç¶š | Intel Foveros, Samsung ePop |
| **Fan-Out** | é…ç·šå±¤ã‚’æ‹¡å¼µã—ã€ãƒãƒƒãƒ—é–“ã‚’**RDLï¼ˆå†é…ç·šå±¤ï¼‰**ã§æ¥ç¶š | TSMC InFO, ASE FOCoS |

---

## ğŸ§° æ¥ç¶šæŠ€è¡“ã®ä¾‹

- **TSVï¼ˆThrough Silicon Viaï¼‰**  
  ãƒãƒƒãƒ—è²«é€šå‹ãƒ“ã‚¢ã€‚3Dç©å±¤æ¥ç¶šã«ä¸å¯æ¬ ã€‚
  
- **ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ï¼ˆSilicon/GaAs/RDLï¼‰**  
  ä¸­ç¶™åŸºæ¿ã€‚é«˜å¯†åº¦é…ç·šãŒå¯èƒ½ã§ã€2.5Då®Ÿè£…ã«ç”¨ã„ã‚‰ã‚Œã‚‹ã€‚
  
- **ãƒã‚¤ã‚¯ãƒ­ãƒãƒ³ãƒ— / Hybrid Bonding**  
  æ¥µå°ãƒ”ãƒƒãƒã§ã®ä½æŠµæŠ—ãƒ»ä½å¯„ç”Ÿå®¹é‡æ¥ç¶šã€‚

---

## ğŸ¢ å®Ÿä¾‹ç´¹ä»‹ï¼ˆä»£è¡¨çš„ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆè£½å“ï¼‰

| ãƒ¡ãƒ¼ã‚«ãƒ¼ | ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ  | ç‰¹å¾´ |
|----------|------------------|------|
| AMD      | Infinity Fabric + Chiplet | CPU/IOåˆ†é›¢æ§‹é€ ï¼ˆRyzen/EPYCï¼‰ |
| Intel    | Foveros + EMIB           | 3Dç©å±¤+ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶èåˆæŠ€è¡“ |
| Apple    | Mã‚·ãƒªãƒ¼ã‚ºï¼ˆM1ã€œï¼‰        | ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã¯åˆ¥è·¯ç·šã®å¤§è¦æ¨¡ãƒ¢ãƒãƒªã‚·ãƒƒã‚¯è¨­è¨ˆã‚‚å‚è€ƒã«æ¯”è¼ƒ |

---

## âš ï¸ è¨­è¨ˆä¸Šã®èª²é¡Œ

- **ã‚¤ãƒ³ã‚¿ãƒ¼ã‚³ãƒã‚¯ãƒˆä»•æ§˜ã®éäº’æ›**  
  å„ç¤¾ãŒç‹¬è‡ªæ–¹å¼ã‚’æ¡ç”¨ã—ã€IPã®å†åˆ©ç”¨æ€§ã‚„ä»–ç¤¾ã¨ã®é€£æºã«åˆ¶é™ãŒã‚ã‚‹ã€‚

- **ç†±ãƒ»å¿œåŠ›è¨­è¨ˆã®è¤‡é›‘åŒ–**  
  ç•°ç¨®ææ–™ãƒ»ç•°ãªã‚‹æ¶ˆè²»é›»åŠ›ãƒ»ç©å±¤æ§‹é€ ã«ã‚ˆã‚Šã€æ¸©åº¦åˆ†å¸ƒã‚„åã‚Šã®åˆ¶å¾¡ãŒå›°é›£ã«ãªã‚‹ã€‚

- **ãƒ†ã‚¹ãƒˆå·¥ç¨‹ã®ç…©é›‘åŒ–**  
  è¤‡æ•°ãƒ€ã‚¤ã®æ¥ç¶šæ€§ãƒ»æ­©ç•™ã¾ã‚Šã®å€‹åˆ¥è©•ä¾¡ãŒå¿…è¦ã€‚

---

## ğŸ”— é–¢é€£æŠ€è¡“ã¨è¦æ ¼åŒ–å‹•å‘

- [UCleTï¼ˆUniversal Chiplet Interconnectï¼‰](./uclet_intro.md)  
  ç•°ãƒ™ãƒ³ãƒ€ãƒ¼ãƒãƒƒãƒ—é–“ã®ç›¸äº’æ¥ç¶šæ¨™æº–è¦æ ¼

- BoWï¼ˆBunch of Wiresï¼‰ by CHIPS Alliance  
  ã‚·ãƒ³ãƒ—ãƒ«ãªç‰©ç†å±¤ãƒ™ãƒ¼ã‚¹æ¥ç¶šã®æ¨™æº–åŒ–

- UCIeï¼ˆUniversal Chiplet Interconnect Expressï¼‰  
  PCIeä¸–ä»£äº’æ›ã®é«˜å¸¯åŸŸãƒãƒƒãƒ—é–“æ¥ç¶šæ¨™æº–

---

## ğŸ“· ä¾‹å›³ï¼ˆå›³æŒ¿å…¥ä½ç½®ï¼‰

> â€»ç”»åƒãƒ•ã‚¡ã‚¤ãƒ«ã¯ `./images/chiplet_interposer_example.png` ã«æ ¼ç´ã—ã¦ãã ã•ã„

```text
[ã‚¤ãƒ¡ãƒ¼ã‚¸å›³ä¾‹]ï¼š
+--------------------------+
|      Package Substrate   |
|  +---------+  +--------+ |
|  | Chiplet |  | Chiplet| |
|  +---------+  +--------+ |
|         â†‘    â†‘          |
|     Microbump / TSV     |
|         â†“    â†“          |
|     Interposer Layer    |
+--------------------------+
