{
    "code": "module TopModule (\n    input wire d,\n    input wire ena,\n    output reg q\n);\n\n    // Initial state\n    initial begin\n        q = 1'b0;\n    end\n\n    // D latch behavior\n    always @(*) begin\n        if (ena) begin\n            q = d;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}