$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Sun May 25 20:34:58 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Part3_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # Clock $end
$var reg 1 $ data_in $end
$var reg 1 % decoder_enabler $end
$var reg 1 & Reset $end
$var wire 1 ' R_last_four [0] $end
$var wire 1 ( R_last_four [1] $end
$var wire 1 ) R_last_four [2] $end
$var wire 1 * R_last_four [3] $end
$var wire 1 + R_last_four [4] $end
$var wire 1 , R_last_four [5] $end
$var wire 1 - R_last_four [6] $end
$var wire 1 . student_id_leds [0] $end
$var wire 1 / student_id_leds [1] $end
$var wire 1 0 student_id_leds [2] $end
$var wire 1 1 student_id_leds [3] $end
$var wire 1 2 student_id_leds [4] $end
$var wire 1 3 student_id_leds [5] $end
$var wire 1 4 student_id_leds [6] $end
$var wire 1 5 Student_Num [3] $end
$var wire 1 6 Student_Num [2] $end
$var wire 1 7 Student_Num [1] $end
$var wire 1 8 Student_Num [0] $end
$var wire 1 9 sampler $end
$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ Clock~combout $end
$var wire 1 A Clock~clkctrl_outclk $end
$var wire 1 B inst3|yfsm.s5~feeder_combout $end
$var wire 1 C Reset~combout $end
$var wire 1 D Reset~clkctrl_outclk $end
$var wire 1 E data_in~combout $end
$var wire 1 F inst3|yfsm.s5~regout $end
$var wire 1 G inst3|yfsm.s6~regout $end
$var wire 1 H inst3|yfsm.s7~feeder_combout $end
$var wire 1 I inst3|yfsm.s7~regout $end
$var wire 1 J inst3|yfsm.s0~0_combout $end
$var wire 1 K inst3|yfsm.s0~regout $end
$var wire 1 L inst3|yfsm.s1~0_combout $end
$var wire 1 M inst3|yfsm.s1~regout $end
$var wire 1 N inst3|yfsm.s2~feeder_combout $end
$var wire 1 O inst3|yfsm.s2~regout $end
$var wire 1 P inst3|yfsm.s3~feeder_combout $end
$var wire 1 Q inst3|yfsm.s3~regout $end
$var wire 1 R inst3|yfsm.s4~feeder_combout $end
$var wire 1 S inst3|yfsm.s4~regout $end
$var wire 1 T inst5|Mux4~0_combout $end
$var wire 1 U inst5|Mux0~0_combout $end
$var wire 1 V inst5|Mux2~0_combout $end
$var wire 1 W inst5|Mux3~0_combout $end
$var wire 1 X inst5|Mux5~0_combout $end
$var wire 1 Y inst5|Mux6~0_combout $end
$var wire 1 Z inst5|Mux6~1_combout $end
$var wire 1 [ inst15|Result [2] $end
$var wire 1 \ inst15|Result [1] $end
$var wire 1 ] inst15|Result [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100111 !
b0 "
0#
0$
1%
1&
1-
1,
0+
1*
1)
1(
0'
14
03
02
01
00
0/
0.
08
07
06
05
x9
0:
1;
x<
1=
1>
1?
0@
0A
0B
1C
1D
0E
0F
0G
0H
0I
1J
0K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
1V
0W
0X
1Y
1Z
0]
z\
z[
$end
#30000
1$
0&
1E
0C
0D
09
#40000
1#
1@
1A
19
1M
1K
1X
1W
0U
1T
1N
0L
13
11
18
12
1.
#80000
0#
0@
0A
09
#120000
1#
1@
1A
19
1]
1O
0M
0Z
0Y
0W
0V
1U
1P
0T
0N
0(
0)
04
01
08
02
17
10
0.
#160000
0#
0@
0A
09
#200000
1#
1@
1A
19
0]
1Q
0O
1R
0X
1V
0P
16
1/
1(
1)
03
00
#240000
0#
0@
0A
09
#280000
1#
1@
1A
19
1S
0Q
1X
1T
1B
0R
06
0/
13
18
12
#320000
0#
0@
0A
09
#360000
1#
1@
1A
19
1]
0S
1F
1Z
0X
1W
0B
15
0(
0)
03
11
07
#400000
0#
0@
0A
09
#440000
1#
1@
1A
19
1G
0F
1H
1Y
0W
0T
05
14
01
08
02
#480000
0#
0@
0A
09
#520000
1#
1@
1A
19
0]
1I
0G
0J
0H
1(
1)
#560000
0#
0@
0A
09
#600000
1#
1@
1A
19
0K
0I
1L
1J
#640000
0#
0@
0A
09
#680000
1#
1@
1A
19
1M
1K
1X
1W
0U
1T
1N
0L
13
11
18
12
1.
#720000
0#
0@
0A
09
#760000
1#
1@
1A
19
1]
1O
0M
0Z
0Y
0W
0V
1U
1P
0T
0N
0(
0)
04
01
08
02
17
10
0.
#800000
0#
0@
0A
09
#840000
1#
1@
1A
19
0]
1Q
0O
1R
0X
1V
0P
16
1/
1(
1)
03
00
#880000
0#
0@
0A
09
#920000
1#
1@
1A
19
1S
0Q
1X
1T
1B
0R
06
0/
13
18
12
#960000
0#
0@
0A
09
#1000000
