/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CLK */
#define CLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define CLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define CLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define CLK__CFG2_SRC_SEL_MASK 0x07u
#define CLK__INDEX 0x02u
#define CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK__PM_ACT_MSK 0x04u
#define CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK__PM_STBY_MSK 0x04u

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IML */
#define IML__0__INTTYPE CYREG_PICU12_INTTYPE3
#define IML__0__MASK 0x08u
#define IML__0__PC CYREG_PRT12_PC3
#define IML__0__PORT 12u
#define IML__0__SHIFT 3u
#define IML__1__INTTYPE CYREG_PICU12_INTTYPE4
#define IML__1__MASK 0x10u
#define IML__1__PC CYREG_PRT12_PC4
#define IML__1__PORT 12u
#define IML__1__SHIFT 4u
#define IML__AG CYREG_PRT12_AG
#define IML__BIE CYREG_PRT12_BIE
#define IML__BIT_MASK CYREG_PRT12_BIT_MASK
#define IML__BYP CYREG_PRT12_BYP
#define IML__DM0 CYREG_PRT12_DM0
#define IML__DM1 CYREG_PRT12_DM1
#define IML__DM2 CYREG_PRT12_DM2
#define IML__DR CYREG_PRT12_DR
#define IML__INP_DIS CYREG_PRT12_INP_DIS
#define IML__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IML__MASK 0x18u
#define IML__PORT 12u
#define IML__PRT CYREG_PRT12_PRT
#define IML__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IML__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IML__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IML__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IML__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IML__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IML__PS CYREG_PRT12_PS
#define IML__SHIFT 3u
#define IML__SIO_CFG CYREG_PRT12_SIO_CFG
#define IML__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IML__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IML__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IML__SLW CYREG_PRT12_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SCL__0__MASK 0x20u
#define SCL__0__PC CYREG_PRT12_PC5
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 5u
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x20u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 5u
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE6
#define SDA__0__MASK 0x40u
#define SDA__0__PC CYREG_PRT12_PC6
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 6u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x40u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 6u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* IMAD */
#define IMAD__0__INTTYPE CYREG_PICU2_INTTYPE6
#define IMAD__0__MASK 0x40u
#define IMAD__0__PC CYREG_PRT2_PC6
#define IMAD__0__PORT 2u
#define IMAD__0__SHIFT 6u
#define IMAD__1__INTTYPE CYREG_PICU2_INTTYPE7
#define IMAD__1__MASK 0x80u
#define IMAD__1__PC CYREG_PRT2_PC7
#define IMAD__1__PORT 2u
#define IMAD__1__SHIFT 7u
#define IMAD__AG CYREG_PRT2_AG
#define IMAD__AMUX CYREG_PRT2_AMUX
#define IMAD__BIE CYREG_PRT2_BIE
#define IMAD__BIT_MASK CYREG_PRT2_BIT_MASK
#define IMAD__BYP CYREG_PRT2_BYP
#define IMAD__CTL CYREG_PRT2_CTL
#define IMAD__DM0 CYREG_PRT2_DM0
#define IMAD__DM1 CYREG_PRT2_DM1
#define IMAD__DM2 CYREG_PRT2_DM2
#define IMAD__DR CYREG_PRT2_DR
#define IMAD__INP_DIS CYREG_PRT2_INP_DIS
#define IMAD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IMAD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IMAD__LCD_EN CYREG_PRT2_LCD_EN
#define IMAD__MASK 0xC0u
#define IMAD__PORT 2u
#define IMAD__PRT CYREG_PRT2_PRT
#define IMAD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IMAD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IMAD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IMAD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IMAD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IMAD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IMAD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IMAD__PS CYREG_PRT2_PS
#define IMAD__SHIFT 6u
#define IMAD__SLW CYREG_PRT2_SLW

/* IMAI */
#define IMAI__0__INTTYPE CYREG_PICU0_INTTYPE0
#define IMAI__0__MASK 0x01u
#define IMAI__0__PC CYREG_PRT0_PC0
#define IMAI__0__PORT 0u
#define IMAI__0__SHIFT 0u
#define IMAI__1__INTTYPE CYREG_PICU0_INTTYPE1
#define IMAI__1__MASK 0x02u
#define IMAI__1__PC CYREG_PRT0_PC1
#define IMAI__1__PORT 0u
#define IMAI__1__SHIFT 1u
#define IMAI__AG CYREG_PRT0_AG
#define IMAI__AMUX CYREG_PRT0_AMUX
#define IMAI__BIE CYREG_PRT0_BIE
#define IMAI__BIT_MASK CYREG_PRT0_BIT_MASK
#define IMAI__BYP CYREG_PRT0_BYP
#define IMAI__CTL CYREG_PRT0_CTL
#define IMAI__DM0 CYREG_PRT0_DM0
#define IMAI__DM1 CYREG_PRT0_DM1
#define IMAI__DM2 CYREG_PRT0_DM2
#define IMAI__DR CYREG_PRT0_DR
#define IMAI__INP_DIS CYREG_PRT0_INP_DIS
#define IMAI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IMAI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IMAI__LCD_EN CYREG_PRT0_LCD_EN
#define IMAI__MASK 0x03u
#define IMAI__PORT 0u
#define IMAI__PRT CYREG_PRT0_PRT
#define IMAI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IMAI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IMAI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IMAI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IMAI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IMAI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IMAI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IMAI__PS CYREG_PRT0_PS
#define IMAI__SHIFT 0u
#define IMAI__SLW CYREG_PRT0_SLW

/* IMAS */
#define IMAS__0__INTTYPE CYREG_PICU0_INTTYPE3
#define IMAS__0__MASK 0x08u
#define IMAS__0__PC CYREG_PRT0_PC3
#define IMAS__0__PORT 0u
#define IMAS__0__SHIFT 3u
#define IMAS__1__INTTYPE CYREG_PICU0_INTTYPE4
#define IMAS__1__MASK 0x10u
#define IMAS__1__PC CYREG_PRT0_PC4
#define IMAS__1__PORT 0u
#define IMAS__1__SHIFT 4u
#define IMAS__AG CYREG_PRT0_AG
#define IMAS__AMUX CYREG_PRT0_AMUX
#define IMAS__BIE CYREG_PRT0_BIE
#define IMAS__BIT_MASK CYREG_PRT0_BIT_MASK
#define IMAS__BYP CYREG_PRT0_BYP
#define IMAS__CTL CYREG_PRT0_CTL
#define IMAS__DM0 CYREG_PRT0_DM0
#define IMAS__DM1 CYREG_PRT0_DM1
#define IMAS__DM2 CYREG_PRT0_DM2
#define IMAS__DR CYREG_PRT0_DR
#define IMAS__INP_DIS CYREG_PRT0_INP_DIS
#define IMAS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IMAS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IMAS__LCD_EN CYREG_PRT0_LCD_EN
#define IMAS__MASK 0x18u
#define IMAS__PORT 0u
#define IMAS__PRT CYREG_PRT0_PRT
#define IMAS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IMAS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IMAS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IMAS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IMAS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IMAS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IMAS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IMAS__PS CYREG_PRT0_PS
#define IMAS__SHIFT 3u
#define IMAS__SLW CYREG_PRT0_SLW

/* IMPD */
#define IMPD__0__INTTYPE CYREG_PICU2_INTTYPE3
#define IMPD__0__MASK 0x08u
#define IMPD__0__PC CYREG_PRT2_PC3
#define IMPD__0__PORT 2u
#define IMPD__0__SHIFT 3u
#define IMPD__1__INTTYPE CYREG_PICU2_INTTYPE4
#define IMPD__1__MASK 0x10u
#define IMPD__1__PC CYREG_PRT2_PC4
#define IMPD__1__PORT 2u
#define IMPD__1__SHIFT 4u
#define IMPD__AG CYREG_PRT2_AG
#define IMPD__AMUX CYREG_PRT2_AMUX
#define IMPD__BIE CYREG_PRT2_BIE
#define IMPD__BIT_MASK CYREG_PRT2_BIT_MASK
#define IMPD__BYP CYREG_PRT2_BYP
#define IMPD__CTL CYREG_PRT2_CTL
#define IMPD__DM0 CYREG_PRT2_DM0
#define IMPD__DM1 CYREG_PRT2_DM1
#define IMPD__DM2 CYREG_PRT2_DM2
#define IMPD__DR CYREG_PRT2_DR
#define IMPD__INP_DIS CYREG_PRT2_INP_DIS
#define IMPD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IMPD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IMPD__LCD_EN CYREG_PRT2_LCD_EN
#define IMPD__MASK 0x18u
#define IMPD__PORT 2u
#define IMPD__PRT CYREG_PRT2_PRT
#define IMPD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IMPD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IMPD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IMPD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IMPD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IMPD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IMPD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IMPD__PS CYREG_PRT2_PS
#define IMPD__SHIFT 3u
#define IMPD__SLW CYREG_PRT2_SLW

/* IMPI */
#define IMPI__0__INTTYPE CYREG_PICU0_INTTYPE5
#define IMPI__0__MASK 0x20u
#define IMPI__0__PC CYREG_PRT0_PC5
#define IMPI__0__PORT 0u
#define IMPI__0__SHIFT 5u
#define IMPI__1__INTTYPE CYREG_PICU0_INTTYPE6
#define IMPI__1__MASK 0x40u
#define IMPI__1__PC CYREG_PRT0_PC6
#define IMPI__1__PORT 0u
#define IMPI__1__SHIFT 6u
#define IMPI__AG CYREG_PRT0_AG
#define IMPI__AMUX CYREG_PRT0_AMUX
#define IMPI__BIE CYREG_PRT0_BIE
#define IMPI__BIT_MASK CYREG_PRT0_BIT_MASK
#define IMPI__BYP CYREG_PRT0_BYP
#define IMPI__CTL CYREG_PRT0_CTL
#define IMPI__DM0 CYREG_PRT0_DM0
#define IMPI__DM1 CYREG_PRT0_DM1
#define IMPI__DM2 CYREG_PRT0_DM2
#define IMPI__DR CYREG_PRT0_DR
#define IMPI__INP_DIS CYREG_PRT0_INP_DIS
#define IMPI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IMPI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IMPI__LCD_EN CYREG_PRT0_LCD_EN
#define IMPI__MASK 0x60u
#define IMPI__PORT 0u
#define IMPI__PRT CYREG_PRT0_PRT
#define IMPI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IMPI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IMPI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IMPI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IMPI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IMPI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IMPI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IMPI__PS CYREG_PRT0_PS
#define IMPI__SHIFT 5u
#define IMPI__SLW CYREG_PRT0_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT3_PC0
#define Rx_1__0__PORT 3u
#define Rx_1__0__SHIFT 0u
#define Rx_1__AG CYREG_PRT3_AG
#define Rx_1__AMUX CYREG_PRT3_AMUX
#define Rx_1__BIE CYREG_PRT3_BIE
#define Rx_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_1__BYP CYREG_PRT3_BYP
#define Rx_1__CTL CYREG_PRT3_CTL
#define Rx_1__DM0 CYREG_PRT3_DM0
#define Rx_1__DM1 CYREG_PRT3_DM1
#define Rx_1__DM2 CYREG_PRT3_DM2
#define Rx_1__DR CYREG_PRT3_DR
#define Rx_1__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 3u
#define Rx_1__PRT CYREG_PRT3_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_1__PS CYREG_PRT3_PS
#define Rx_1__SHIFT 0u
#define Rx_1__SLW CYREG_PRT3_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT3_PC1
#define Tx_1__0__PORT 3u
#define Tx_1__0__SHIFT 1u
#define Tx_1__AG CYREG_PRT3_AG
#define Tx_1__AMUX CYREG_PRT3_AMUX
#define Tx_1__BIE CYREG_PRT3_BIE
#define Tx_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_1__BYP CYREG_PRT3_BYP
#define Tx_1__CTL CYREG_PRT3_CTL
#define Tx_1__DM0 CYREG_PRT3_DM0
#define Tx_1__DM1 CYREG_PRT3_DM1
#define Tx_1__DM2 CYREG_PRT3_DM2
#define Tx_1__DR CYREG_PRT3_DR
#define Tx_1__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 3u
#define Tx_1__PRT CYREG_PRT3_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_1__PS CYREG_PRT3_PS
#define Tx_1__SHIFT 1u
#define Tx_1__SLW CYREG_PRT3_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* INFRA */
#define INFRA__0__INTTYPE CYREG_PICU1_INTTYPE2
#define INFRA__0__MASK 0x04u
#define INFRA__0__PC CYREG_PRT1_PC2
#define INFRA__0__PORT 1u
#define INFRA__0__SHIFT 2u
#define INFRA__AG CYREG_PRT1_AG
#define INFRA__AMUX CYREG_PRT1_AMUX
#define INFRA__BIE CYREG_PRT1_BIE
#define INFRA__BIT_MASK CYREG_PRT1_BIT_MASK
#define INFRA__BYP CYREG_PRT1_BYP
#define INFRA__CTL CYREG_PRT1_CTL
#define INFRA__DM0 CYREG_PRT1_DM0
#define INFRA__DM1 CYREG_PRT1_DM1
#define INFRA__DM2 CYREG_PRT1_DM2
#define INFRA__DR CYREG_PRT1_DR
#define INFRA__INP_DIS CYREG_PRT1_INP_DIS
#define INFRA__INTSTAT CYREG_PICU1_INTSTAT
#define INFRA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define INFRA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define INFRA__LCD_EN CYREG_PRT1_LCD_EN
#define INFRA__MASK 0x04u
#define INFRA__PORT 1u
#define INFRA__PRT CYREG_PRT1_PRT
#define INFRA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define INFRA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define INFRA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define INFRA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define INFRA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define INFRA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define INFRA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define INFRA__PS CYREG_PRT1_PS
#define INFRA__SHIFT 2u
#define INFRA__SLW CYREG_PRT1_SLW
#define INFRA__SNAP CYREG_PICU1_SNAP

/* IRQRX */
#define IRQRX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IRQRX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IRQRX__INTC_MASK 0x01u
#define IRQRX__INTC_NUMBER 0u
#define IRQRX__INTC_PRIOR_NUM 7u
#define IRQRX__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define IRQRX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IRQRX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* MotorAD */
#define MotorAD__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MotorAD__0__MASK 0x40u
#define MotorAD__0__PC CYREG_PRT1_PC6
#define MotorAD__0__PORT 1u
#define MotorAD__0__SHIFT 6u
#define MotorAD__AG CYREG_PRT1_AG
#define MotorAD__AMUX CYREG_PRT1_AMUX
#define MotorAD__BIE CYREG_PRT1_BIE
#define MotorAD__BIT_MASK CYREG_PRT1_BIT_MASK
#define MotorAD__BYP CYREG_PRT1_BYP
#define MotorAD__CTL CYREG_PRT1_CTL
#define MotorAD__DM0 CYREG_PRT1_DM0
#define MotorAD__DM1 CYREG_PRT1_DM1
#define MotorAD__DM2 CYREG_PRT1_DM2
#define MotorAD__DR CYREG_PRT1_DR
#define MotorAD__INP_DIS CYREG_PRT1_INP_DIS
#define MotorAD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MotorAD__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MotorAD__LCD_EN CYREG_PRT1_LCD_EN
#define MotorAD__MASK 0x40u
#define MotorAD__PORT 1u
#define MotorAD__PRT CYREG_PRT1_PRT
#define MotorAD__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MotorAD__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MotorAD__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MotorAD__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MotorAD__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MotorAD__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MotorAD__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MotorAD__PS CYREG_PRT1_PS
#define MotorAD__SHIFT 6u
#define MotorAD__SLW CYREG_PRT1_SLW

/* MotorAI */
#define MotorAI__0__INTTYPE CYREG_PICU1_INTTYPE7
#define MotorAI__0__MASK 0x80u
#define MotorAI__0__PC CYREG_PRT1_PC7
#define MotorAI__0__PORT 1u
#define MotorAI__0__SHIFT 7u
#define MotorAI__AG CYREG_PRT1_AG
#define MotorAI__AMUX CYREG_PRT1_AMUX
#define MotorAI__BIE CYREG_PRT1_BIE
#define MotorAI__BIT_MASK CYREG_PRT1_BIT_MASK
#define MotorAI__BYP CYREG_PRT1_BYP
#define MotorAI__CTL CYREG_PRT1_CTL
#define MotorAI__DM0 CYREG_PRT1_DM0
#define MotorAI__DM1 CYREG_PRT1_DM1
#define MotorAI__DM2 CYREG_PRT1_DM2
#define MotorAI__DR CYREG_PRT1_DR
#define MotorAI__INP_DIS CYREG_PRT1_INP_DIS
#define MotorAI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MotorAI__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MotorAI__LCD_EN CYREG_PRT1_LCD_EN
#define MotorAI__MASK 0x80u
#define MotorAI__PORT 1u
#define MotorAI__PRT CYREG_PRT1_PRT
#define MotorAI__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MotorAI__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MotorAI__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MotorAI__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MotorAI__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MotorAI__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MotorAI__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MotorAI__PS CYREG_PRT1_PS
#define MotorAI__SHIFT 7u
#define MotorAI__SLW CYREG_PRT1_SLW

/* MotorPD */
#define MotorPD__0__INTTYPE CYREG_PICU0_INTTYPE7
#define MotorPD__0__MASK 0x80u
#define MotorPD__0__PC CYREG_PRT0_PC7
#define MotorPD__0__PORT 0u
#define MotorPD__0__SHIFT 7u
#define MotorPD__AG CYREG_PRT0_AG
#define MotorPD__AMUX CYREG_PRT0_AMUX
#define MotorPD__BIE CYREG_PRT0_BIE
#define MotorPD__BIT_MASK CYREG_PRT0_BIT_MASK
#define MotorPD__BYP CYREG_PRT0_BYP
#define MotorPD__CTL CYREG_PRT0_CTL
#define MotorPD__DM0 CYREG_PRT0_DM0
#define MotorPD__DM1 CYREG_PRT0_DM1
#define MotorPD__DM2 CYREG_PRT0_DM2
#define MotorPD__DR CYREG_PRT0_DR
#define MotorPD__INP_DIS CYREG_PRT0_INP_DIS
#define MotorPD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MotorPD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MotorPD__LCD_EN CYREG_PRT0_LCD_EN
#define MotorPD__MASK 0x80u
#define MotorPD__PORT 0u
#define MotorPD__PRT CYREG_PRT0_PRT
#define MotorPD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MotorPD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MotorPD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MotorPD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MotorPD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MotorPD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MotorPD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MotorPD__PS CYREG_PRT0_PS
#define MotorPD__SHIFT 7u
#define MotorPD__SLW CYREG_PRT0_SLW

/* MotorPI */
#define MotorPI__0__INTTYPE CYREG_PICU2_INTTYPE5
#define MotorPI__0__MASK 0x20u
#define MotorPI__0__PC CYREG_PRT2_PC5
#define MotorPI__0__PORT 2u
#define MotorPI__0__SHIFT 5u
#define MotorPI__AG CYREG_PRT2_AG
#define MotorPI__AMUX CYREG_PRT2_AMUX
#define MotorPI__BIE CYREG_PRT2_BIE
#define MotorPI__BIT_MASK CYREG_PRT2_BIT_MASK
#define MotorPI__BYP CYREG_PRT2_BYP
#define MotorPI__CTL CYREG_PRT2_CTL
#define MotorPI__DM0 CYREG_PRT2_DM0
#define MotorPI__DM1 CYREG_PRT2_DM1
#define MotorPI__DM2 CYREG_PRT2_DM2
#define MotorPI__DR CYREG_PRT2_DR
#define MotorPI__INP_DIS CYREG_PRT2_INP_DIS
#define MotorPI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MotorPI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MotorPI__LCD_EN CYREG_PRT2_LCD_EN
#define MotorPI__MASK 0x20u
#define MotorPI__PORT 2u
#define MotorPI__PRT CYREG_PRT2_PRT
#define MotorPI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MotorPI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MotorPI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MotorPI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MotorPI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MotorPI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MotorPI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MotorPI__PS CYREG_PRT2_PS
#define MotorPI__SHIFT 5u
#define MotorPI__SLW CYREG_PRT2_SLW

/* PWM_D_A */
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_D_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_D_A_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_D_A_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* PWMdoor */
#define PWMdoor__0__INTTYPE CYREG_PICU1_INTTYPE5
#define PWMdoor__0__MASK 0x20u
#define PWMdoor__0__PC CYREG_PRT1_PC5
#define PWMdoor__0__PORT 1u
#define PWMdoor__0__SHIFT 5u
#define PWMdoor__AG CYREG_PRT1_AG
#define PWMdoor__AMUX CYREG_PRT1_AMUX
#define PWMdoor__BIE CYREG_PRT1_BIE
#define PWMdoor__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWMdoor__BYP CYREG_PRT1_BYP
#define PWMdoor__CTL CYREG_PRT1_CTL
#define PWMdoor__DM0 CYREG_PRT1_DM0
#define PWMdoor__DM1 CYREG_PRT1_DM1
#define PWMdoor__DM2 CYREG_PRT1_DM2
#define PWMdoor__DR CYREG_PRT1_DR
#define PWMdoor__INP_DIS CYREG_PRT1_INP_DIS
#define PWMdoor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWMdoor__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWMdoor__LCD_EN CYREG_PRT1_LCD_EN
#define PWMdoor__MASK 0x20u
#define PWMdoor__PORT 1u
#define PWMdoor__PRT CYREG_PRT1_PRT
#define PWMdoor__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWMdoor__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWMdoor__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWMdoor__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWMdoor__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWMdoor__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWMdoor__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWMdoor__PS CYREG_PRT1_PS
#define PWMdoor__SHIFT 5u
#define PWMdoor__SLW CYREG_PRT1_SLW

/* IRQINFRA */
#define IRQINFRA__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IRQINFRA__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IRQINFRA__INTC_MASK 0x20u
#define IRQINFRA__INTC_NUMBER 5u
#define IRQINFRA__INTC_PRIOR_NUM 7u
#define IRQINFRA__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define IRQINFRA__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IRQINFRA__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Lanzamiento */
#define Lanzamiento__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Lanzamiento__0__MASK 0x01u
#define Lanzamiento__0__PC CYREG_PRT2_PC0
#define Lanzamiento__0__PORT 2u
#define Lanzamiento__0__SHIFT 0u
#define Lanzamiento__AG CYREG_PRT2_AG
#define Lanzamiento__AMUX CYREG_PRT2_AMUX
#define Lanzamiento__BIE CYREG_PRT2_BIE
#define Lanzamiento__BIT_MASK CYREG_PRT2_BIT_MASK
#define Lanzamiento__BYP CYREG_PRT2_BYP
#define Lanzamiento__CTL CYREG_PRT2_CTL
#define Lanzamiento__DM0 CYREG_PRT2_DM0
#define Lanzamiento__DM1 CYREG_PRT2_DM1
#define Lanzamiento__DM2 CYREG_PRT2_DM2
#define Lanzamiento__DR CYREG_PRT2_DR
#define Lanzamiento__INP_DIS CYREG_PRT2_INP_DIS
#define Lanzamiento__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Lanzamiento__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Lanzamiento__LCD_EN CYREG_PRT2_LCD_EN
#define Lanzamiento__MASK 0x01u
#define Lanzamiento__PORT 2u
#define Lanzamiento__PRT CYREG_PRT2_PRT
#define Lanzamiento__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Lanzamiento__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Lanzamiento__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Lanzamiento__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Lanzamiento__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Lanzamiento__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Lanzamiento__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Lanzamiento__PS CYREG_PRT2_PS
#define Lanzamiento__SHIFT 0u
#define Lanzamiento__SLW CYREG_PRT2_SLW

/* Pin_Ascensor */
#define Pin_Ascensor__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Pin_Ascensor__0__MASK 0x04u
#define Pin_Ascensor__0__PC CYREG_PRT0_PC2
#define Pin_Ascensor__0__PORT 0u
#define Pin_Ascensor__0__SHIFT 2u
#define Pin_Ascensor__AG CYREG_PRT0_AG
#define Pin_Ascensor__AMUX CYREG_PRT0_AMUX
#define Pin_Ascensor__BIE CYREG_PRT0_BIE
#define Pin_Ascensor__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Ascensor__BYP CYREG_PRT0_BYP
#define Pin_Ascensor__CTL CYREG_PRT0_CTL
#define Pin_Ascensor__DM0 CYREG_PRT0_DM0
#define Pin_Ascensor__DM1 CYREG_PRT0_DM1
#define Pin_Ascensor__DM2 CYREG_PRT0_DM2
#define Pin_Ascensor__DR CYREG_PRT0_DR
#define Pin_Ascensor__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Ascensor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Ascensor__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Ascensor__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Ascensor__MASK 0x04u
#define Pin_Ascensor__PORT 0u
#define Pin_Ascensor__PRT CYREG_PRT0_PRT
#define Pin_Ascensor__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Ascensor__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Ascensor__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Ascensor__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Ascensor__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Ascensor__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Ascensor__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Ascensor__PS CYREG_PRT0_PS
#define Pin_Ascensor__SHIFT 2u
#define Pin_Ascensor__SLW CYREG_PRT0_SLW

/* PWM_Motores_A */
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_Motores_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB07_A0
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB07_A1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB07_D0
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB07_D1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB07_F0
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB07_F1
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* PWM_Motores_P */
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Motores_P_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB05_A0
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB05_A1
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB05_D0
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB05_D1
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB05_F0
#define PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB05_F1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Prototipo"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
