// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Sun Dec  8 01:02:55 2019
// Host        : twd2-pc running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               G:/Program/cpld_fpga/fpga-nat64/xgbe_test/xgbe_test.srcs/sources_1/ip/axis_interconnect_in/axis_interconnect_in_stub.v
// Design      : axis_interconnect_in
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7k420tiffg901-2L
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "axis_interconnect_v1_1_17_axis_interconnect_16x16_top,Vivado 2019.1" *)
module axis_interconnect_in(ACLK, ARESETN, S00_AXIS_ACLK, S01_AXIS_ACLK, 
  S02_AXIS_ACLK, S03_AXIS_ACLK, S04_AXIS_ACLK, S00_AXIS_ARESETN, S01_AXIS_ARESETN, 
  S02_AXIS_ARESETN, S03_AXIS_ARESETN, S04_AXIS_ARESETN, S00_AXIS_TVALID, S01_AXIS_TVALID, 
  S02_AXIS_TVALID, S03_AXIS_TVALID, S04_AXIS_TVALID, S00_AXIS_TREADY, S01_AXIS_TREADY, 
  S02_AXIS_TREADY, S03_AXIS_TREADY, S04_AXIS_TREADY, S00_AXIS_TDATA, S01_AXIS_TDATA, 
  S02_AXIS_TDATA, S03_AXIS_TDATA, S04_AXIS_TDATA, S00_AXIS_TKEEP, S01_AXIS_TKEEP, 
  S02_AXIS_TKEEP, S03_AXIS_TKEEP, S04_AXIS_TKEEP, S00_AXIS_TLAST, S01_AXIS_TLAST, 
  S02_AXIS_TLAST, S03_AXIS_TLAST, S04_AXIS_TLAST, S00_AXIS_TID, S01_AXIS_TID, S02_AXIS_TID, 
  S03_AXIS_TID, S04_AXIS_TID, S00_AXIS_TUSER, S01_AXIS_TUSER, S02_AXIS_TUSER, S03_AXIS_TUSER, 
  S04_AXIS_TUSER, M00_AXIS_ACLK, M00_AXIS_ARESETN, M00_AXIS_TVALID, M00_AXIS_TREADY, 
  M00_AXIS_TDATA, M00_AXIS_TKEEP, M00_AXIS_TLAST, M00_AXIS_TID, M00_AXIS_TUSER, 
  S00_ARB_REQ_SUPPRESS, S01_ARB_REQ_SUPPRESS, S02_ARB_REQ_SUPPRESS, S03_ARB_REQ_SUPPRESS, 
  S04_ARB_REQ_SUPPRESS, S00_FIFO_DATA_COUNT, S01_FIFO_DATA_COUNT, S02_FIFO_DATA_COUNT, 
  S03_FIFO_DATA_COUNT, S04_FIFO_DATA_COUNT)
/* synthesis syn_black_box black_box_pad_pin="ACLK,ARESETN,S00_AXIS_ACLK,S01_AXIS_ACLK,S02_AXIS_ACLK,S03_AXIS_ACLK,S04_AXIS_ACLK,S00_AXIS_ARESETN,S01_AXIS_ARESETN,S02_AXIS_ARESETN,S03_AXIS_ARESETN,S04_AXIS_ARESETN,S00_AXIS_TVALID,S01_AXIS_TVALID,S02_AXIS_TVALID,S03_AXIS_TVALID,S04_AXIS_TVALID,S00_AXIS_TREADY,S01_AXIS_TREADY,S02_AXIS_TREADY,S03_AXIS_TREADY,S04_AXIS_TREADY,S00_AXIS_TDATA[63:0],S01_AXIS_TDATA[63:0],S02_AXIS_TDATA[63:0],S03_AXIS_TDATA[63:0],S04_AXIS_TDATA[63:0],S00_AXIS_TKEEP[7:0],S01_AXIS_TKEEP[7:0],S02_AXIS_TKEEP[7:0],S03_AXIS_TKEEP[7:0],S04_AXIS_TKEEP[7:0],S00_AXIS_TLAST,S01_AXIS_TLAST,S02_AXIS_TLAST,S03_AXIS_TLAST,S04_AXIS_TLAST,S00_AXIS_TID[2:0],S01_AXIS_TID[2:0],S02_AXIS_TID[2:0],S03_AXIS_TID[2:0],S04_AXIS_TID[2:0],S00_AXIS_TUSER[7:0],S01_AXIS_TUSER[7:0],S02_AXIS_TUSER[7:0],S03_AXIS_TUSER[7:0],S04_AXIS_TUSER[7:0],M00_AXIS_ACLK,M00_AXIS_ARESETN,M00_AXIS_TVALID,M00_AXIS_TREADY,M00_AXIS_TDATA[1023:0],M00_AXIS_TKEEP[127:0],M00_AXIS_TLAST,M00_AXIS_TID[2:0],M00_AXIS_TUSER[127:0],S00_ARB_REQ_SUPPRESS,S01_ARB_REQ_SUPPRESS,S02_ARB_REQ_SUPPRESS,S03_ARB_REQ_SUPPRESS,S04_ARB_REQ_SUPPRESS,S00_FIFO_DATA_COUNT[31:0],S01_FIFO_DATA_COUNT[31:0],S02_FIFO_DATA_COUNT[31:0],S03_FIFO_DATA_COUNT[31:0],S04_FIFO_DATA_COUNT[31:0]" */;
  input ACLK;
  input ARESETN;
  input S00_AXIS_ACLK;
  input S01_AXIS_ACLK;
  input S02_AXIS_ACLK;
  input S03_AXIS_ACLK;
  input S04_AXIS_ACLK;
  input S00_AXIS_ARESETN;
  input S01_AXIS_ARESETN;
  input S02_AXIS_ARESETN;
  input S03_AXIS_ARESETN;
  input S04_AXIS_ARESETN;
  input S00_AXIS_TVALID;
  input S01_AXIS_TVALID;
  input S02_AXIS_TVALID;
  input S03_AXIS_TVALID;
  input S04_AXIS_TVALID;
  output S00_AXIS_TREADY;
  output S01_AXIS_TREADY;
  output S02_AXIS_TREADY;
  output S03_AXIS_TREADY;
  output S04_AXIS_TREADY;
  input [63:0]S00_AXIS_TDATA;
  input [63:0]S01_AXIS_TDATA;
  input [63:0]S02_AXIS_TDATA;
  input [63:0]S03_AXIS_TDATA;
  input [63:0]S04_AXIS_TDATA;
  input [7:0]S00_AXIS_TKEEP;
  input [7:0]S01_AXIS_TKEEP;
  input [7:0]S02_AXIS_TKEEP;
  input [7:0]S03_AXIS_TKEEP;
  input [7:0]S04_AXIS_TKEEP;
  input S00_AXIS_TLAST;
  input S01_AXIS_TLAST;
  input S02_AXIS_TLAST;
  input S03_AXIS_TLAST;
  input S04_AXIS_TLAST;
  input [2:0]S00_AXIS_TID;
  input [2:0]S01_AXIS_TID;
  input [2:0]S02_AXIS_TID;
  input [2:0]S03_AXIS_TID;
  input [2:0]S04_AXIS_TID;
  input [7:0]S00_AXIS_TUSER;
  input [7:0]S01_AXIS_TUSER;
  input [7:0]S02_AXIS_TUSER;
  input [7:0]S03_AXIS_TUSER;
  input [7:0]S04_AXIS_TUSER;
  input M00_AXIS_ACLK;
  input M00_AXIS_ARESETN;
  output M00_AXIS_TVALID;
  input M00_AXIS_TREADY;
  output [1023:0]M00_AXIS_TDATA;
  output [127:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [2:0]M00_AXIS_TID;
  output [127:0]M00_AXIS_TUSER;
  input S00_ARB_REQ_SUPPRESS;
  input S01_ARB_REQ_SUPPRESS;
  input S02_ARB_REQ_SUPPRESS;
  input S03_ARB_REQ_SUPPRESS;
  input S04_ARB_REQ_SUPPRESS;
  output [31:0]S00_FIFO_DATA_COUNT;
  output [31:0]S01_FIFO_DATA_COUNT;
  output [31:0]S02_FIFO_DATA_COUNT;
  output [31:0]S03_FIFO_DATA_COUNT;
  output [31:0]S04_FIFO_DATA_COUNT;
endmodule
