digraph "0_linux_0b79459b482e85cb7426aa7da683a9f2c97aeae1_2@pointer" {
"1000449" [label="(Call,set_msr_mce(vcpu, msr, data))"];
"1000112" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000120" [label="(Call,msr = msr_info->index)"];
"1000126" [label="(Call,data = msr_info->data)"];
"1000448" [label="(Return,return set_msr_mce(vcpu, msr, data);)"];
"1000552" [label="(Call,guest_cpuid_has_osvw(vcpu))"];
"1000603" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000489" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000300" [label="(Call,vcpu->arch.time = data)"];
"1000121" [label="(Identifier,msr)"];
"1000496" [label="(Call,data != 0)"];
"1000220" [label="(Call,kvm_set_apic_base(vcpu, data))"];
"1000249" [label="(Call,data - vcpu->arch.ia32_tsc_adjust_msr)"];
"1000237" [label="(Call,guest_cpuid_has_tsc_adjust(vcpu))"];
"1000122" [label="(Call,msr_info->index)"];
"1000607" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000458" [label="(Call,data != 0)"];
"1000448" [label="(Return,return set_msr_mce(vcpu, msr, data);)"];
"1000112" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000127" [label="(Identifier,data)"];
"1000450" [label="(Identifier,vcpu)"];
"1000624" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000430" [label="(Call,accumulate_steal_time(vcpu))"];
"1000451" [label="(Identifier,msr)"];
"1000179" [label="(Call,data != 0)"];
"1000126" [label="(Call,data = msr_info->data)"];
"1000449" [label="(Call,set_msr_mce(vcpu, msr, data))"];
"1000279" [label="(Call,vcpu->kvm->arch.wall_clock = data)"];
"1000192" [label="(Call,!data)"];
"1000207" [label="(Call,vcpu_unimpl(vcpu, \"%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n\",\n\t\t\t    __func__, data))"];
"1000183" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented MMIO_CONF_BASE wrmsr: \"\n\t\t\t\t    \"0x%llx\n\", data))"];
"1000288" [label="(Call,kvm_write_wall_clock(vcpu->kvm, data))"];
"1000128" [label="(Call,msr_info->data)"];
"1000114" [label="(Block,)"];
"1000170" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented HWCR wrmsr: 0x%llx\n\",\n\t\t\t\t    data))"];
"1000461" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000485" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000585" [label="(Call,msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))"];
"1000433" [label="(Call,kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu))"];
"1000256" [label="(Call,kvm_x86_ops->adjust_tsc_offset(vcpu, adj, true))"];
"1000452" [label="(Identifier,data)"];
"1000615" [label="(Call,vcpu_unimpl(vcpu, \"unhandled wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000143" [label="(Call,set_efer(vcpu, data))"];
"1000543" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\", msr, data))"];
"1000120" [label="(Call,msr = msr_info->index)"];
"1000231" [label="(Call,kvm_set_lapic_tscdeadline_msr(vcpu, data))"];
"1000587" [label="(Call,msr == vcpu->kvm->arch.xen_hvm_config.msr)"];
"1000269" [label="(Call,vcpu->arch.ia32_misc_enable_msr = data)"];
"1000132" [label="(Identifier,msr)"];
"1000499" [label="(Call,vcpu_unimpl(vcpu, \"disabled perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000378" [label="(Call,data & KVM_STEAL_RESERVED_MASK)"];
"1000632" [label="(MethodReturn,int)"];
"1000133" [label="(Block,)"];
"1000298" [label="(Call,kvmclock_reset(vcpu))"];
"1000599" [label="(Call,xen_hvm_config(vcpu, data))"];
"1000307" [label="(Call,kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu))"];
"1000260" [label="(Call,vcpu->arch.ia32_tsc_adjust_msr = data)"];
"1000556" [label="(Call,vcpu->arch.osvw.length = data)"];
"1000573" [label="(Call,vcpu->arch.osvw.status = data)"];
"1000471" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000569" [label="(Call,guest_cpuid_has_osvw(vcpu))"];
"1000312" [label="(Call,data & 1)"];
"1000147" [label="(Call,data &= ~(u64)0x40)"];
"1000364" [label="(Call,kvm_pv_enable_async_pf(vcpu, data))"];
"1000439" [label="(Call,kvm_lapic_enable_pv_eoi(vcpu, data))"];
"1000449" -> "1000448"  [label="AST: "];
"1000449" -> "1000452"  [label="CFG: "];
"1000450" -> "1000449"  [label="AST: "];
"1000451" -> "1000449"  [label="AST: "];
"1000452" -> "1000449"  [label="AST: "];
"1000448" -> "1000449"  [label="CFG: "];
"1000449" -> "1000632"  [label="DDG: vcpu"];
"1000449" -> "1000632"  [label="DDG: data"];
"1000449" -> "1000632"  [label="DDG: set_msr_mce(vcpu, msr, data)"];
"1000449" -> "1000632"  [label="DDG: msr"];
"1000449" -> "1000448"  [label="DDG: set_msr_mce(vcpu, msr, data)"];
"1000112" -> "1000449"  [label="DDG: vcpu"];
"1000120" -> "1000449"  [label="DDG: msr"];
"1000126" -> "1000449"  [label="DDG: data"];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000632"  [label="DDG: vcpu"];
"1000112" -> "1000143"  [label="DDG: vcpu"];
"1000112" -> "1000170"  [label="DDG: vcpu"];
"1000112" -> "1000183"  [label="DDG: vcpu"];
"1000112" -> "1000207"  [label="DDG: vcpu"];
"1000112" -> "1000220"  [label="DDG: vcpu"];
"1000112" -> "1000231"  [label="DDG: vcpu"];
"1000112" -> "1000237"  [label="DDG: vcpu"];
"1000112" -> "1000256"  [label="DDG: vcpu"];
"1000112" -> "1000298"  [label="DDG: vcpu"];
"1000112" -> "1000307"  [label="DDG: vcpu"];
"1000112" -> "1000364"  [label="DDG: vcpu"];
"1000112" -> "1000430"  [label="DDG: vcpu"];
"1000112" -> "1000433"  [label="DDG: vcpu"];
"1000112" -> "1000439"  [label="DDG: vcpu"];
"1000112" -> "1000461"  [label="DDG: vcpu"];
"1000112" -> "1000471"  [label="DDG: vcpu"];
"1000112" -> "1000485"  [label="DDG: vcpu"];
"1000112" -> "1000489"  [label="DDG: vcpu"];
"1000112" -> "1000499"  [label="DDG: vcpu"];
"1000112" -> "1000543"  [label="DDG: vcpu"];
"1000112" -> "1000552"  [label="DDG: vcpu"];
"1000112" -> "1000569"  [label="DDG: vcpu"];
"1000112" -> "1000599"  [label="DDG: vcpu"];
"1000112" -> "1000603"  [label="DDG: vcpu"];
"1000112" -> "1000607"  [label="DDG: vcpu"];
"1000112" -> "1000615"  [label="DDG: vcpu"];
"1000112" -> "1000624"  [label="DDG: vcpu"];
"1000120" -> "1000114"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000127" -> "1000120"  [label="CFG: "];
"1000120" -> "1000632"  [label="DDG: msr"];
"1000120" -> "1000632"  [label="DDG: msr_info->index"];
"1000120" -> "1000461"  [label="DDG: msr"];
"1000120" -> "1000471"  [label="DDG: msr"];
"1000120" -> "1000485"  [label="DDG: msr"];
"1000120" -> "1000543"  [label="DDG: msr"];
"1000120" -> "1000585"  [label="DDG: msr"];
"1000120" -> "1000587"  [label="DDG: msr"];
"1000126" -> "1000114"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000132" -> "1000126"  [label="CFG: "];
"1000126" -> "1000632"  [label="DDG: data"];
"1000126" -> "1000632"  [label="DDG: msr_info->data"];
"1000126" -> "1000143"  [label="DDG: data"];
"1000126" -> "1000147"  [label="DDG: data"];
"1000126" -> "1000179"  [label="DDG: data"];
"1000126" -> "1000192"  [label="DDG: data"];
"1000126" -> "1000220"  [label="DDG: data"];
"1000126" -> "1000231"  [label="DDG: data"];
"1000126" -> "1000249"  [label="DDG: data"];
"1000126" -> "1000260"  [label="DDG: data"];
"1000126" -> "1000269"  [label="DDG: data"];
"1000126" -> "1000279"  [label="DDG: data"];
"1000126" -> "1000288"  [label="DDG: data"];
"1000126" -> "1000300"  [label="DDG: data"];
"1000126" -> "1000312"  [label="DDG: data"];
"1000126" -> "1000364"  [label="DDG: data"];
"1000126" -> "1000378"  [label="DDG: data"];
"1000126" -> "1000439"  [label="DDG: data"];
"1000126" -> "1000458"  [label="DDG: data"];
"1000126" -> "1000471"  [label="DDG: data"];
"1000126" -> "1000489"  [label="DDG: data"];
"1000126" -> "1000496"  [label="DDG: data"];
"1000126" -> "1000499"  [label="DDG: data"];
"1000126" -> "1000543"  [label="DDG: data"];
"1000126" -> "1000556"  [label="DDG: data"];
"1000126" -> "1000573"  [label="DDG: data"];
"1000126" -> "1000599"  [label="DDG: data"];
"1000126" -> "1000607"  [label="DDG: data"];
"1000126" -> "1000615"  [label="DDG: data"];
"1000126" -> "1000624"  [label="DDG: data"];
"1000448" -> "1000133"  [label="AST: "];
"1000632" -> "1000448"  [label="CFG: "];
"1000448" -> "1000632"  [label="DDG: <RET>"];
}
