module tb_sixty_second_timer;

	// Inputs
	reg clk;
	reg reset;

	// Outputs
	wire [5:0] seconds;
	wire timeout;

	// Instantiate the Unit Under Test (UUT)
	sixty_second_timer uut (
		.clk(clk), 
		.reset(reset), 
		.seconds(seconds), 
		.timeout(timeout)
	);

always #5 clk = ~clk;

	initial begin
		// Initialize Inputs
		clk = 0;
		reset = 0;

		// Wait 100 ns for global reset to finish
		#100;
        
		// Add stimulus here
	
	reset = 1;
        #20;
        reset = 0;

     

	end
      
endmodule
