module top(
	input wire CLOCK_50,
	input wire KEY[0:0]
);
system nios_system(
	.clk_clk(CLOCK_50),
	.reset_reset_n(KEY[0])
);
endmodule