#pragma once

////
//
//      STM32U5 FDCAN peripherals
//
///

// FDCAN1_RAM: FDCAN1_RAM

struct stm32u5xx_fdcan1_ram_t
{
    volatile uint32_t FDCAN_CREL; // FDCAN Core Release Register
    volatile uint32_t FDCAN_ENDN; // FDCAN endian register
    reserved_t<0x1> _0x8;
    volatile uint32_t FDCAN_DBTP; // FDCAN Data Bit Timing and Prescaler Register
    volatile uint32_t FDCAN_TEST; // FDCAN Test Register
    volatile uint32_t FDCAN_RWD; // FDCAN RAM Watchdog Register
    volatile uint32_t FDCAN_CCCR; // FDCAN CC Control Register
    volatile uint32_t FDCAN_NBTP; // FDCAN Nominal Bit Timing and Prescaler Register
    volatile uint32_t FDCAN_TSCC; // FDCAN Timestamp Counter Configuration Register
    volatile uint32_t FDCAN_TSCV; // FDCAN Timestamp Counter Value Register
    volatile uint32_t FDCAN_TOCC; // FDCAN Timeout Counter Configuration Register
    volatile uint32_t FDCAN_TOCV; // FDCAN Timeout Counter Value Register
    reserved_t<0x4> _0x30;
    volatile uint32_t FDCAN_ECR; // FDCAN Error Counter Register
    volatile uint32_t FDCAN_PSR; // FDCAN Protocol Status Register
    volatile uint32_t FDCAN_TDCR; // FDCAN Transmitter Delay Compensation Register
    reserved_t<0x1> _0x4c;
    volatile uint32_t FDCAN_IR; // FDCAN Interrupt Register
    volatile uint32_t FDCAN_IE; // FDCAN Interrupt Enable Register
    volatile uint32_t FDCAN_ILS; // FDCAN Interrupt Line Select Register
    volatile uint32_t FDCAN_ILE; // FDCAN Interrupt Line Enable Register
    reserved_t<0x8> _0x60;
    volatile uint32_t FDCAN_RXGFC; // FDCAN Global Filter Configuration Register
    volatile uint32_t FDCAN_XIDAM; // FDCAN Extended ID and Mask Register
    volatile uint32_t FDCAN_HPMS; // FDCAN High Priority Message Status Register
    reserved_t<0x1> _0x8c;
    volatile uint32_t FDCAN_RXF0S; // FDCAN Rx FIFO 0 Status Register
    volatile uint32_t FDCAN_RXF0A; // CAN Rx FIFO 0 Acknowledge Register
    volatile uint32_t FDCAN_RXF1S; // FDCAN Rx FIFO 1 Status Register
    volatile uint32_t FDCAN_RXF1A; // FDCAN Rx FIFO 1 Acknowledge Register
    reserved_t<0x8> _0xa0;
    volatile uint32_t FDCAN_TXBC; // FDCAN Tx buffer configuration register
    volatile uint32_t FDCAN_TXFQS; // FDCAN Tx FIFO/Queue Status Register
    volatile uint32_t FDCAN_TXBRP; // FDCAN Tx Buffer Request Pending Register
    volatile uint32_t FDCAN_TXBAR; // FDCAN Tx Buffer Add Request Register
    volatile uint32_t FDCAN_TXBCR; // FDCAN Tx Buffer Cancellation Request Register
    volatile uint32_t FDCAN_TXBTO; // FDCAN Tx Buffer Transmission Occurred Register
    volatile uint32_t FDCAN_TXBCF; // FDCAN Tx Buffer Cancellation Finished Register
    volatile uint32_t FDCAN_TXBTIE; // FDCAN Tx Buffer Transmission Interrupt Enable Register
    volatile uint32_t FDCAN_TXBCIE; // FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register
    volatile uint32_t FDCAN_TXEFS; // FDCAN Tx Event FIFO Status Register
    volatile uint32_t FDCAN_TXEFA; // FDCAN Tx Event FIFO Acknowledge Register
    reserved_t<0x5> _0xec;
    volatile uint32_t FDCAN_CKDIV; // FDCAN CFG clock divider register

    static constexpr uint32_t FDCAN_CREL_RESET_VALUE = 0x32141218; // Reset value
    typedef bit_field_t<28, 0xf> FDCAN_CREL_REL; // Core release
    typedef bit_field_t<24, 0xf> FDCAN_CREL_STEP; // Step of Core release
    typedef bit_field_t<20, 0xf> FDCAN_CREL_SUBSTEP; // Sub-step of Core release
    typedef bit_field_t<16, 0xf> FDCAN_CREL_YEAR; // Timestamp Year
    typedef bit_field_t<8, 0xff> FDCAN_CREL_MON; // Timestamp Month
    typedef bit_field_t<0, 0xff> FDCAN_CREL_DAY; // Timestamp Day

    static constexpr uint32_t FDCAN_ENDN_RESET_VALUE = 0x87654321; // Reset value
    typedef bit_field_t<0, 0xffffffff> FDCAN_ENDN_ETV; // Endiannes Test Value


    static constexpr uint32_t FDCAN_DBTP_RESET_VALUE = 0xa33; // Reset value
    typedef bit_field_t<0, 0xf> FDCAN_DBTP_DSJW; // Synchronization Jump Width
    typedef bit_field_t<4, 0xf> FDCAN_DBTP_DTSEG2; // Data time segment after sample point
    typedef bit_field_t<8, 0x1f> FDCAN_DBTP_DTSEG1; // Data time segment after sample point
    typedef bit_field_t<16, 0x1f> FDCAN_DBTP_DBRP; // Data BIt Rate Prescaler
    static constexpr uint32_t FDCAN_DBTP_TDC = 0x800000; // Transceiver Delay Compensation

    static constexpr uint32_t FDCAN_TEST_RESET_VALUE = 0x0; // Reset value
    static constexpr uint32_t FDCAN_TEST_LBCK = 0x10; // Loop Back mode
    typedef bit_field_t<5, 0x3> FDCAN_TEST_TX; // Loop Back mode
    static constexpr uint32_t FDCAN_TEST_RX = 0x80; // Control of Transmit Pin

    static constexpr uint32_t FDCAN_RWD_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<8, 0xff> FDCAN_RWD_WDV; // Watchdog value
    typedef bit_field_t<0, 0xff> FDCAN_RWD_WDC; // Watchdog configuration

    static constexpr uint32_t FDCAN_CCCR_RESET_VALUE = 0x1; // Reset value
    static constexpr uint32_t FDCAN_CCCR_INIT = 0x1; // Initialization
    static constexpr uint32_t FDCAN_CCCR_CCE = 0x2; // Configuration Change Enable
    static constexpr uint32_t FDCAN_CCCR_ASM = 0x4; // ASM Restricted Operation Mode
    static constexpr uint32_t FDCAN_CCCR_CSA = 0x8; // Clock Stop Acknowledge
    static constexpr uint32_t FDCAN_CCCR_CSR = 0x10; // Clock Stop Request
    static constexpr uint32_t FDCAN_CCCR_MON = 0x20; // Bus Monitoring Mode
    static constexpr uint32_t FDCAN_CCCR_DAR = 0x40; // Disable Automatic Retransmission
    static constexpr uint32_t FDCAN_CCCR_TEST = 0x80; // Test Mode Enable
    static constexpr uint32_t FDCAN_CCCR_FDOE = 0x100; // FD Operation Enable
    static constexpr uint32_t FDCAN_CCCR_BRSE = 0x200; // FDCAN Bit Rate Switching
    static constexpr uint32_t FDCAN_CCCR_PXHD = 0x1000; // Protocol Exception Handling Disable
    static constexpr uint32_t FDCAN_CCCR_EFBI = 0x2000; // Edge Filtering during Bus Integration
    static constexpr uint32_t FDCAN_CCCR_TXP = 0x4000; // TXP
    static constexpr uint32_t FDCAN_CCCR_NISO = 0x8000; // Non ISO Operation

    static constexpr uint32_t FDCAN_NBTP_RESET_VALUE = 0x6000a03; // Reset value
    typedef bit_field_t<25, 0x7f> FDCAN_NBTP_NSJW; // Nominal (Re)Synchronization Jump Width
    typedef bit_field_t<16, 0x1ff> FDCAN_NBTP_NBRP; // Bit Rate Prescaler
    typedef bit_field_t<8, 0xff> FDCAN_NBTP_NTSEG1; // Nominal Time segment before sample point
    typedef bit_field_t<0, 0x7f> FDCAN_NBTP_NTSEG2; // Nominal Time segment after sample point

    static constexpr uint32_t FDCAN_TSCC_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<16, 0xf> FDCAN_TSCC_TCP; // Timestamp Counter Prescaler
    typedef bit_field_t<0, 0x3> FDCAN_TSCC_TSS; // Timestamp Select

    static constexpr uint32_t FDCAN_TSCV_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0xffff> FDCAN_TSCV_TSC; // Timestamp Counter

    static constexpr uint32_t FDCAN_TOCC_RESET_VALUE = 0xffff0000; // Reset value
    static constexpr uint32_t FDCAN_TOCC_ETOC = 0x1; // Enable Timeout Counter
    typedef bit_field_t<1, 0x3> FDCAN_TOCC_TOS; // Timeout Select
    typedef bit_field_t<16, 0xffff> FDCAN_TOCC_TOP; // Timeout Period

    static constexpr uint32_t FDCAN_TOCV_RESET_VALUE = 0xffff; // Reset value
    typedef bit_field_t<0, 0xffff> FDCAN_TOCV_TOC; // Timeout Counter


    static constexpr uint32_t FDCAN_ECR_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<16, 0xff> FDCAN_ECR_CEL; // AN Error Logging
    static constexpr uint32_t FDCAN_ECR_RP = 0x8000; // Receive Error Passive
    typedef bit_field_t<8, 0x7f> FDCAN_ECR_REC; // Receive Error Counter
    typedef bit_field_t<0, 0xff> FDCAN_ECR_TEC; // Transmit Error Counter

    static constexpr uint32_t FDCAN_PSR_RESET_VALUE = 0x707; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_PSR_LEC; // Last Error Code
    typedef bit_field_t<3, 0x3> FDCAN_PSR_ACT; // Activity
    static constexpr uint32_t FDCAN_PSR_EP = 0x20; // Error Passive
    static constexpr uint32_t FDCAN_PSR_EW = 0x40; // Warning Status
    static constexpr uint32_t FDCAN_PSR_BO = 0x80; // Bus_Off Status
    typedef bit_field_t<8, 0x7> FDCAN_PSR_DLEC; // Data Last Error Code
    static constexpr uint32_t FDCAN_PSR_RESI = 0x800; // ESI flag of last received FDCAN Message
    static constexpr uint32_t FDCAN_PSR_RBRS = 0x1000; // BRS flag of last received FDCAN Message
    static constexpr uint32_t FDCAN_PSR_REDL = 0x2000; // Received FDCAN Message
    static constexpr uint32_t FDCAN_PSR_PXE = 0x4000; // Protocol Exception Event
    typedef bit_field_t<16, 0x7f> FDCAN_PSR_TDCV; // Transmitter Delay Compensation Value

    static constexpr uint32_t FDCAN_TDCR_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7f> FDCAN_TDCR_TDCF; // Transmitter Delay Compensation Filter Window Length
    typedef bit_field_t<8, 0x7f> FDCAN_TDCR_TDCO; // Transmitter Delay Compensation Offset


    static constexpr uint32_t FDCAN_IR_RESET_VALUE = 0x0; // Reset value
    static constexpr uint32_t FDCAN_IR_RF0N = 0x1; // RF0N
    static constexpr uint32_t FDCAN_IR_RF0F = 0x2; // RF0F
    static constexpr uint32_t FDCAN_IR_RF0L = 0x4; // RF0L
    static constexpr uint32_t FDCAN_IR_RF1N = 0x8; // RF1N
    static constexpr uint32_t FDCAN_IR_RF1F = 0x10; // RF1F
    static constexpr uint32_t FDCAN_IR_RF1L = 0x20; // RF1L
    static constexpr uint32_t FDCAN_IR_HPM = 0x40; // HPM
    static constexpr uint32_t FDCAN_IR_TC = 0x80; // TC
    static constexpr uint32_t FDCAN_IR_TCF = 0x100; // TCF
    static constexpr uint32_t FDCAN_IR_TFE = 0x200; // TFE
    static constexpr uint32_t FDCAN_IR_TEFN = 0x400; // TEFN
    static constexpr uint32_t FDCAN_IR_TEFF = 0x800; // TEFF
    static constexpr uint32_t FDCAN_IR_TEFL = 0x1000; // TEFL
    static constexpr uint32_t FDCAN_IR_TSW = 0x2000; // TSW
    static constexpr uint32_t FDCAN_IR_MRAF = 0x4000; // MRAF
    static constexpr uint32_t FDCAN_IR_TOO = 0x8000; // TOO
    static constexpr uint32_t FDCAN_IR_ELO = 0x10000; // ELO
    static constexpr uint32_t FDCAN_IR_EP = 0x20000; // EP
    static constexpr uint32_t FDCAN_IR_EW = 0x40000; // EW
    static constexpr uint32_t FDCAN_IR_BO = 0x80000; // BO
    static constexpr uint32_t FDCAN_IR_WDI = 0x100000; // WDI
    static constexpr uint32_t FDCAN_IR_PEA = 0x200000; // PEA
    static constexpr uint32_t FDCAN_IR_PED = 0x400000; // PED
    static constexpr uint32_t FDCAN_IR_ARA = 0x800000; // ARA

    static constexpr uint32_t FDCAN_IE_RESET_VALUE = 0x0; // Reset value
    static constexpr uint32_t FDCAN_IE_RF0NE = 0x1; // Rx FIFO 0 New Message Enable
    static constexpr uint32_t FDCAN_IE_RF0FE = 0x2; // Rx FIFO 0 Full Enable
    static constexpr uint32_t FDCAN_IE_RF0LE = 0x4; // Rx FIFO 0 Message Lost Enable
    static constexpr uint32_t FDCAN_IE_RF1NE = 0x8; // Rx FIFO 1 New Message Enable
    static constexpr uint32_t FDCAN_IE_RF1FE = 0x10; // Rx FIFO 1 Watermark Reached Enable
    static constexpr uint32_t FDCAN_IE_RF1LE = 0x20; // Rx FIFO 1 Message Lost Enable
    static constexpr uint32_t FDCAN_IE_HPME = 0x40; // High Priority Message Enable
    static constexpr uint32_t FDCAN_IE_TCE = 0x80; // Transmission Completed Enable
    static constexpr uint32_t FDCAN_IE_TCFE = 0x100; // Transmission Cancellation Finished Enable
    static constexpr uint32_t FDCAN_IE_TEFE = 0x200; // Tx FIFO Empty Enable
    static constexpr uint32_t FDCAN_IE_TEFNE = 0x400; // Tx Event FIFO New Entry Enable
    static constexpr uint32_t FDCAN_IE_TEFFE = 0x800; // Tx Event FIFO Full Enable
    static constexpr uint32_t FDCAN_IE_TEFLE = 0x1000; // Tx Event FIFO Element Lost Enable
    static constexpr uint32_t FDCAN_IE_TSWE = 0x2000; // TSWE
    static constexpr uint32_t FDCAN_IE_MRAFE = 0x4000; // Message RAM Access Failure Enable
    static constexpr uint32_t FDCAN_IE_TOOE = 0x8000; // Timeout Occurred Enable
    static constexpr uint32_t FDCAN_IE_ELOE = 0x10000; // Error Logging Overflow Enable
    static constexpr uint32_t FDCAN_IE_EPE = 0x20000; // Error Passive Enable
    static constexpr uint32_t FDCAN_IE_EWE = 0x40000; // Warning Status Enable
    static constexpr uint32_t FDCAN_IE_BOE = 0x80000; // Bus_Off Status Enable
    static constexpr uint32_t FDCAN_IE_WDIE = 0x100000; // Watchdog Interrupt Enable
    static constexpr uint32_t FDCAN_IE_PEAE = 0x200000; // Protocol Error in Arbitration Phase Enable
    static constexpr uint32_t FDCAN_IE_PEDE = 0x400000; // Protocol Error in Data Phase Enable
    static constexpr uint32_t FDCAN_IE_ARAE = 0x800000; // Access to Reserved Address Enable

    static constexpr uint32_t FDCAN_ILS_RESET_VALUE = 0x0; // Reset value
    static constexpr uint32_t FDCAN_ILS_RXFIFO0 = 0x1; // RxFIFO0
    static constexpr uint32_t FDCAN_ILS_RXFIFO1 = 0x2; // RxFIFO1
    static constexpr uint32_t FDCAN_ILS_SMSG = 0x4; // SMSG
    static constexpr uint32_t FDCAN_ILS_TFERR = 0x8; // TFERR
    static constexpr uint32_t FDCAN_ILS_MISC = 0x10; // MISC
    static constexpr uint32_t FDCAN_ILS_BERR = 0x20; // BERR
    static constexpr uint32_t FDCAN_ILS_PERR = 0x40; // PERR

    static constexpr uint32_t FDCAN_ILE_RESET_VALUE = 0x0; // Reset value
    static constexpr uint32_t FDCAN_ILE_EINT0 = 0x1; // Enable Interrupt Line 0
    static constexpr uint32_t FDCAN_ILE_EINT1 = 0x2; // Enable Interrupt Line 1


    static constexpr uint32_t FDCAN_RXGFC_RESET_VALUE = 0x0; // Reset value
    static constexpr uint32_t FDCAN_RXGFC_RRFE = 0x1; // Reject Remote Frames Extended
    static constexpr uint32_t FDCAN_RXGFC_RRFS = 0x2; // Reject Remote Frames Standard
    typedef bit_field_t<2, 0x3> FDCAN_RXGFC_ANFE; // Accept Non-matching Frames Extended
    typedef bit_field_t<4, 0x3> FDCAN_RXGFC_ANFS; // Accept Non-matching Frames Standard
    static constexpr uint32_t FDCAN_RXGFC_F1OM = 0x100; // F1OM
    static constexpr uint32_t FDCAN_RXGFC_F0OM = 0x200; // F0OM
    typedef bit_field_t<16, 0x1f> FDCAN_RXGFC_LSS; // LSS
    typedef bit_field_t<24, 0xf> FDCAN_RXGFC_LSE; // LSE

    static constexpr uint32_t FDCAN_XIDAM_RESET_VALUE = 0x1fffffff; // Reset value
    typedef bit_field_t<0, 0x1fffffff> FDCAN_XIDAM_EIDM; // Extended ID Mask

    static constexpr uint32_t FDCAN_HPMS_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_HPMS_BIDX; // Buffer Index
    typedef bit_field_t<6, 0x3> FDCAN_HPMS_MSI; // Message Storage Indicator
    typedef bit_field_t<8, 0x1f> FDCAN_HPMS_FIDX; // Filter Index
    static constexpr uint32_t FDCAN_HPMS_FLST = 0x8000; // Filter List


    static constexpr uint32_t FDCAN_RXF0S_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0xf> FDCAN_RXF0S_F0FL; // Rx FIFO 0 Fill Level
    typedef bit_field_t<8, 0x3> FDCAN_RXF0S_F0GI; // Rx FIFO 0 Get Index
    typedef bit_field_t<16, 0x3> FDCAN_RXF0S_F0PI; // Rx FIFO 0 Put Index
    static constexpr uint32_t FDCAN_RXF0S_F0F = 0x1000000; // Rx FIFO 0 Full
    static constexpr uint32_t FDCAN_RXF0S_RF0L = 0x2000000; // Rx FIFO 0 Message Lost

    static constexpr uint32_t FDCAN_RXF0A_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_RXF0A_F0AI; // Rx FIFO 0 Acknowledge Index

    static constexpr uint32_t FDCAN_RXF1S_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0xf> FDCAN_RXF1S_F1FL; // Rx FIFO 1 Fill Level
    typedef bit_field_t<8, 0x3> FDCAN_RXF1S_F1GI; // Rx FIFO 1 Get Index
    typedef bit_field_t<16, 0x3> FDCAN_RXF1S_F1PI; // Rx FIFO 1 Put Index
    static constexpr uint32_t FDCAN_RXF1S_F1F = 0x1000000; // Rx FIFO 1 Full
    static constexpr uint32_t FDCAN_RXF1S_RF1L = 0x2000000; // Rx FIFO 1 Message Lost

    static constexpr uint32_t FDCAN_RXF1A_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_RXF1A_F1AI; // Rx FIFO 1 Acknowledge Index


    static constexpr uint32_t FDCAN_TXBC_RESET_VALUE = 0x0; // Reset value
    static constexpr uint32_t FDCAN_TXBC_TFQM = 0x1000000; // Tx FIFO/Queue Mode

    static constexpr uint32_t FDCAN_TXFQS_RESET_VALUE = 0x3; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXFQS_TFFL; // Tx FIFO Free Level
    typedef bit_field_t<8, 0x3> FDCAN_TXFQS_TFGI; // TFGI
    typedef bit_field_t<16, 0x3> FDCAN_TXFQS_TFQPI; // Tx FIFO/Queue Put Index
    static constexpr uint32_t FDCAN_TXFQS_TFQF = 0x200000; // Tx FIFO/Queue Full

    static constexpr uint32_t FDCAN_TXBRP_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXBRP_TRP; // Transmission Request Pending

    static constexpr uint32_t FDCAN_TXBAR_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXBAR_AR; // Add Request

    static constexpr uint32_t FDCAN_TXBCR_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXBCR_CR; // Cancellation Request

    static constexpr uint32_t FDCAN_TXBTO_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXBTO_TO; // Transmission Occurred.

    static constexpr uint32_t FDCAN_TXBCF_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXBCF_CF; // Cancellation Finished

    static constexpr uint32_t FDCAN_TXBTIE_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXBTIE_TIE; // Transmission Interrupt Enable

    static constexpr uint32_t FDCAN_TXBCIE_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXBCIE_CFIE; // Cancellation Finished Interrupt Enable

    static constexpr uint32_t FDCAN_TXEFS_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x7> FDCAN_TXEFS_EFFL; // Event FIFO Fill Level
    typedef bit_field_t<8, 0x3> FDCAN_TXEFS_EFGI; // Event FIFO Get Index.
    typedef bit_field_t<16, 0x3> FDCAN_TXEFS_EFPI; // Event FIFO Put Index
    static constexpr uint32_t FDCAN_TXEFS_EFF = 0x1000000; // Event FIFO Full.
    static constexpr uint32_t FDCAN_TXEFS_TEFL = 0x2000000; // Tx Event FIFO Element Lost.

    static constexpr uint32_t FDCAN_TXEFA_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0x3> FDCAN_TXEFA_EFAI; // Event FIFO Acknowledge Index


    static constexpr uint32_t FDCAN_CKDIV_RESET_VALUE = 0x0; // Reset value
    typedef bit_field_t<0, 0xf> FDCAN_CKDIV_PDIV; // PDIV
};

template<>
struct peripheral_t<STM32U5xx, FDCAN1>
{
    static constexpr periph_t P = FDCAN1;
    using T = stm32u5xx_fdcan1_ram_t;
    static T& V;
};

template<>
struct peripheral_t<STM32U5xx, FDCAN1_RAM>
{
    static constexpr periph_t P = FDCAN1_RAM;
    using T = stm32u5xx_fdcan1_ram_t;
    static T& V;
};

template<>
struct peripheral_t<STM32U5xx, SEC_FDCAN1>
{
    static constexpr periph_t P = SEC_FDCAN1;
    using T = stm32u5xx_fdcan1_ram_t;
    static T& V;
};

template<>
struct peripheral_t<STM32U5xx, SEC_FDCAN1_RAM>
{
    static constexpr periph_t P = SEC_FDCAN1_RAM;
    using T = stm32u5xx_fdcan1_ram_t;
    static T& V;
};

using fdcan1_t = peripheral_t<svd, FDCAN1>;
using fdcan1_ram_t = peripheral_t<svd, FDCAN1_RAM>;
using sec_fdcan1_t = peripheral_t<svd, SEC_FDCAN1>;
using sec_fdcan1_ram_t = peripheral_t<svd, SEC_FDCAN1_RAM>;

template<int INST> struct fdcan_traits {};

template<> struct fdcan_traits<1>
{
    using fdcan = fdcan1_t;
    static constexpr signal_t RX = FDCAN1_RX;
    static constexpr signal_t TX = FDCAN1_TX;
};
