0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Design_over/hdl/Design_over_wrapper.v,1679492864,verilog,,,,Design_over_wrapper,,,../../../../PWM_Control.gen/sources_1/bd/Design_over/ipshared/7698,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_Comparator_0_0/sim/Design_over_Comparator_0_0.v,1679492864,verilog,,C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_clk_wiz_0_0/Design_over_clk_wiz_0_0_clk_wiz.v,,Design_over_Comparator_0_0,,,../../../../PWM_Control.gen/sources_1/bd/Design_over/ipshared/7698,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_Upcounter_0_0/sim/Design_over_Upcounter_0_0.v,1679492864,verilog,,C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_Comparator_0_0/sim/Design_over_Comparator_0_0.v,,Design_over_Upcounter_0_0,,,../../../../PWM_Control.gen/sources_1/bd/Design_over/ipshared/7698,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_clk_wiz_0_0/Design_over_clk_wiz_0_0.v,1679492865,verilog,,C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/sim/Design_over.v,,Design_over_clk_wiz_0_0,,,../../../../PWM_Control.gen/sources_1/bd/Design_over/ipshared/7698,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_clk_wiz_0_0/Design_over_clk_wiz_0_0_clk_wiz.v,1679492865,verilog,,C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_clk_wiz_0_0/Design_over_clk_wiz_0_0.v,,Design_over_clk_wiz_0_0_clk_wiz,,,../../../../PWM_Control.gen/sources_1/bd/Design_over/ipshared/7698,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_rst_clk_wiz_0_100M_0/sim/Design_over_rst_clk_wiz_0_100M_0.vhd,1679492865,vhdl,,,,design_over_rst_clk_wiz_0_100m_0,,,,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/sim/Design_over.v,1679492864,verilog,,C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Design_over/hdl/Design_over_wrapper.v,,Design_over,,,../../../../PWM_Control.gen/sources_1/bd/Design_over/ipshared/7698,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/new/Comparator.vhd,1679491465,vhdl,,,,comparator,,,,,,,,
C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/new/Upcounter.vhd,1679491427,vhdl,,,,upcounter,,,,,,,,
