
*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro/RPI_NRF24L01MODULE.brd
Started on   Tue Mar 21 23:59:08 2017

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 16  Unplaced 0  Total 16
        Nets:  W/Rats 18  No/Rats 0  Total 18
        Pins:  W/Rats 50  No/Rats 0  Unused 26  Unplaced 0  Total 76
        Equivalent ICs (1 pin = 1/14 EIC)  5
        Router Keepin (in) (-1.2579,-0.5728) by (1.2579,0.5728)
        Board area (sq in)  2.9
        Board density (sq in/EIC) 0.531

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 32           0           32
        Already Connected           32           0           32
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      21.41
        Etch Length (inches)        28.20        0.00        28.20
        Number of vias		    12           0           12
        Vias per Connection          0.38        0.00         0.38
        Smd pins with attached clines                        28



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 0.5000 0.5000 0.5000  0.5000 0.5000  1.0000 0.6350
        X grids:     0.1500  Offset: 0.0000
        Y grids:     0.1500  Offset: 0.0000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 0.5000 0.5000 0.5000  0.5000 0.5000  1.0000 0.6350
        X grids:     0.1500  Offset: 0.0000
        Y grids:     0.1500  Offset: 0.0000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 32           0           32
        Already Connected           32           0           32
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        28.20        0.00        28.20
        Number of vias		    12           0           12
        Vias per Connection          0.38        0.00         0.38
        Smd pins with attached clines                        28



    Total cpu time - 0:0:21 hours
    Total elapsed time - -3645:-16:-45 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Tue Mar 21 23:59:08 2017
