// Seed: 2395638426
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5,
    input tri id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9,
    output tri0 id_10,
    output tri0 id_11
    , id_36,
    output supply1 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    input wire id_16,
    input tri0 id_17,
    output tri id_18,
    input wand id_19,
    output tri id_20,
    input tri0 id_21,
    output tri1 id_22,
    input wor id_23,
    input tri id_24,
    input tri0 id_25,
    input tri id_26,
    output wire id_27,
    output tri id_28,
    output wire id_29,
    output tri0 id_30,
    output supply0 id_31,
    output wire id_32,
    input wor id_33,
    output wor id_34
);
  assign id_30 = 1;
  assign id_1  = 1'b0;
  assign id_1  = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output wire id_4,
    output wire id_5,
    output uwire id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    output supply1 id_11
);
  always disable id_13;
  reg  id_14;
  wire id_15;
  id_16 :
  assert property (@(negedge 1) 1)
  else begin
    $display(1);
    id_14 <= 1;
  end
  module_0(
      id_6,
      id_10,
      id_2,
      id_3,
      id_5,
      id_3,
      id_2,
      id_9,
      id_0,
      id_11,
      id_8,
      id_8,
      id_6,
      id_1,
      id_1,
      id_1,
      id_0,
      id_3,
      id_8,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_2,
      id_0,
      id_5,
      id_6,
      id_8,
      id_4,
      id_4,
      id_8,
      id_0,
      id_8
  );
endmodule
