{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:34:28 2009 " "Info: Processing started: Fri Mar 13 16:34:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test2 -c test2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test2 -c test2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_25mhz " "Info: Assuming node \"clk_25mhz\" is an undefined clock" {  } { { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_25mhz register sram:inst\|ADDR\[4\] register sram:inst\|cnt_cycle\[5\] 205.8 MHz 4.859 ns Internal " "Info: Clock \"clk_25mhz\" has Internal fmax of 205.8 MHz between source register \"sram:inst\|ADDR\[4\]\" and destination register \"sram:inst\|cnt_cycle\[5\]\" (period= 4.859 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.611 ns + Longest register register " "Info: + Longest register to register delay is 4.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram:inst\|ADDR\[4\] 1 REG FF_X17_Y23_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y23_N23; Fanout = 6; REG Node = 'sram:inst\|ADDR\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:inst|ADDR[4] } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.408 ns) 1.826 ns sram:inst\|Equal2~173 2 COMB LCCOMB_X19_Y22_N6 1 " "Info: 2: + IC(1.418 ns) + CELL(0.408 ns) = 1.826 ns; Loc. = LCCOMB_X19_Y22_N6; Fanout = 1; COMB Node = 'sram:inst\|Equal2~173'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { sram:inst|ADDR[4] sram:inst|Equal2~173 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.177 ns) 2.259 ns sram:inst\|Equal2~174 3 COMB LCCOMB_X19_Y22_N16 2 " "Info: 3: + IC(0.256 ns) + CELL(0.177 ns) = 2.259 ns; Loc. = LCCOMB_X19_Y22_N16; Fanout = 2; COMB Node = 'sram:inst\|Equal2~174'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { sram:inst|Equal2~173 sram:inst|Equal2~174 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.177 ns) 2.707 ns sram:inst\|Equal2~175 4 COMB LCCOMB_X19_Y22_N30 4 " "Info: 4: + IC(0.271 ns) + CELL(0.177 ns) = 2.707 ns; Loc. = LCCOMB_X19_Y22_N30; Fanout = 4; COMB Node = 'sram:inst\|Equal2~175'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { sram:inst|Equal2~174 sram:inst|Equal2~175 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.552 ns) 3.597 ns sram:inst\|cnt_cycle\[0\]~43 5 COMB LCCOMB_X19_Y22_N18 2 " "Info: 5: + IC(0.338 ns) + CELL(0.552 ns) = 3.597 ns; Loc. = LCCOMB_X19_Y22_N18; Fanout = 2; COMB Node = 'sram:inst\|cnt_cycle\[0\]~43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { sram:inst|Equal2~175 sram:inst|cnt_cycle[0]~43 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.670 ns sram:inst\|cnt_cycle\[1\]~45 6 COMB LCCOMB_X19_Y22_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 3.670 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 2; COMB Node = 'sram:inst\|cnt_cycle\[1\]~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { sram:inst|cnt_cycle[0]~43 sram:inst|cnt_cycle[1]~45 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.743 ns sram:inst\|cnt_cycle\[2\]~47 7 COMB LCCOMB_X19_Y22_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 3.743 ns; Loc. = LCCOMB_X19_Y22_N22; Fanout = 2; COMB Node = 'sram:inst\|cnt_cycle\[2\]~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { sram:inst|cnt_cycle[1]~45 sram:inst|cnt_cycle[2]~47 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.816 ns sram:inst\|cnt_cycle\[3\]~49 8 COMB LCCOMB_X19_Y22_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 3.816 ns; Loc. = LCCOMB_X19_Y22_N24; Fanout = 2; COMB Node = 'sram:inst\|cnt_cycle\[3\]~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { sram:inst|cnt_cycle[2]~47 sram:inst|cnt_cycle[3]~49 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.889 ns sram:inst\|cnt_cycle\[4\]~51 9 COMB LCCOMB_X19_Y22_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 3.889 ns; Loc. = LCCOMB_X19_Y22_N26; Fanout = 1; COMB Node = 'sram:inst\|cnt_cycle\[4\]~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { sram:inst|cnt_cycle[3]~49 sram:inst|cnt_cycle[4]~51 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 4.496 ns sram:inst\|cnt_cycle\[5\]~52 10 COMB LCCOMB_X19_Y22_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.607 ns) = 4.496 ns; Loc. = LCCOMB_X19_Y22_N28; Fanout = 1; COMB Node = 'sram:inst\|cnt_cycle\[5\]~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { sram:inst|cnt_cycle[4]~51 sram:inst|cnt_cycle[5]~52 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.611 ns sram:inst\|cnt_cycle\[5\] 11 REG FF_X19_Y22_N29 4 " "Info: 11: + IC(0.000 ns) + CELL(0.115 ns) = 4.611 ns; Loc. = FF_X19_Y22_N29; Fanout = 4; REG Node = 'sram:inst\|cnt_cycle\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { sram:inst|cnt_cycle[5]~52 sram:inst|cnt_cycle[5] } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 50.49 % ) " "Info: Total cell delay = 2.328 ns ( 50.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.283 ns ( 49.51 % ) " "Info: Total interconnect delay = 2.283 ns ( 49.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { sram:inst|ADDR[4] sram:inst|Equal2~173 sram:inst|Equal2~174 sram:inst|Equal2~175 sram:inst|cnt_cycle[0]~43 sram:inst|cnt_cycle[1]~45 sram:inst|cnt_cycle[2]~47 sram:inst|cnt_cycle[3]~49 sram:inst|cnt_cycle[4]~51 sram:inst|cnt_cycle[5]~52 sram:inst|cnt_cycle[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.611 ns" { sram:inst|ADDR[4] {} sram:inst|Equal2~173 {} sram:inst|Equal2~174 {} sram:inst|Equal2~175 {} sram:inst|cnt_cycle[0]~43 {} sram:inst|cnt_cycle[1]~45 {} sram:inst|cnt_cycle[2]~47 {} sram:inst|cnt_cycle[3]~49 {} sram:inst|cnt_cycle[4]~51 {} sram:inst|cnt_cycle[5]~52 {} sram:inst|cnt_cycle[5] {} } { 0.000ns 1.418ns 0.256ns 0.271ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.408ns 0.177ns 0.177ns 0.552ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_25mhz\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_25mhz 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_25mhz~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk_25mhz~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { clk_25mhz clk_25mhz~input } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.000 ns) 1.196 ns clk_25mhz~inputclkctrl 3 COMB CLKCTRL_G4 36 " "Info: 3: + IC(0.222 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G4; Fanout = 36; COMB Node = 'clk_25mhz~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.222 ns" { clk_25mhz~input clk_25mhz~inputclkctrl } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.680 ns) 2.856 ns sram:inst\|cnt_cycle\[5\] 4 REG FF_X19_Y22_N29 4 " "Info: 4: + IC(0.980 ns) + CELL(0.680 ns) = 2.856 ns; Loc. = FF_X19_Y22_N29; Fanout = 4; REG Node = 'sram:inst\|cnt_cycle\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { clk_25mhz~inputclkctrl sram:inst|cnt_cycle[5] } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 57.91 % ) " "Info: Total cell delay = 1.654 ns ( 57.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 42.09 % ) " "Info: Total interconnect delay = 1.202 ns ( 42.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|cnt_cycle[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|cnt_cycle[5] {} } { 0.000ns 0.000ns 0.222ns 0.980ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz source 2.864 ns - Longest register " "Info: - Longest clock path from clock \"clk_25mhz\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_25mhz 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_25mhz~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk_25mhz~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { clk_25mhz clk_25mhz~input } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.000 ns) 1.196 ns clk_25mhz~inputclkctrl 3 COMB CLKCTRL_G4 36 " "Info: 3: + IC(0.222 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G4; Fanout = 36; COMB Node = 'clk_25mhz~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.222 ns" { clk_25mhz~input clk_25mhz~inputclkctrl } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.680 ns) 2.864 ns sram:inst\|ADDR\[4\] 4 REG FF_X17_Y23_N23 6 " "Info: 4: + IC(0.988 ns) + CELL(0.680 ns) = 2.864 ns; Loc. = FF_X17_Y23_N23; Fanout = 6; REG Node = 'sram:inst\|ADDR\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { clk_25mhz~inputclkctrl sram:inst|ADDR[4] } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 57.75 % ) " "Info: Total cell delay = 1.654 ns ( 57.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.25 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|ADDR[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|ADDR[4] {} } { 0.000ns 0.000ns 0.222ns 0.988ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|cnt_cycle[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|cnt_cycle[5] {} } { 0.000ns 0.000ns 0.222ns 0.980ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|ADDR[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|ADDR[4] {} } { 0.000ns 0.000ns 0.222ns 0.988ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { sram:inst|ADDR[4] sram:inst|Equal2~173 sram:inst|Equal2~174 sram:inst|Equal2~175 sram:inst|cnt_cycle[0]~43 sram:inst|cnt_cycle[1]~45 sram:inst|cnt_cycle[2]~47 sram:inst|cnt_cycle[3]~49 sram:inst|cnt_cycle[4]~51 sram:inst|cnt_cycle[5]~52 sram:inst|cnt_cycle[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.611 ns" { sram:inst|ADDR[4] {} sram:inst|Equal2~173 {} sram:inst|Equal2~174 {} sram:inst|Equal2~175 {} sram:inst|cnt_cycle[0]~43 {} sram:inst|cnt_cycle[1]~45 {} sram:inst|cnt_cycle[2]~47 {} sram:inst|cnt_cycle[3]~49 {} sram:inst|cnt_cycle[4]~51 {} sram:inst|cnt_cycle[5]~52 {} sram:inst|cnt_cycle[5] {} } { 0.000ns 1.418ns 0.256ns 0.271ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.408ns 0.177ns 0.177ns 0.552ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|cnt_cycle[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|cnt_cycle[5] {} } { 0.000ns 0.000ns 0.222ns 0.980ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|ADDR[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|ADDR[4] {} } { 0.000ns 0.000ns 0.222ns 0.988ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "sram:inst\|CHECK RAM_D\[8\] clk_25mhz 5.380 ns register " "Info: tsu for register \"sram:inst\|CHECK\" (data pin = \"RAM_D\[8\]\", clock pin = \"clk_25mhz\") is 5.380 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.281 ns + Longest pin register " "Info: + Longest pin to register delay is 8.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM_D\[8\] 1 PIN PIN_103 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_103; Fanout = 1; PIN Node = 'RAM_D\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_D[8] } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 192 960 1158 208 "RAM_D\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns RAM_D\[8\]~input 2 COMB IOIBUF_X34_Y18_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOIBUF_X34_Y18_N15; Fanout = 1; COMB Node = 'RAM_D\[8\]~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { RAM_D[8] RAM_D[8]~input } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 192 960 1158 208 "RAM_D\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.966 ns) + CELL(0.491 ns) 6.451 ns sram:inst\|CHECK~141 3 COMB LCCOMB_X17_Y23_N6 1 " "Info: 3: + IC(4.966 ns) + CELL(0.491 ns) = 6.451 ns; Loc. = LCCOMB_X17_Y23_N6; Fanout = 1; COMB Node = 'sram:inst\|CHECK~141'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.457 ns" { RAM_D[8]~input sram:inst|CHECK~141 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.177 ns) 7.429 ns sram:inst\|CHECK~144 4 COMB LCCOMB_X17_Y22_N24 1 " "Info: 4: + IC(0.801 ns) + CELL(0.177 ns) = 7.429 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 1; COMB Node = 'sram:inst\|CHECK~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { sram:inst|CHECK~141 sram:inst|CHECK~144 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.435 ns) 8.166 ns sram:inst\|CHECK~150 5 COMB LCCOMB_X17_Y22_N26 1 " "Info: 5: + IC(0.302 ns) + CELL(0.435 ns) = 8.166 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 1; COMB Node = 'sram:inst\|CHECK~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { sram:inst|CHECK~144 sram:inst|CHECK~150 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 8.281 ns sram:inst\|CHECK 6 REG FF_X17_Y22_N27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 8.281 ns; Loc. = FF_X17_Y22_N27; Fanout = 2; REG Node = 'sram:inst\|CHECK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { sram:inst|CHECK~150 sram:inst|CHECK } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 26.71 % ) " "Info: Total cell delay = 2.212 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.069 ns ( 73.29 % ) " "Info: Total interconnect delay = 6.069 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.281 ns" { RAM_D[8] RAM_D[8]~input sram:inst|CHECK~141 sram:inst|CHECK~144 sram:inst|CHECK~150 sram:inst|CHECK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.281 ns" { RAM_D[8] {} RAM_D[8]~input {} sram:inst|CHECK~141 {} sram:inst|CHECK~144 {} sram:inst|CHECK~150 {} sram:inst|CHECK {} } { 0.000ns 0.000ns 4.966ns 0.801ns 0.302ns 0.000ns } { 0.000ns 0.994ns 0.491ns 0.177ns 0.435ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz destination 2.880 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_25mhz\" to destination register is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_25mhz 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_25mhz~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk_25mhz~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { clk_25mhz clk_25mhz~input } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.000 ns) 1.196 ns clk_25mhz~inputclkctrl 3 COMB CLKCTRL_G4 36 " "Info: 3: + IC(0.222 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G4; Fanout = 36; COMB Node = 'clk_25mhz~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.222 ns" { clk_25mhz~input clk_25mhz~inputclkctrl } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.680 ns) 2.880 ns sram:inst\|CHECK 4 REG FF_X17_Y22_N27 2 " "Info: 4: + IC(1.004 ns) + CELL(0.680 ns) = 2.880 ns; Loc. = FF_X17_Y22_N27; Fanout = 2; REG Node = 'sram:inst\|CHECK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { clk_25mhz~inputclkctrl sram:inst|CHECK } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 57.43 % ) " "Info: Total cell delay = 1.654 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|CHECK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|CHECK {} } { 0.000ns 0.000ns 0.222ns 1.004ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.281 ns" { RAM_D[8] RAM_D[8]~input sram:inst|CHECK~141 sram:inst|CHECK~144 sram:inst|CHECK~150 sram:inst|CHECK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.281 ns" { RAM_D[8] {} RAM_D[8]~input {} sram:inst|CHECK~141 {} sram:inst|CHECK~144 {} sram:inst|CHECK~150 {} sram:inst|CHECK {} } { 0.000ns 0.000ns 4.966ns 0.801ns 0.302ns 0.000ns } { 0.000ns 0.994ns 0.491ns 0.177ns 0.435ns 0.115ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|CHECK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|CHECK {} } { 0.000ns 0.000ns 0.222ns 1.004ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25mhz RAM_A\[3\] sram:inst\|ADDR\[3\] 10.448 ns register " "Info: tco from clock \"clk_25mhz\" to destination pin \"RAM_A\[3\]\" through register \"sram:inst\|ADDR\[3\]\" is 10.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz source 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk_25mhz\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_25mhz 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_25mhz~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk_25mhz~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { clk_25mhz clk_25mhz~input } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.000 ns) 1.196 ns clk_25mhz~inputclkctrl 3 COMB CLKCTRL_G4 36 " "Info: 3: + IC(0.222 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G4; Fanout = 36; COMB Node = 'clk_25mhz~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.222 ns" { clk_25mhz~input clk_25mhz~inputclkctrl } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.680 ns) 2.864 ns sram:inst\|ADDR\[3\] 4 REG FF_X17_Y23_N21 6 " "Info: 4: + IC(0.988 ns) + CELL(0.680 ns) = 2.864 ns; Loc. = FF_X17_Y23_N21; Fanout = 6; REG Node = 'sram:inst\|ADDR\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { clk_25mhz~inputclkctrl sram:inst|ADDR[3] } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 57.75 % ) " "Info: Total cell delay = 1.654 ns ( 57.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.25 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|ADDR[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|ADDR[3] {} } { 0.000ns 0.000ns 0.222ns 0.988ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.323 ns + Longest register pin " "Info: + Longest register to pin delay is 7.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram:inst\|ADDR\[3\] 1 REG FF_X17_Y23_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y23_N21; Fanout = 6; REG Node = 'sram:inst\|ADDR\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:inst|ADDR[3] } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(4.522 ns) 7.323 ns RAM_A\[3\]~output 2 COMB IOOBUF_X9_Y24_N9 1 " "Info: 2: + IC(2.801 ns) + CELL(4.522 ns) = 7.323 ns; Loc. = IOOBUF_X9_Y24_N9; Fanout = 1; COMB Node = 'RAM_A\[3\]~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { sram:inst|ADDR[3] RAM_A[3]~output } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 960 1157 192 "RAM_A\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.323 ns RAM_A\[3\] 3 PIN PIN_136 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 7.323 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'RAM_A\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { RAM_A[3]~output RAM_A[3] } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 960 1157 192 "RAM_A\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.522 ns ( 61.75 % ) " "Info: Total cell delay = 4.522 ns ( 61.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.801 ns ( 38.25 % ) " "Info: Total interconnect delay = 2.801 ns ( 38.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { sram:inst|ADDR[3] RAM_A[3]~output RAM_A[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { sram:inst|ADDR[3] {} RAM_A[3]~output {} RAM_A[3] {} } { 0.000ns 2.801ns 0.000ns } { 0.000ns 4.522ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|ADDR[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|ADDR[3] {} } { 0.000ns 0.000ns 0.222ns 0.988ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { sram:inst|ADDR[3] RAM_A[3]~output RAM_A[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { sram:inst|ADDR[3] {} RAM_A[3]~output {} RAM_A[3] {} } { 0.000ns 2.801ns 0.000ns } { 0.000ns 4.522ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sram:inst\|CHECK RAM_D\[2\] clk_25mhz -3.112 ns register " "Info: th for register \"sram:inst\|CHECK\" (data pin = \"RAM_D\[2\]\", clock pin = \"clk_25mhz\") is -3.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz destination 2.880 ns + Longest register " "Info: + Longest clock path from clock \"clk_25mhz\" to destination register is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_25mhz 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk_25mhz~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk_25mhz~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { clk_25mhz clk_25mhz~input } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.000 ns) 1.196 ns clk_25mhz~inputclkctrl 3 COMB CLKCTRL_G4 36 " "Info: 3: + IC(0.222 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G4; Fanout = 36; COMB Node = 'clk_25mhz~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.222 ns" { clk_25mhz~input clk_25mhz~inputclkctrl } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 176 456 624 192 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.680 ns) 2.880 ns sram:inst\|CHECK 4 REG FF_X17_Y22_N27 2 " "Info: 4: + IC(1.004 ns) + CELL(0.680 ns) = 2.880 ns; Loc. = FF_X17_Y22_N27; Fanout = 2; REG Node = 'sram:inst\|CHECK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { clk_25mhz~inputclkctrl sram:inst|CHECK } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 57.43 % ) " "Info: Total cell delay = 1.654 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|CHECK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|CHECK {} } { 0.000ns 0.000ns 0.222ns 1.004ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.204 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM_D\[2\] 1 PIN PIN_128 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_128; Fanout = 1; PIN Node = 'RAM_D\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_D[2] } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 192 960 1158 208 "RAM_D\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns RAM_D\[2\]~input 2 COMB IOIBUF_X16_Y24_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X16_Y24_N15; Fanout = 1; COMB Node = 'RAM_D\[2\]~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { RAM_D[2] RAM_D[2]~input } "NODE_NAME" } } { "test2.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/test2.bdf" { { 192 960 1158 208 "RAM_D\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.490 ns) + CELL(0.177 ns) 4.641 ns sram:inst\|CHECK~142 3 COMB LCCOMB_X17_Y22_N22 1 " "Info: 3: + IC(3.490 ns) + CELL(0.177 ns) = 4.641 ns; Loc. = LCCOMB_X17_Y22_N22; Fanout = 1; COMB Node = 'sram:inst\|CHECK~142'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.667 ns" { RAM_D[2]~input sram:inst|CHECK~142 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.398 ns) 5.352 ns sram:inst\|CHECK~144 4 COMB LCCOMB_X17_Y22_N24 1 " "Info: 4: + IC(0.313 ns) + CELL(0.398 ns) = 5.352 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 1; COMB Node = 'sram:inst\|CHECK~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { sram:inst|CHECK~142 sram:inst|CHECK~144 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.435 ns) 6.089 ns sram:inst\|CHECK~150 5 COMB LCCOMB_X17_Y22_N26 1 " "Info: 5: + IC(0.302 ns) + CELL(0.435 ns) = 6.089 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 1; COMB Node = 'sram:inst\|CHECK~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { sram:inst|CHECK~144 sram:inst|CHECK~150 } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 6.204 ns sram:inst\|CHECK 6 REG FF_X17_Y22_N27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 6.204 ns; Loc. = FF_X17_Y22_N27; Fanout = 2; REG Node = 'sram:inst\|CHECK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { sram:inst|CHECK~150 sram:inst|CHECK } "NODE_NAME" } } { "sram.vhd" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test2/sram.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 33.83 % ) " "Info: Total cell delay = 2.099 ns ( 33.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.105 ns ( 66.17 % ) " "Info: Total interconnect delay = 4.105 ns ( 66.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { RAM_D[2] RAM_D[2]~input sram:inst|CHECK~142 sram:inst|CHECK~144 sram:inst|CHECK~150 sram:inst|CHECK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { RAM_D[2] {} RAM_D[2]~input {} sram:inst|CHECK~142 {} sram:inst|CHECK~144 {} sram:inst|CHECK~150 {} sram:inst|CHECK {} } { 0.000ns 0.000ns 3.490ns 0.313ns 0.302ns 0.000ns } { 0.000ns 0.974ns 0.177ns 0.398ns 0.435ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clk_25mhz clk_25mhz~input clk_25mhz~inputclkctrl sram:inst|CHECK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clk_25mhz {} clk_25mhz~input {} clk_25mhz~inputclkctrl {} sram:inst|CHECK {} } { 0.000ns 0.000ns 0.222ns 1.004ns } { 0.000ns 0.974ns 0.000ns 0.680ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { RAM_D[2] RAM_D[2]~input sram:inst|CHECK~142 sram:inst|CHECK~144 sram:inst|CHECK~150 sram:inst|CHECK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { RAM_D[2] {} RAM_D[2]~input {} sram:inst|CHECK~142 {} sram:inst|CHECK~144 {} sram:inst|CHECK~150 {} sram:inst|CHECK {} } { 0.000ns 0.000ns 3.490ns 0.313ns 0.302ns 0.000ns } { 0.000ns 0.974ns 0.177ns 0.398ns 0.435ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:34:29 2009 " "Info: Processing ended: Fri Mar 13 16:34:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
