# systolic-array
SystemVerilog module that implements a systolic array (for matrix multiplication).

## Further Reading

### Systolic Arrays
Google TPU Performance Analysis Paper: https://arxiv.org/ftp/arxiv/papers/1704/1704.04760.pdf

MIT Eyeriss: https://people.csail.mit.edu/emer/papers/2017.01.jssc.eyeriss_design.pdf

### Hardware Design

Basejump STL: https://github.com/bespoke-silicon-group/basejump_stl

Basejump STL Getting Started: https://docs.google.com/document/d/1xA5XUzBtz_D6aSyIBQUwFk_kSUdckrfxa2uzGjMgmCU/edit#heading=h.wuakt9cc0y5m

HardFloat: http://www.jhauser.us/arithmetic/HardFloat.html


