// Seed: 415507719
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    input wor id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    output supply0 id_13
);
  wire id_15;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    output uwire id_2,
    input  tri   id_3
);
  assign id_2 = 1 > 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_8 = 0;
  wor  id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
