

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 22:11:04 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1360
LUT:           4288
FF:            5218
DSP:              3
BRAM:             0
SRL:            134
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    3.014
CP achieved post-implementation:    2.835
Timing not met
