#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Dec 08 05:10:53 2017
# Process ID: 4624
# Current directory: C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2936
# Log file: C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.xpr
INFO: [Project 1-313] Project file moved from 'D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T13/prj_MyKcu105_TI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/local_IP_TI/repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx1/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 983.969 ; gain = 303.426
update_compile_order -fileset sources_1
open_bd_design {D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd}
Adding cell -- xilinx.com:ip:jesd204_phy:3.1 - jesd204_phy
Adding cell -- xilinx.com:ip:jesd204:7.0 - jesd204_tx
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - rx_polarity
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sync_inv
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- user.org:user:leds:1.1 - leds_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_3
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_1
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_2
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:iobufs_ti:2.3 - iobufs_i
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_22
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_23
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_21
Adding cell -- ti.com:module_ref:Transport_layer_DAC38Rf82_84111:1.0 - Transport_layer_DAC38Rf82_84111_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
WARNING: [BD 41-635] Illegal Net <jesd204_rx_rx_sync>. Missing internal and external connections. Ignored
Successfully read diagram <mySystem> from BD file <D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 986.887 ; gain = 2.918
startgroup
set_property -dict [list CONFIG.C_DEFAULT_K {20}] [get_bd_cells JesdSubSys/jesd204_tx]
Sourcing the elaborate.xit file!
Calling update_contents...
Done sourcing the elaborate.xit file!
endgroup
save_bd_design
Wrote  : <D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/JesdSubSys/leds_0/in1
/JesdSubSys/leds_0/in2
/JesdSubSys/leds_0/in3
/JesdSubSys/leds_0/in5
/JesdSubSys/leds_0/in6
/JesdSubSys/leds_0/in7

Verilog Output written to : D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.v
Verilog Output written to : D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem_wrapper.v
Wrote  : <D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/jesd204_phy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/jesd204_tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/iobufs_i .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/rx_polarity .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/sync_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/dds_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/dds_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/dds_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/Transport_layer_DAC38Rf82_84111_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_1 .
Exporting to file D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hw_handoff/mySystem.hwh
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Generated Block Design Tcl file D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hw_handoff/mySystem_bd.tcl
Generated Hardware Definition File D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem.hwdef
[Fri Dec 08 05:20:42 2017] Launched synth_1...
Run output will be captured here: D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/runme.log
[Fri Dec 08 05:20:42 2017] Launched impl_1...
Run output will be captured here: D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1468.609 ; gain = 394.422
archive_project D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/KCU105_DAC38RF82_7p68G.xpr.zip -temp_dir D:/Soliton_work/temp -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Soliton_work/temp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/local_IP_TI/repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx1/Vivado/2016.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [IP_Flow 19-3571] IP 'mySystem_Transport_layer_DAC38Rf82_84111_0_1' is restricted:
* Detected changes to Module Reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'tx_link_clk_async_rstn' as interface 'tx_link_clk_async_rstn'.
INFO: [IP_Flow 19-4728] Bus Interface 'tx_link_clk_async_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'tx_link_clk' as interface 'tx_link_clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'tx_link_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'tx_link_clk_async_rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'tx_link_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/local_IP_TI/repository'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       set_property PROBES.FILE {D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1085.984 ; gain = 83.820
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9120-HSP_DT002/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Dec-08 06:59:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Dec-08 06:59:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9120-HSP_DT002/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Dec-08 06:59:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Dec-08 06:59:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9120-HSP_DT002/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Dec-08 06:59:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Dec-08 06:59:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9120-HSP_DT002/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes u_ila_0_iobufs_i_tx_sync -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Dec-08 06:59:40
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2017-Dec-08 06:59:52
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Dec-08 06:59:55
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2017-Dec-08 06:59:59
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property PROBES.FILE {D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1085.984 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9120-HSP_DT002/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
