-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_preamble_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    rx_preamble_syms_i_V_ce0 : OUT STD_LOGIC;
    rx_preamble_syms_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    rx_preamble_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    rx_preamble_syms_q_V_ce0 : OUT STD_LOGIC;
    rx_preamble_syms_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    phase_sum_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    phase_sum_i_out_ap_vld : OUT STD_LOGIC;
    phase_sum_q_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    phase_sum_q_out_ap_vld : OUT STD_LOGIC;
    g_preamble_syms_ideal_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    g_preamble_syms_ideal_i_V_ce0 : OUT STD_LOGIC;
    g_preamble_syms_ideal_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    g_preamble_syms_ideal_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    g_preamble_syms_ideal_q_V_ce0 : OUT STD_LOGIC;
    g_preamble_syms_ideal_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_3094_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3094_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3094_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_3094_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3094_p_ce : OUT STD_LOGIC );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv18_3FFE8 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111101000";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal icmp_ln237_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage4 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal reg_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln237_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_reg_973_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal a_i_V_reg_997 : STD_LOGIC_VECTOR (17 downto 0);
    signal a_q_V_1_reg_1002 : STD_LOGIC_VECTOR (17 downto 0);
    signal a_i_V_1_reg_1007 : STD_LOGIC_VECTOR (17 downto 0);
    signal a_q_V_reg_1012 : STD_LOGIC_VECTOR (17 downto 0);
    signal b_q_V_fu_239_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal b_q_V_reg_1017 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal sext_ln1168_fu_258_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1168_reg_1022 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1171_fu_262_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1171_reg_1027 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_21_fu_266_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_21_reg_1032 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1168_5_fu_286_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1168_5_reg_1037 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1171_4_fu_290_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1171_4_reg_1042 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_23_fu_294_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_23_reg_1047 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_24_fu_304_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_24_reg_1052 : STD_LOGIC_VECTOR (65 downto 0);
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal result_i_V_fu_308_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal result_i_V_reg_1057 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_91_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_326_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_reg_1069 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_25_fu_332_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_25_reg_1074 : STD_LOGIC_VECTOR (65 downto 0);
    signal icmp_ln988_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln988_reg_1079 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_9_fu_341_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_9_reg_1084 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1011_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1011_reg_1089 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1011_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1011_reg_1094 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1012_fu_488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1012_reg_1099 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1002_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_reg_1104 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln996_fu_500_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln996_reg_1109 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_q_V_fu_508_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal result_q_V_reg_1114 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln988_fu_623_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln988_reg_1120 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_94_reg_1125 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_7_fu_638_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_7_reg_1131 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln988_1_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln988_1_reg_1141 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_10_fu_653_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_10_reg_1146 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1011_1_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1011_1_reg_1151 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1011_1_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1011_1_reg_1156 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1012_1_fu_800_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1012_1_reg_1161 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1002_1_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_1_reg_1166 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln996_2_fu_812_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln996_2_reg_1171 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln988_1_fu_921_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln988_1_reg_1176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal i_10_cast_fu_226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal phase_sum_q_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_phase_sum_q_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal phase_sum_i_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_phase_sum_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal i_fu_118 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln237_fu_220_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_i_6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal grp_fu_188_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_188_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_244_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_ln737_s_fu_251_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal r_V_22_fu_272_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_ln737_2_fu_279_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_24_fu_304_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_24_fu_304_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_fu_300_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_25_fu_332_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_25_fu_332_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_Result_s_fu_346_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_92_fu_356_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_364_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln997_fu_372_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_388_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1000_fu_404_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1000_fu_408_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1000_fu_414_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln1000_fu_418_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_80_fu_424_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_57_fu_436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln999_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1000_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln997_fu_378_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1002_fu_456_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_81_fu_462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln999_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1002_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ret_V_5_fu_504_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal zext_ln1010_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1011_fu_521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1012_fu_530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln1011_fu_524_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln1012_fu_533_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_12_fu_539_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1014_fu_546_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_15_fu_549_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_21_fu_555_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_82_fu_569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1017_fu_585_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln996_fu_577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1017_fu_590_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1015_fu_565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_596_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_93_fu_603_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln756_fu_619_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_85_fu_658_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_95_fu_668_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_1_fu_676_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln997_1_fu_684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_2_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_fu_700_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1000_2_fu_716_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1000_2_fu_720_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1000_2_fu_726_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln1000_2_fu_730_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_87_fu_736_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_61_fu_748_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln999_2_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1000_1_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln997_2_fu_690_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1002_1_fu_768_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_88_fu_774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln999_1_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_2_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1002_2_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1010_1_fu_816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1011_1_fu_819_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1012_1_fu_828_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln1011_1_fu_822_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln1012_1_fu_831_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_17_fu_837_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1014_1_fu_844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_18_fu_847_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_853_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_89_fu_867_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1017_1_fu_883_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln996_2_fu_875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1017_1_fu_888_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1015_2_fu_863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_894_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_96_fu_901_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_2_fu_913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln756_1_fu_917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_mul_34s_34s_66_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (33 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        dout : OUT STD_LOGIC_VECTOR (65 downto 0) );
    end component;


    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_34s_34s_66_1_1_U90 : component qpsk_hls_top_mul_34s_34s_66_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 66)
    port map (
        din0 => shl_ln737_s_fu_251_p3,
        din1 => r_V_fu_244_p3,
        dout => r_V_21_fu_266_p2);

    mul_34s_34s_66_1_1_U91 : component qpsk_hls_top_mul_34s_34s_66_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 66)
    port map (
        din0 => shl_ln737_2_fu_279_p3,
        din1 => r_V_22_fu_272_p3,
        dout => r_V_23_fu_294_p2);

    mul_34s_34s_66_1_1_U92 : component qpsk_hls_top_mul_34s_34s_66_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 66)
    port map (
        din0 => r_V_24_fu_304_p0,
        din1 => r_V_24_fu_304_p1,
        dout => r_V_24_fu_304_p2);

    mul_34s_34s_66_1_1_U93 : component qpsk_hls_top_mul_34s_34s_66_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 66)
    port map (
        din0 => r_V_25_fu_332_p0,
        din1 => r_V_25_fu_332_p1,
        dout => r_V_25_fu_332_p2);

    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage4,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage4)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln237_fu_214_p2 = ap_const_lv1_0))) then 
                    i_fu_118 <= add_ln237_fu_220_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_118 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    phase_sum_i_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phase_sum_i_fu_114 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                phase_sum_i_fu_114 <= reg_192;
            end if; 
        end if;
    end process;

    phase_sum_q_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phase_sum_q_fu_110 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                phase_sum_q_fu_110 <= reg_192;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln237_reg_973 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                a_i_V_1_reg_1007 <= g_preamble_syms_ideal_i_V_q0;
                a_i_V_reg_997 <= rx_preamble_syms_i_V_q0;
                a_q_V_1_reg_1002 <= rx_preamble_syms_q_V_q0;
                a_q_V_reg_1012 <= g_preamble_syms_ideal_q_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln1011_1_reg_1156 <= add_ln1011_1_fu_794_p2;
                and_ln1002_1_reg_1166 <= and_ln1002_1_fu_806_p2;
                icmp_ln1011_1_reg_1151 <= icmp_ln1011_1_fu_788_p2;
                icmp_ln988_1_reg_1141 <= icmp_ln988_1_fu_648_p2;
                sub_ln1012_1_reg_1161 <= sub_ln1012_1_fu_800_p2;
                tmp_V_10_reg_1146 <= tmp_V_10_fu_653_p3;
                trunc_ln996_2_reg_1171 <= trunc_ln996_2_fu_812_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln1011_reg_1094 <= add_ln1011_fu_482_p2;
                and_ln1002_reg_1104 <= and_ln1002_fu_494_p2;
                icmp_ln1011_reg_1089 <= icmp_ln1011_fu_476_p2;
                icmp_ln237_reg_973 <= icmp_ln237_fu_214_p2;
                icmp_ln237_reg_973_pp0_iter1_reg <= icmp_ln237_reg_973;
                icmp_ln988_reg_1079 <= icmp_ln988_fu_336_p2;
                r_V_25_reg_1074 <= r_V_25_fu_332_p2;
                sub_ln1012_reg_1099 <= sub_ln1012_fu_488_p2;
                tmp_V_9_reg_1084 <= tmp_V_9_fu_341_p3;
                trunc_ln996_reg_1109 <= trunc_ln996_fu_500_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln237_reg_973 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                b_q_V_reg_1017 <= b_q_V_fu_239_p2;
                r_V_21_reg_1032 <= r_V_21_fu_266_p2;
                    sext_ln1168_reg_1022(65 downto 16) <= sext_ln1168_fu_258_p1(65 downto 16);
                    sext_ln1171_reg_1027(65 downto 16) <= sext_ln1171_fu_262_p1(65 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln237_reg_973 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                p_Result_91_reg_1063 <= ret_V_fu_300_p2(65 downto 65);
                r_V_24_reg_1052 <= r_V_24_fu_304_p2;
                result_i_V_reg_1057 <= ret_V_fu_300_p2(65 downto 48);
                tmp_V_reg_1069 <= tmp_V_fu_326_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_Result_94_reg_1125 <= ret_V_5_fu_504_p2(65 downto 65);
                result_q_V_reg_1114 <= ret_V_5_fu_504_p2(65 downto 48);
                select_ln988_reg_1120 <= select_ln988_fu_623_p3;
                tmp_V_7_reg_1131 <= tmp_V_7_fu_638_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln237_reg_973 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                r_V_23_reg_1047 <= r_V_23_fu_294_p2;
                    sext_ln1168_5_reg_1037(65 downto 16) <= sext_ln1168_5_fu_286_p1(65 downto 16);
                    sext_ln1171_4_reg_1042(65 downto 16) <= sext_ln1171_4_fu_290_p1(65 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_192 <= grp_fu_3094_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                select_ln988_1_reg_1176 <= select_ln988_1_fu_921_p3;
            end if;
        end if;
    end process;
    sext_ln1168_reg_1022(15 downto 0) <= "0000000000000000";
    sext_ln1171_reg_1027(15 downto 0) <= "0000000000000000";
    sext_ln1168_5_reg_1037(15 downto 0) <= "0000000000000000";
    sext_ln1171_4_reg_1042(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage4_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    LD_2_fu_913_p1 <= p_Result_96_fu_901_p5(32 - 1 downto 0);
    LD_fu_615_p1 <= p_Result_93_fu_603_p5(32 - 1 downto 0);
    a_2_fu_782_p2 <= (p_Result_88_fu_774_p3 or and_ln999_1_fu_762_p2);
    a_fu_470_p2 <= (p_Result_81_fu_462_p3 or and_ln999_fu_450_p2);
    add_ln1002_1_fu_768_p2 <= std_logic_vector(unsigned(trunc_ln997_2_fu_690_p1) + unsigned(ap_const_lv18_3FFE8));
    add_ln1002_fu_456_p2 <= std_logic_vector(unsigned(trunc_ln997_fu_378_p1) + unsigned(ap_const_lv18_3FFE8));
    add_ln1011_1_fu_794_p2 <= std_logic_vector(unsigned(sub_ln997_1_fu_684_p2) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln1011_fu_482_p2 <= std_logic_vector(unsigned(sub_ln997_fu_372_p2) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln1017_1_fu_888_p2 <= std_logic_vector(unsigned(sub_ln1017_1_fu_883_p2) + unsigned(select_ln996_2_fu_875_p3));
    add_ln1017_fu_590_p2 <= std_logic_vector(unsigned(sub_ln1017_fu_585_p2) + unsigned(select_ln996_fu_577_p3));
    add_ln237_fu_220_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_6) + unsigned(ap_const_lv7_1));
    and_ln1002_1_fu_806_p2 <= (xor_ln1002_2_fu_756_p2 and a_2_fu_782_p2);
    and_ln1002_fu_494_p2 <= (xor_ln1002_fu_444_p2 and a_fu_470_p2);
    and_ln999_1_fu_762_p2 <= (icmp_ln999_2_fu_710_p2 and icmp_ln1000_1_fu_742_p2);
    and_ln999_fu_450_p2 <= (icmp_ln999_fu_398_p2 and icmp_ln1000_fu_430_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone, icmp_ln237_reg_973)
    begin
        if (((icmp_ln237_reg_973 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            ap_condition_exit_pp0_iter0_stage4 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage4;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_6 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i_6 <= i_fu_118;
        end if; 
    end process;


    ap_sig_allocacmp_phase_sum_i_load_assign_proc : process(ap_enable_reg_pp0_iter2, reg_192, ap_CS_fsm_pp0_stage2, phase_sum_i_fu_114, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_phase_sum_i_load <= reg_192;
        else 
            ap_sig_allocacmp_phase_sum_i_load <= phase_sum_i_fu_114;
        end if; 
    end process;


    ap_sig_allocacmp_phase_sum_q_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, reg_192, phase_sum_q_fu_110, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            ap_sig_allocacmp_phase_sum_q_load <= reg_192;
        else 
            ap_sig_allocacmp_phase_sum_q_load <= phase_sum_q_fu_110;
        end if; 
    end process;

    b_q_V_fu_239_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(a_q_V_reg_1012));
    bitcast_ln756_1_fu_917_p1 <= LD_2_fu_913_p1;
    bitcast_ln756_fu_619_p1 <= LD_fu_615_p1;
    g_preamble_syms_ideal_i_V_address0 <= i_10_cast_fu_226_p1(6 - 1 downto 0);

    g_preamble_syms_ideal_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_preamble_syms_ideal_i_V_ce0 <= ap_const_logic_1;
        else 
            g_preamble_syms_ideal_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_preamble_syms_ideal_q_V_address0 <= i_10_cast_fu_226_p1(6 - 1 downto 0);

    g_preamble_syms_ideal_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_preamble_syms_ideal_q_V_ce0 <= ap_const_logic_1;
        else 
            g_preamble_syms_ideal_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_188_p0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_sig_allocacmp_phase_sum_q_load, ap_block_pp0_stage4, ap_sig_allocacmp_phase_sum_i_load, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_fu_188_p0 <= ap_sig_allocacmp_phase_sum_q_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_188_p0 <= ap_sig_allocacmp_phase_sum_i_load;
            else 
                grp_fu_188_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_188_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_188_p1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, select_ln988_reg_1120, select_ln988_1_reg_1176, ap_block_pp0_stage4, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_fu_188_p1 <= select_ln988_1_reg_1176;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_188_p1 <= select_ln988_reg_1120;
            else 
                grp_fu_188_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_188_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_3094_p_ce <= ap_const_logic_1;
    grp_fu_3094_p_din0 <= grp_fu_188_p0;
    grp_fu_3094_p_din1 <= grp_fu_188_p1;
    grp_fu_3094_p_opcode <= ap_const_lv2_0;
    i_10_cast_fu_226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_6),64));
    icmp_ln1000_1_fu_742_p2 <= "0" when (p_Result_87_fu_736_p2 = ap_const_lv18_0) else "1";
    icmp_ln1000_fu_430_p2 <= "0" when (p_Result_80_fu_424_p2 = ap_const_lv18_0) else "1";
    icmp_ln1011_1_fu_788_p2 <= "1" when (signed(lsb_index_2_fu_694_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1011_fu_476_p2 <= "1" when (signed(lsb_index_fu_382_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln237_fu_214_p2 <= "1" when (ap_sig_allocacmp_i_6 = ap_const_lv7_40) else "0";
    icmp_ln988_1_fu_648_p2 <= "1" when (result_q_V_reg_1114 = ap_const_lv18_0) else "0";
    icmp_ln988_fu_336_p2 <= "1" when (result_i_V_reg_1057 = ap_const_lv18_0) else "0";
    icmp_ln999_2_fu_710_p2 <= "1" when (signed(tmp_60_fu_700_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln999_fu_398_p2 <= "1" when (signed(tmp_fu_388_p4) > signed(ap_const_lv31_0)) else "0";
    
    l_1_fu_676_p3_proc : process(p_Result_95_fu_668_p3)
    begin
        l_1_fu_676_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_95_fu_668_p3(i) = '1' then
                l_1_fu_676_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    
    l_fu_364_p3_proc : process(p_Result_92_fu_356_p3)
    begin
        l_fu_364_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_92_fu_356_p3(i) = '1' then
                l_fu_364_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lsb_index_2_fu_694_p2 <= std_logic_vector(unsigned(sub_ln997_1_fu_684_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lsb_index_fu_382_p2 <= std_logic_vector(unsigned(sub_ln997_fu_372_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln1000_2_fu_730_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv18_3FFFF),to_integer(unsigned('0' & zext_ln1000_2_fu_726_p1(18-1 downto 0)))));
    lshr_ln1000_fu_418_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv18_3FFFF),to_integer(unsigned('0' & zext_ln1000_fu_414_p1(18-1 downto 0)))));
    lshr_ln1011_1_fu_822_p2 <= std_logic_vector(shift_right(unsigned(zext_ln1010_1_fu_816_p1),to_integer(unsigned('0' & zext_ln1011_1_fu_819_p1(31-1 downto 0)))));
    lshr_ln1011_fu_524_p2 <= std_logic_vector(shift_right(unsigned(zext_ln1010_fu_518_p1),to_integer(unsigned('0' & zext_ln1011_fu_521_p1(31-1 downto 0)))));
    m_12_fu_539_p3 <= 
        lshr_ln1011_fu_524_p2 when (icmp_ln1011_reg_1089(0) = '1') else 
        shl_ln1012_fu_533_p2;
    m_15_fu_549_p2 <= std_logic_vector(unsigned(m_12_fu_539_p3) + unsigned(zext_ln1014_fu_546_p1));
    m_17_fu_837_p3 <= 
        lshr_ln1011_1_fu_822_p2 when (icmp_ln1011_1_reg_1151(0) = '1') else 
        shl_ln1012_1_fu_831_p2;
    m_18_fu_847_p2 <= std_logic_vector(unsigned(m_17_fu_837_p3) + unsigned(zext_ln1014_1_fu_844_p1));
    m_21_fu_555_p4 <= m_15_fu_549_p2(63 downto 1);
    m_fu_853_p4 <= m_18_fu_847_p2(63 downto 1);
    p_Result_80_fu_424_p2 <= (tmp_V_9_fu_341_p3 and lshr_ln1000_fu_418_p2);
    p_Result_81_fu_462_p3 <= tmp_V_9_fu_341_p3(to_integer(unsigned(add_ln1002_fu_456_p2)) downto to_integer(unsigned(add_ln1002_fu_456_p2))) when (to_integer(unsigned(add_ln1002_fu_456_p2)) >= 0 and to_integer(unsigned(add_ln1002_fu_456_p2)) <=17) else "-";
    p_Result_82_fu_569_p3 <= m_15_fu_549_p2(25 downto 25);
    
    p_Result_85_fu_658_p4_proc : process(tmp_V_10_fu_653_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(18+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(18+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable p_Result_85_fu_658_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(18 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_11(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_10_fu_653_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(18-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(18-1-unsigned(ap_const_lv32_11(5-1 downto 0)));
            for p_Result_85_fu_658_p4_i in 0 to 18-1 loop
                v0_cpy(p_Result_85_fu_658_p4_i) := tmp_V_10_fu_653_p3(18-1-p_Result_85_fu_658_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(18-1 downto 0)))));
        res_mask := res_mask(18-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_85_fu_658_p4 <= resvalue(18-1 downto 0);
    end process;

    p_Result_87_fu_736_p2 <= (tmp_V_10_fu_653_p3 and lshr_ln1000_2_fu_730_p2);
    p_Result_88_fu_774_p3 <= tmp_V_10_fu_653_p3(to_integer(unsigned(add_ln1002_1_fu_768_p2)) downto to_integer(unsigned(add_ln1002_1_fu_768_p2))) when (to_integer(unsigned(add_ln1002_1_fu_768_p2)) >= 0 and to_integer(unsigned(add_ln1002_1_fu_768_p2)) <=17) else "-";
    p_Result_89_fu_867_p3 <= m_18_fu_847_p2(25 downto 25);
    p_Result_92_fu_356_p3 <= (ap_const_lv14_3FFF & p_Result_s_fu_346_p4);
    p_Result_93_fu_603_p5 <= (zext_ln1015_fu_565_p1(63 downto 32) & tmp_5_fu_596_p3 & zext_ln1015_fu_565_p1(22 downto 0));
    p_Result_95_fu_668_p3 <= (ap_const_lv14_3FFF & p_Result_85_fu_658_p4);
    p_Result_96_fu_901_p5 <= (zext_ln1015_2_fu_863_p1(63 downto 32) & tmp_6_fu_894_p3 & zext_ln1015_2_fu_863_p1(22 downto 0));
    
    p_Result_s_fu_346_p4_proc : process(tmp_V_9_fu_341_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(18+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(18+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable p_Result_s_fu_346_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(18 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_11(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_9_fu_341_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(18-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(18-1-unsigned(ap_const_lv32_11(5-1 downto 0)));
            for p_Result_s_fu_346_p4_i in 0 to 18-1 loop
                v0_cpy(p_Result_s_fu_346_p4_i) := tmp_V_9_fu_341_p3(18-1-p_Result_s_fu_346_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(18-1 downto 0)))));
        res_mask := res_mask(18-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_346_p4 <= resvalue(18-1 downto 0);
    end process;

    phase_sum_i_out <= phase_sum_i_fu_114;

    phase_sum_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage4, icmp_ln237_reg_973_pp0_iter1_reg, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln237_reg_973_pp0_iter1_reg = ap_const_lv1_1))) then 
            phase_sum_i_out_ap_vld <= ap_const_logic_1;
        else 
            phase_sum_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    phase_sum_q_out <= phase_sum_q_fu_110;

    phase_sum_q_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage4, icmp_ln237_reg_973_pp0_iter1_reg, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln237_reg_973_pp0_iter1_reg = ap_const_lv1_1))) then 
            phase_sum_q_out_ap_vld <= ap_const_logic_1;
        else 
            phase_sum_q_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_V_22_fu_272_p3 <= (a_q_V_1_reg_1002 & ap_const_lv16_0);
    r_V_24_fu_304_p0 <= sext_ln1171_4_reg_1042(34 - 1 downto 0);
    r_V_24_fu_304_p1 <= sext_ln1168_reg_1022(34 - 1 downto 0);
    r_V_25_fu_332_p0 <= sext_ln1171_reg_1027(34 - 1 downto 0);
    r_V_25_fu_332_p1 <= sext_ln1168_5_reg_1037(34 - 1 downto 0);
    r_V_fu_244_p3 <= (a_i_V_reg_997 & ap_const_lv16_0);
    result_i_V_fu_308_p4 <= ret_V_fu_300_p2(65 downto 48);
    result_q_V_fu_508_p4 <= ret_V_5_fu_504_p2(65 downto 48);
    ret_V_5_fu_504_p2 <= std_logic_vector(unsigned(r_V_24_reg_1052) + unsigned(r_V_25_reg_1074));
    ret_V_fu_300_p2 <= std_logic_vector(unsigned(r_V_21_reg_1032) - unsigned(r_V_23_reg_1047));
    rx_preamble_syms_i_V_address0 <= i_10_cast_fu_226_p1(6 - 1 downto 0);

    rx_preamble_syms_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_preamble_syms_i_V_ce0 <= ap_const_logic_1;
        else 
            rx_preamble_syms_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rx_preamble_syms_q_V_address0 <= i_10_cast_fu_226_p1(6 - 1 downto 0);

    rx_preamble_syms_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_preamble_syms_q_V_ce0 <= ap_const_logic_1;
        else 
            rx_preamble_syms_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln988_1_fu_921_p3 <= 
        ap_const_lv32_0 when (icmp_ln988_1_reg_1141(0) = '1') else 
        bitcast_ln756_1_fu_917_p1;
    select_ln988_fu_623_p3 <= 
        ap_const_lv32_0 when (icmp_ln988_reg_1079(0) = '1') else 
        bitcast_ln756_fu_619_p1;
    select_ln996_2_fu_875_p3 <= 
        ap_const_lv8_7F when (p_Result_89_fu_867_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln996_fu_577_p3 <= 
        ap_const_lv8_7F when (p_Result_82_fu_569_p3(0) = '1') else 
        ap_const_lv8_7E;
        sext_ln1168_5_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_22_fu_272_p3),66));

        sext_ln1168_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_244_p3),66));

        sext_ln1171_4_fu_290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_2_fu_279_p3),66));

        sext_ln1171_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_s_fu_251_p3),66));

    shl_ln1012_1_fu_831_p2 <= std_logic_vector(shift_left(unsigned(zext_ln1010_1_fu_816_p1),to_integer(unsigned('0' & zext_ln1012_1_fu_828_p1(31-1 downto 0)))));
    shl_ln1012_fu_533_p2 <= std_logic_vector(shift_left(unsigned(zext_ln1010_fu_518_p1),to_integer(unsigned('0' & zext_ln1012_fu_530_p1(31-1 downto 0)))));
    shl_ln737_2_fu_279_p3 <= (b_q_V_reg_1017 & ap_const_lv16_0);
    shl_ln737_s_fu_251_p3 <= (a_i_V_1_reg_1007 & ap_const_lv16_0);
    sub_ln1000_2_fu_720_p2 <= std_logic_vector(unsigned(ap_const_lv5_B) - unsigned(trunc_ln1000_2_fu_716_p1));
    sub_ln1000_fu_408_p2 <= std_logic_vector(unsigned(ap_const_lv5_B) - unsigned(trunc_ln1000_fu_404_p1));
    sub_ln1012_1_fu_800_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln997_1_fu_684_p2));
    sub_ln1012_fu_488_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln997_fu_372_p2));
    sub_ln1017_1_fu_883_p2 <= std_logic_vector(unsigned(ap_const_lv8_2) - unsigned(trunc_ln996_2_reg_1171));
    sub_ln1017_fu_585_p2 <= std_logic_vector(unsigned(ap_const_lv8_2) - unsigned(trunc_ln996_reg_1109));
    sub_ln997_1_fu_684_p2 <= std_logic_vector(unsigned(ap_const_lv32_12) - unsigned(l_1_fu_676_p3));
    sub_ln997_fu_372_p2 <= std_logic_vector(unsigned(ap_const_lv32_12) - unsigned(l_fu_364_p3));
    tmp_57_fu_436_p3 <= lsb_index_fu_382_p2(31 downto 31);
    tmp_5_fu_596_p3 <= (p_Result_91_reg_1063 & add_ln1017_fu_590_p2);
    tmp_60_fu_700_p4 <= lsb_index_2_fu_694_p2(31 downto 1);
    tmp_61_fu_748_p3 <= lsb_index_2_fu_694_p2(31 downto 31);
    tmp_6_fu_894_p3 <= (p_Result_94_reg_1125 & add_ln1017_1_fu_888_p2);
    tmp_V_10_fu_653_p3 <= 
        tmp_V_7_reg_1131 when (p_Result_94_reg_1125(0) = '1') else 
        result_q_V_reg_1114;
    tmp_V_7_fu_638_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(result_q_V_fu_508_p4));
    tmp_V_9_fu_341_p3 <= 
        tmp_V_reg_1069 when (p_Result_91_reg_1063(0) = '1') else 
        result_i_V_reg_1057;
    tmp_V_fu_326_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(result_i_V_fu_308_p4));
    tmp_fu_388_p4 <= lsb_index_fu_382_p2(31 downto 1);
    trunc_ln1000_2_fu_716_p1 <= sub_ln997_1_fu_684_p2(5 - 1 downto 0);
    trunc_ln1000_fu_404_p1 <= sub_ln997_fu_372_p2(5 - 1 downto 0);
    trunc_ln996_2_fu_812_p1 <= l_1_fu_676_p3(8 - 1 downto 0);
    trunc_ln996_fu_500_p1 <= l_fu_364_p3(8 - 1 downto 0);
    trunc_ln997_2_fu_690_p1 <= sub_ln997_1_fu_684_p2(18 - 1 downto 0);
    trunc_ln997_fu_378_p1 <= sub_ln997_fu_372_p2(18 - 1 downto 0);
    xor_ln1002_2_fu_756_p2 <= (tmp_61_fu_748_p3 xor ap_const_lv1_1);
    xor_ln1002_fu_444_p2 <= (tmp_57_fu_436_p3 xor ap_const_lv1_1);
    zext_ln1000_2_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1000_2_fu_720_p2),18));
    zext_ln1000_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1000_fu_408_p2),18));
    zext_ln1010_1_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_10_reg_1146),64));
    zext_ln1010_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_9_reg_1084),64));
    zext_ln1011_1_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1011_1_reg_1156),64));
    zext_ln1011_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1011_reg_1094),64));
    zext_ln1012_1_fu_828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1012_1_reg_1161),64));
    zext_ln1012_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1012_reg_1099),64));
    zext_ln1014_1_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1002_1_reg_1166),64));
    zext_ln1014_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1002_reg_1104),64));
    zext_ln1015_2_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_853_p4),64));
    zext_ln1015_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_21_fu_555_p4),64));
end behav;
