
*** Running vivado
    with args -log module5_hw_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source module5_hw_xbar_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source module5_hw_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2740.594 ; gain = 2.016 ; free physical = 2914 ; free virtual = 22630
Command: synth_design -top module5_hw_xbar_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.039 ; gain = 0.000 ; free physical = 1788 ; free virtual = 18468
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'module5_hw_xbar_0' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_xbar_0/synth/module5_hw_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (4#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' (5#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (6#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' (6#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (8#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' (9#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (10#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'module5_hw_xbar_0' (11#1) [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_xbar_0/synth/module5_hw_xbar_0.v:59]
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2745.039 ; gain = 0.000 ; free physical = 1848 ; free virtual = 18578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2745.039 ; gain = 0.000 ; free physical = 2049 ; free virtual = 18868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2745.039 ; gain = 0.000 ; free physical = 2049 ; free virtual = 18868
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.039 ; gain = 0.000 ; free physical = 2046 ; free virtual = 18865
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_xbar_0/module5_hw_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_xbar_0/module5_hw_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/thayerfs/home/f00436n/engs62/module5/module5/module5.runs/module5_hw_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/thayerfs/home/f00436n/engs62/module5/module5/module5.runs/module5_hw_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.566 ; gain = 0.000 ; free physical = 1675 ; free virtual = 18504
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2869.566 ; gain = 0.000 ; free physical = 1665 ; free virtual = 18494
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1845 ; free virtual = 18708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1845 ; free virtual = 18708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /thayerfs/home/f00436n/engs62/module5/module5/module5.runs/module5_hw_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1843 ; free virtual = 18706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1841 ; free virtual = 18705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/thayerfs/home/f00436n/engs62/module5/module5/module5.gen/sources_1/bd/module5_hw/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1659 ; free virtual = 18533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 945 ; free virtual = 18008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1157 ; free virtual = 18220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1108 ; free virtual = 18171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1976 ; free virtual = 19073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1976 ; free virtual = 19073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1972 ; free virtual = 19069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1972 ; free virtual = 19069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1974 ; free virtual = 19071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1973 ; free virtual = 19070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     8|
|3     |LUT3 |    39|
|4     |LUT4 |    49|
|5     |LUT5 |    33|
|6     |LUT6 |    42|
|7     |FDRE |   131|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 1973 ; free virtual = 19070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2869.566 ; gain = 0.000 ; free physical = 2035 ; free virtual = 19124
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.566 ; gain = 124.527 ; free physical = 2034 ; free virtual = 19125
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.566 ; gain = 0.000 ; free physical = 2131 ; free virtual = 19224
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.566 ; gain = 0.000 ; free physical = 2081 ; free virtual = 19163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d81ca96d
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:02:03 . Memory (MB): peak = 2869.566 ; gain = 128.973 ; free physical = 2282 ; free virtual = 19364
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f00436n/engs62/module5/module5/module5.runs/module5_hw_xbar_0_synth_1/module5_hw_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP module5_hw_xbar_0, cache-ID = 92cc7e61f03b7b70
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f00436n/engs62/module5/module5/module5.runs/module5_hw_xbar_0_synth_1/module5_hw_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file module5_hw_xbar_0_utilization_synth.rpt -pb module5_hw_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  2 16:46:08 2022...
