<stg><name>myproject</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="12" to="13">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="13" to="14">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="14" to="15">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="15" to="16">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="16" to="17">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="17" to="18">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
:9  %layer2_out_0_V = alloca [2848 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer2_out_0_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
:10  %layer2_out_1_V = alloca [2848 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer2_out_1_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
:11  %layer2_out_2_V = alloca [2848 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer2_out_2_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
:12  %layer2_out_3_V = alloca [2848 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer2_out_3_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:13  %layer2_out_4_V = alloca [2848 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer2_out_4_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
:14  %layer2_out_5_V = alloca [2848 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer2_out_5_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
:15  %layer2_out_6_V = alloca [2848 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer2_out_6_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
:16  %layer2_out_7_V = alloca [2848 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer2_out_7_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="64">
<![CDATA[
:17  %layer3_out_0_V = alloca [2848 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer3_out_0_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="64">
<![CDATA[
:18  %layer3_out_1_V = alloca [2848 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer3_out_1_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="64">
<![CDATA[
:19  %layer3_out_2_V = alloca [2848 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer3_out_2_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="64">
<![CDATA[
:20  %layer3_out_3_V = alloca [2848 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer3_out_3_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="64">
<![CDATA[
:21  %layer3_out_4_V = alloca [2848 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer3_out_4_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="64">
<![CDATA[
:22  %layer3_out_5_V = alloca [2848 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer3_out_5_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="64">
<![CDATA[
:23  %layer3_out_6_V = alloca [2848 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer3_out_6_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="64">
<![CDATA[
:24  %layer3_out_7_V = alloca [2848 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer3_out_7_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
:25  %layer4_out_0_V = alloca [704 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer4_out_0_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
:26  %layer4_out_1_V = alloca [704 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer4_out_1_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
:27  %layer4_out_2_V = alloca [704 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer4_out_2_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
:28  %layer4_out_3_V = alloca [704 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer4_out_3_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
:29  %layer4_out_4_V = alloca [704 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer4_out_4_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
:30  %layer4_out_5_V = alloca [704 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer4_out_5_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
:31  %layer4_out_6_V = alloca [704 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer4_out_6_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
:32  %layer4_out_7_V = alloca [704 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer4_out_7_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
:33  %layer6_out_0_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
:34  %layer6_out_1_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer6_out_1_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
:35  %layer6_out_2_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer6_out_2_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
:36  %layer6_out_3_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer6_out_3_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:37  %layer6_out_4_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer6_out_4_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
:38  %layer6_out_5_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer6_out_5_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:39  %layer6_out_6_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer6_out_6_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
:40  %layer6_out_7_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer6_out_7_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="64">
<![CDATA[
:41  %layer7_out_0_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer7_out_0_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="64">
<![CDATA[
:42  %layer7_out_1_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer7_out_1_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="64">
<![CDATA[
:43  %layer7_out_2_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer7_out_2_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="64">
<![CDATA[
:44  %layer7_out_3_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer7_out_3_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="64">
<![CDATA[
:45  %layer7_out_4_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer7_out_4_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="64">
<![CDATA[
:46  %layer7_out_5_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer7_out_5_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="64">
<![CDATA[
:47  %layer7_out_6_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer7_out_6_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="64">
<![CDATA[
:48  %layer7_out_7_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer7_out_7_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
:49  %layer8_out_0_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer8_out_0_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
:50  %layer8_out_1_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer8_out_1_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
:51  %layer8_out_2_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer8_out_2_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
:52  %layer8_out_3_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer8_out_3_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
:53  %layer8_out_4_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer8_out_4_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
:54  %layer8_out_5_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer8_out_5_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
:55  %layer8_out_6_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer8_out_6_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
:56  %layer8_out_7_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer8_out_7_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="64">
<![CDATA[
:57  %layer9_out_0_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer9_out_0_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="64">
<![CDATA[
:58  %layer9_out_1_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer9_out_1_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="64">
<![CDATA[
:59  %layer9_out_2_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer9_out_2_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="64">
<![CDATA[
:60  %layer9_out_3_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer9_out_3_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="64">
<![CDATA[
:61  %layer9_out_4_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer9_out_4_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="64">
<![CDATA[
:62  %layer9_out_5_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer9_out_5_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="64">
<![CDATA[
:63  %layer9_out_6_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer9_out_6_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="64">
<![CDATA[
:64  %layer9_out_7_V = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="layer9_out_7_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
:65  %layer10_out_0_V = alloca [2 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer10_out_0_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
:66  %layer10_out_1_V = alloca [2 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer10_out_1_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
:67  %layer10_out_2_V = alloca [2 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer10_out_2_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="4320" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
:70  call fastcc void @"conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>"(i4320* %conv2d_1_input_V, [2848 x i16]* %layer2_out_0_V, [2848 x i16]* %layer2_out_1_V, [2848 x i16]* %layer2_out_2_V, [2848 x i16]* %layer2_out_3_V, [2848 x i16]* %layer2_out_4_V, [2848 x i16]* %layer2_out_5_V, [2848 x i16]* %layer2_out_6_V, [2848 x i16]* %layer2_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="4320" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
:70  call fastcc void @"conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>"(i4320* %conv2d_1_input_V, [2848 x i16]* %layer2_out_0_V, [2848 x i16]* %layer2_out_1_V, [2848 x i16]* %layer2_out_2_V, [2848 x i16]* %layer2_out_3_V, [2848 x i16]* %layer2_out_4_V, [2848 x i16]* %layer2_out_5_V, [2848 x i16]* %layer2_out_6_V, [2848 x i16]* %layer2_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
:71  call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>"([2848 x i16]* %layer2_out_0_V, [2848 x i16]* %layer2_out_1_V, [2848 x i16]* %layer2_out_2_V, [2848 x i16]* %layer2_out_3_V, [2848 x i16]* %layer2_out_4_V, [2848 x i16]* %layer2_out_5_V, [2848 x i16]* %layer2_out_6_V, [2848 x i16]* %layer2_out_7_V, [2848 x i15]* %layer3_out_0_V, [2848 x i15]* %layer3_out_1_V, [2848 x i15]* %layer3_out_2_V, [2848 x i15]* %layer3_out_3_V, [2848 x i15]* %layer3_out_4_V, [2848 x i15]* %layer3_out_5_V, [2848 x i15]* %layer3_out_6_V, [2848 x i15]* %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
:71  call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>"([2848 x i16]* %layer2_out_0_V, [2848 x i16]* %layer2_out_1_V, [2848 x i16]* %layer2_out_2_V, [2848 x i16]* %layer2_out_3_V, [2848 x i16]* %layer2_out_4_V, [2848 x i16]* %layer2_out_5_V, [2848 x i16]* %layer2_out_6_V, [2848 x i16]* %layer2_out_7_V, [2848 x i15]* %layer3_out_0_V, [2848 x i15]* %layer3_out_1_V, [2848 x i15]* %layer3_out_2_V, [2848 x i15]* %layer3_out_3_V, [2848 x i15]* %layer3_out_4_V, [2848 x i15]* %layer3_out_5_V, [2848 x i15]* %layer3_out_6_V, [2848 x i15]* %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
:72  call fastcc void @"pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>"([2848 x i15]* %layer3_out_0_V, [2848 x i15]* %layer3_out_1_V, [2848 x i15]* %layer3_out_2_V, [2848 x i15]* %layer3_out_3_V, [2848 x i15]* %layer3_out_4_V, [2848 x i15]* %layer3_out_5_V, [2848 x i15]* %layer3_out_6_V, [2848 x i15]* %layer3_out_7_V, [704 x i16]* %layer4_out_0_V, [704 x i16]* %layer4_out_1_V, [704 x i16]* %layer4_out_2_V, [704 x i16]* %layer4_out_3_V, [704 x i16]* %layer4_out_4_V, [704 x i16]* %layer4_out_5_V, [704 x i16]* %layer4_out_6_V, [704 x i16]* %layer4_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
:72  call fastcc void @"pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>"([2848 x i15]* %layer3_out_0_V, [2848 x i15]* %layer3_out_1_V, [2848 x i15]* %layer3_out_2_V, [2848 x i15]* %layer3_out_3_V, [2848 x i15]* %layer3_out_4_V, [2848 x i15]* %layer3_out_5_V, [2848 x i15]* %layer3_out_6_V, [2848 x i15]* %layer3_out_7_V, [704 x i16]* %layer4_out_0_V, [704 x i16]* %layer4_out_1_V, [704 x i16]* %layer4_out_2_V, [704 x i16]* %layer4_out_3_V, [704 x i16]* %layer4_out_4_V, [704 x i16]* %layer4_out_5_V, [704 x i16]* %layer4_out_6_V, [704 x i16]* %layer4_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
:73  call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>"([704 x i16]* %layer4_out_0_V, [704 x i16]* %layer4_out_1_V, [704 x i16]* %layer4_out_2_V, [704 x i16]* %layer4_out_3_V, [704 x i16]* %layer4_out_4_V, [704 x i16]* %layer4_out_5_V, [704 x i16]* %layer4_out_6_V, [704 x i16]* %layer4_out_7_V, [16 x i16]* %layer6_out_0_V, [16 x i16]* %layer6_out_1_V, [16 x i16]* %layer6_out_2_V, [16 x i16]* %layer6_out_3_V, [16 x i16]* %layer6_out_4_V, [16 x i16]* %layer6_out_5_V, [16 x i16]* %layer6_out_6_V, [16 x i16]* %layer6_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
:73  call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>"([704 x i16]* %layer4_out_0_V, [704 x i16]* %layer4_out_1_V, [704 x i16]* %layer4_out_2_V, [704 x i16]* %layer4_out_3_V, [704 x i16]* %layer4_out_4_V, [704 x i16]* %layer4_out_5_V, [704 x i16]* %layer4_out_6_V, [704 x i16]* %layer4_out_7_V, [16 x i16]* %layer6_out_0_V, [16 x i16]* %layer6_out_1_V, [16 x i16]* %layer6_out_2_V, [16 x i16]* %layer6_out_3_V, [16 x i16]* %layer6_out_4_V, [16 x i16]* %layer6_out_5_V, [16 x i16]* %layer6_out_6_V, [16 x i16]* %layer6_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
:74  call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>"([16 x i16]* %layer6_out_0_V, [16 x i16]* %layer6_out_1_V, [16 x i16]* %layer6_out_2_V, [16 x i16]* %layer6_out_3_V, [16 x i16]* %layer6_out_4_V, [16 x i16]* %layer6_out_5_V, [16 x i16]* %layer6_out_6_V, [16 x i16]* %layer6_out_7_V, [16 x i15]* %layer7_out_0_V, [16 x i15]* %layer7_out_1_V, [16 x i15]* %layer7_out_2_V, [16 x i15]* %layer7_out_3_V, [16 x i15]* %layer7_out_4_V, [16 x i15]* %layer7_out_5_V, [16 x i15]* %layer7_out_6_V, [16 x i15]* %layer7_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
:74  call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>"([16 x i16]* %layer6_out_0_V, [16 x i16]* %layer6_out_1_V, [16 x i16]* %layer6_out_2_V, [16 x i16]* %layer6_out_3_V, [16 x i16]* %layer6_out_4_V, [16 x i16]* %layer6_out_5_V, [16 x i16]* %layer6_out_6_V, [16 x i16]* %layer6_out_7_V, [16 x i15]* %layer7_out_0_V, [16 x i15]* %layer7_out_1_V, [16 x i15]* %layer7_out_2_V, [16 x i15]* %layer7_out_3_V, [16 x i15]* %layer7_out_4_V, [16 x i15]* %layer7_out_5_V, [16 x i15]* %layer7_out_6_V, [16 x i15]* %layer7_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
:75  call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>"([16 x i15]* %layer7_out_0_V, [16 x i15]* %layer7_out_1_V, [16 x i15]* %layer7_out_2_V, [16 x i15]* %layer7_out_3_V, [16 x i15]* %layer7_out_4_V, [16 x i15]* %layer7_out_5_V, [16 x i15]* %layer7_out_6_V, [16 x i15]* %layer7_out_7_V, [16 x i16]* %layer8_out_0_V, [16 x i16]* %layer8_out_1_V, [16 x i16]* %layer8_out_2_V, [16 x i16]* %layer8_out_3_V, [16 x i16]* %layer8_out_4_V, [16 x i16]* %layer8_out_5_V, [16 x i16]* %layer8_out_6_V, [16 x i16]* %layer8_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
:75  call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>"([16 x i15]* %layer7_out_0_V, [16 x i15]* %layer7_out_1_V, [16 x i15]* %layer7_out_2_V, [16 x i15]* %layer7_out_3_V, [16 x i15]* %layer7_out_4_V, [16 x i15]* %layer7_out_5_V, [16 x i15]* %layer7_out_6_V, [16 x i15]* %layer7_out_7_V, [16 x i16]* %layer8_out_0_V, [16 x i16]* %layer8_out_1_V, [16 x i16]* %layer8_out_2_V, [16 x i16]* %layer8_out_3_V, [16 x i16]* %layer8_out_4_V, [16 x i16]* %layer8_out_5_V, [16 x i16]* %layer8_out_6_V, [16 x i16]* %layer8_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
:76  call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>"([16 x i16]* %layer8_out_0_V, [16 x i16]* %layer8_out_1_V, [16 x i16]* %layer8_out_2_V, [16 x i16]* %layer8_out_3_V, [16 x i16]* %layer8_out_4_V, [16 x i16]* %layer8_out_5_V, [16 x i16]* %layer8_out_6_V, [16 x i16]* %layer8_out_7_V, [16 x i15]* %layer9_out_0_V, [16 x i15]* %layer9_out_1_V, [16 x i15]* %layer9_out_2_V, [16 x i15]* %layer9_out_3_V, [16 x i15]* %layer9_out_4_V, [16 x i15]* %layer9_out_5_V, [16 x i15]* %layer9_out_6_V, [16 x i15]* %layer9_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
:76  call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>"([16 x i16]* %layer8_out_0_V, [16 x i16]* %layer8_out_1_V, [16 x i16]* %layer8_out_2_V, [16 x i16]* %layer8_out_3_V, [16 x i16]* %layer8_out_4_V, [16 x i16]* %layer8_out_5_V, [16 x i16]* %layer8_out_6_V, [16 x i16]* %layer8_out_7_V, [16 x i15]* %layer9_out_0_V, [16 x i15]* %layer9_out_1_V, [16 x i15]* %layer9_out_2_V, [16 x i15]* %layer9_out_3_V, [16 x i15]* %layer9_out_4_V, [16 x i15]* %layer9_out_5_V, [16 x i15]* %layer9_out_6_V, [16 x i15]* %layer9_out_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
:77  call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>"([16 x i15]* %layer9_out_0_V, [16 x i15]* %layer9_out_1_V, [16 x i15]* %layer9_out_2_V, [16 x i15]* %layer9_out_3_V, [16 x i15]* %layer9_out_4_V, [16 x i15]* %layer9_out_5_V, [16 x i15]* %layer9_out_6_V, [16 x i15]* %layer9_out_7_V, [2 x i16]* %layer10_out_0_V, [2 x i16]* %layer10_out_1_V, [2 x i16]* %layer10_out_2_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
:77  call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>"([16 x i15]* %layer9_out_0_V, [16 x i15]* %layer9_out_1_V, [16 x i15]* %layer9_out_2_V, [16 x i15]* %layer9_out_3_V, [16 x i15]* %layer9_out_4_V, [16 x i15]* %layer9_out_5_V, [16 x i15]* %layer9_out_6_V, [16 x i15]* %layer9_out_7_V, [2 x i16]* %layer10_out_0_V, [2 x i16]* %layer10_out_1_V, [2 x i16]* %layer10_out_2_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="94" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
:78  call fastcc void @"softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>"([2 x i16]* %layer10_out_0_V, [2 x i16]* %layer10_out_1_V, [2 x i16]* %layer10_out_2_V, i16* %layer11_out_0_V, i16* %layer11_out_1_V, i16* %layer11_out_2_V, i16* %layer11_out_3_V, i16* %layer11_out_4_V, i16* %layer11_out_5_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_5_V), !map !233

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_4_V), !map !239

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_3_V), !map !245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_2_V), !map !251

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_1_V), !map !257

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_0_V), !map !263

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4320">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4320* %conv2d_1_input_V), !map !269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="4320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecInterface(i4320* %conv2d_1_input_V, [7 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_0_V, i16* %layer11_out_1_V, i16* %layer11_out_2_V, i16* %layer11_out_3_V, i16* %layer11_out_4_V, i16* %layer11_out_5_V, [7 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
:78  call fastcc void @"softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>"([2 x i16]* %layer10_out_0_V, [2 x i16]* %layer10_out_1_V, [2 x i16]* %layer10_out_2_V, i16* %layer11_out_0_V, i16* %layer11_out_1_V, i16* %layer11_out_2_V, i16* %layer11_out_3_V, i16* %layer11_out_4_V, i16* %layer11_out_5_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
:79  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
