-- Project:   RTOS_28_MAY_2014
-- Generated: 07/01/2014 10:30:58
-- 

ENTITY RTOS_28_MAY_2014 IS
    PORT(
        BFG1_SEL(0)_PAD : OUT std_ulogic;
        BICM_SEL(0)_PAD : OUT std_ulogic;
        BSRC_IMP_SEL(0)_PAD : OUT std_ulogic;
        CSN(0)_PAD : OUT std_ulogic;
        DEC_INT(0)_PAD : OUT std_ulogic;
        ECLK(0)_PAD : IN std_ulogic;
        ECS(0)_PAD : IN std_ulogic;
        EMISO(0)_PAD : OUT std_ulogic;
        EMOSI(0)_PAD : IN std_ulogic;
        EN_CHA(0)_PAD : IN std_ulogic;
        EN_CHB(0)_PAD : IN std_ulogic;
        EN_SW1(0)_PAD : IN std_ulogic;
        GPIO0_5V(0)_PAD : OUT std_ulogic;
        GPIO5(0)_PAD : OUT std_ulogic;
        K1_SENSE(0)_PAD : IN std_ulogic;
        K2_SENSE(0)_PAD : IN std_ulogic;
        KEY(0)_PAD : IN std_ulogic;
        Key1_0(0)_PAD : IN std_ulogic;
        Key1_1(0)_PAD : IN std_ulogic;
        Key1_2(0)_PAD : IN std_ulogic;
        Key2_0(0)_PAD : IN std_ulogic;
        Key2_1(0)_PAD : IN std_ulogic;
        Key2_2(0)_PAD : IN std_ulogic;
        MISO(0)_PAD : IN std_ulogic;
        MOSI(0)_PAD : OUT std_ulogic;
        MUXASEL(0)_PAD : OUT std_ulogic;
        MUXSEL_B0(0)_PAD : OUT std_ulogic;
        MUXSEL_B1(0)_PAD : OUT std_ulogic;
        PC_VI_2SEL0(0)_PAD : OUT std_ulogic;
        PC_VI_2SEL1(0)_PAD : OUT std_ulogic;
        PSoC_INT0(0)_PAD : OUT std_ulogic;
        PSoC_INT1(0)_PAD : OUT std_ulogic;
        PWM_Out(0)_PAD : OUT std_ulogic;
        RS232_RX(0)_PAD : IN std_ulogic;
        RS232_TX(0)_PAD : OUT std_ulogic;
        SCK(0)_PAD : OUT std_ulogic;
        SRC_0(0)_PAD : OUT std_ulogic;
        SRC_1(0)_PAD : OUT std_ulogic;
        SRC_2(0)_PAD : OUT std_ulogic;
        SRC_3(0)_PAD : OUT std_ulogic;
        SRC_4(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_Vio1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vusb OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vddd OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio3 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vdda OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio2 OF __DEFAULT__ : ENTITY IS 5e0;
END RTOS_28_MAY_2014;

ARCHITECTURE __DEFAULT__ OF RTOS_28_MAY_2014 IS
    SIGNAL BFG1_SEL(0)__PA : bit;
    SIGNAL BICM_SEL(0)__PA : bit;
    SIGNAL BSRC_IMP_SEL(0)__PA : bit;
    SIGNAL CSN(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL \ClockBlock_XTAL 32kHz\ : bit;
    SIGNAL DEC_INT(0)__PA : bit;
    SIGNAL ECLK(0)__PA : bit;
    SIGNAL ECS(0)__PA : bit;
    SIGNAL EMISO(0)__PA : bit;
    SIGNAL EMOSI(0)__PA : bit;
    SIGNAL EN_CHA(0)__PA : bit;
    SIGNAL EN_CHB(0)__PA : bit;
    SIGNAL EN_SW1(0)__PA : bit;
    SIGNAL GPIO0_5V(0)__PA : bit;
    SIGNAL GPIO5(0)__PA : bit;
    SIGNAL K1_SENSE(0)__PA : bit;
    SIGNAL K2_SENSE(0)__PA : bit;
    SIGNAL KEY(0)__PA : bit;
    SIGNAL Key1_0(0)__PA : bit;
    SIGNAL Key1_1(0)__PA : bit;
    SIGNAL Key1_2(0)__PA : bit;
    SIGNAL Key2_0(0)__PA : bit;
    SIGNAL Key2_1(0)__PA : bit;
    SIGNAL Key2_2(0)__PA : bit;
    SIGNAL MISO(0)__PA : bit;
    SIGNAL MOSI(0)__PA : bit;
    SIGNAL MUXASEL(0)__PA : bit;
    SIGNAL MUXSEL_B0(0)__PA : bit;
    SIGNAL MUXSEL_B1(0)__PA : bit;
    SIGNAL Net_106 : bit;
    ATTRIBUTE placement_force OF Net_106 : SIGNAL IS "U(3,2,B)0";
    SIGNAL Net_114 : bit;
    ATTRIBUTE global_signal OF Net_114 : SIGNAL IS true;
    SIGNAL Net_114_local : bit;
    SIGNAL Net_125 : bit;
    ATTRIBUTE placement_force OF Net_125 : SIGNAL IS "U(1,2,B)2";
    SIGNAL Net_126 : bit;
    ATTRIBUTE placement_force OF Net_126 : SIGNAL IS "U(3,1,A)1";
    SIGNAL Net_135 : bit;
    SIGNAL Net_137 : bit;
    SIGNAL Net_142 : bit;
    SIGNAL Net_181 : bit;
    SIGNAL Net_182 : bit;
    SIGNAL Net_183 : bit;
    ATTRIBUTE global_signal OF Net_183 : SIGNAL IS true;
    SIGNAL Net_183_local : bit;
    SIGNAL Net_224 : bit;
    SIGNAL Net_225 : bit;
    SIGNAL Net_226 : bit;
    SIGNAL Net_227 : bit;
    SIGNAL Net_250 : bit;
    ATTRIBUTE placement_force OF Net_250 : SIGNAL IS "U(0,1,A)0";
    SIGNAL Net_31 : bit;
    SIGNAL Net_50 : bit;
    SIGNAL Net_51 : bit;
    ATTRIBUTE placement_force OF Net_51 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_80 : bit;
    ATTRIBUTE placement_force OF Net_80 : SIGNAL IS "U(1,3,B)2";
    SIGNAL Net_84 : bit;
    SIGNAL Net_85 : bit;
    SIGNAL Net_86 : bit;
    SIGNAL Net_93 : bit;
    ATTRIBUTE global_signal OF Net_93 : SIGNAL IS true;
    SIGNAL Net_93_local : bit;
    SIGNAL Net_96 : bit;
    ATTRIBUTE global_signal OF Net_96 : SIGNAL IS true;
    SIGNAL Net_96_local : bit;
    SIGNAL PC_VI_2SEL0(0)__PA : bit;
    SIGNAL PC_VI_2SEL1(0)__PA : bit;
    SIGNAL PSoC_INT0(0)__PA : bit;
    SIGNAL PSoC_INT1(0)__PA : bit;
    SIGNAL PWM_Out(0)__PA : bit;
    SIGNAL RS232_RX(0)__PA : bit;
    SIGNAL RS232_TX(0)__PA : bit;
    SIGNAL SCK(0)__PA : bit;
    SIGNAL SRC_0(0)__PA : bit;
    SIGNAL SRC_1(0)__PA : bit;
    SIGNAL SRC_2(0)__PA : bit;
    SIGNAL SRC_3(0)__PA : bit;
    SIGNAL SRC_4(0)__PA : bit;
    SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM:PWMUDB:control_0\ : bit;
    SIGNAL \PWM:PWMUDB:control_1\ : bit;
    SIGNAL \PWM:PWMUDB:control_2\ : bit;
    SIGNAL \PWM:PWMUDB:control_3\ : bit;
    SIGNAL \PWM:PWMUDB:control_4\ : bit;
    SIGNAL \PWM:PWMUDB:control_5\ : bit;
    SIGNAL \PWM:PWMUDB:control_6\ : bit;
    SIGNAL \PWM:PWMUDB:control_7\ : bit;
    SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:count_enable\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:count_stored_i\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:prevCompare\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:reload\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:status_0\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:status_2\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:status_3\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:underflow\ : bit;
    SIGNAL \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \QuadDecoder:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Net_1203\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \QuadDecoder:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Net_1251\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \QuadDecoder:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Net_1251_split\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \QuadDecoder:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Net_1260\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \QuadDecoder:Net_283\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Net_283\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \QuadDecoder:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Net_530\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \QuadDecoder:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:Net_611\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \QuadDecoder:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:error\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \QuadDecoder:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \QuadDecoder:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \QuadDecoder:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \QuadDecoder:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:quad_A_filt\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \QuadDecoder:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \QuadDecoder:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \QuadDecoder:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \QuadDecoder:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:quad_B_filt\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \QuadDecoder:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:state_0\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \QuadDecoder:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDecoder:bQuadDec:state_1\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:cnt_enable\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM:BSPIM:count_0\ : bit;
    SIGNAL \SPIM:BSPIM:count_1\ : bit;
    SIGNAL \SPIM:BSPIM:count_2\ : bit;
    SIGNAL \SPIM:BSPIM:count_3\ : bit;
    SIGNAL \SPIM:BSPIM:count_4\ : bit;
    SIGNAL \SPIM:BSPIM:count_5\ : bit;
    SIGNAL \SPIM:BSPIM:count_6\ : bit;
    SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:ld_ident\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \SPIM:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:load_cond\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:load_rx_data\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:rx_status_6\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \SPIM:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_0\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \SPIM:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_1\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \SPIM:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_2\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:tx_status_0\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:tx_status_4\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \SPIM:Net_276\ : bit;
    ATTRIBUTE global_signal OF \SPIM:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM:Net_276_local\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:byte_complete\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:byte_complete\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:count_0\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:count_1\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:count_2\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:count_3\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:count_4\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:count_5\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:count_6\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:dpcounter_one\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:dpcounter_one\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:inv_ss\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:inv_ss\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:miso_from_dp\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:rx_status_4\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:tx_load\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:tx_load\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:es3:SPISlave:tx_status_0\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \SPIS:BSPIS:es3:SPISlave:tx_status_1\ : bit;
    SIGNAL \SPIS:Net_81\ : bit;
    ATTRIBUTE global_signal OF \SPIS:Net_81\ : SIGNAL IS true;
    SIGNAL \SPIS:Net_81_local\ : bit;
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:counter_load_not\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_0\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_1\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \UART:BUART:pollcount_1_split\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_1_split\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \UART:BUART:rx_break_detect\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_break_detect\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_count7_bit8_wire\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_count_3\ : bit;
    SIGNAL \UART:BUART:rx_count_4\ : bit;
    SIGNAL \UART:BUART:rx_count_5\ : bit;
    SIGNAL \UART:BUART:rx_count_6\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_counter_load\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_last\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_load_fifo\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_postpoll\ : SIGNAL IS "U(1,1,A)1";
    ATTRIBUTE soft OF \UART:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_0\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \UART:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_1\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \UART:BUART:rx_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2_split\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_3\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \UART:BUART:rx_status_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_1\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_3\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_4\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_5\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk_enable_pre\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_1\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_2\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_0\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_2\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__PWM_Out_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__PWM_Out_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ce0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cl0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.z0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ff0__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ce1__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cl1__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.z1__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ff1__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.co_msb__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.sol_msb__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cfbo__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1.sor__sig\ : bit;
    SIGNAL \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF BFG1_SEL(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF BFG1_SEL(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF BICM_SEL(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF BICM_SEL(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF BSRC_IMP_SEL(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF BSRC_IMP_SEL(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF CSN(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF CSN(0) : LABEL IS "P5[4]";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF DEC_INT(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF DEC_INT(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF ECLK(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF ECLK(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF ECS(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF ECS(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF EMISO(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF EMISO(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF EMOSI(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF EMOSI(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF EN_CHA(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF EN_CHA(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF EN_CHB(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF EN_CHB(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF EN_SW1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF EN_SW1(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF GPIO0_5V(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF GPIO0_5V(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF GPIO5(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF GPIO5(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF K1_SENSE(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF K1_SENSE(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF K2_SENSE(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF K2_SENSE(0) : LABEL IS "P4[1]";
    ATTRIBUTE Location OF KEY : LABEL IS "F(PICU,5)";
    ATTRIBUTE lib_model OF KEY(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF KEY(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF Key1_0(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Key1_0(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Key1_1(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Key1_1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Key1_2(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Key1_2(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Key2_0(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Key2_0(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF Key2_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Key2_1(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF Key2_2(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Key2_2(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF MISO(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF MISO(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF MOSI(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF MOSI(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF MUXASEL(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF MUXASEL(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF MUXSEL_B0(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF MUXSEL_B0(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF MUXSEL_B1(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF MUXSEL_B1(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Net_106 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_106 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_125 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_125 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_126 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_126 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_250 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_250 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_51 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_51 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_80 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_80 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF PC_VI_2SEL0(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF PC_VI_2SEL0(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF PC_VI_2SEL1(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF PC_VI_2SEL1(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF PSoC_INT0(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF PSoC_INT0(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF PSoC_INT1(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF PSoC_INT1(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF PWM_Out(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF PWM_Out(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF RS232_RX(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF RS232_RX(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF RS232_TX(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF RS232_TX(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF SCK(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF SCK(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF SRC_0(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF SRC_0(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF SRC_1(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF SRC_1(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF SRC_2(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF SRC_2(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF SRC_3(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF SRC_3(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF SRC_4(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF SRC_4(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \PWM:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:count_enable\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:count_enable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:count_stored_i\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:count_stored_i\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:prevCompare\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:prevCompare\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:reload\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:reload\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:status_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:status_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:status_3\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:status_3\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDecoder:Net_1203\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \QuadDecoder:Net_1203\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:Net_1251\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \QuadDecoder:Net_1251\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDecoder:Net_1251_split\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \QuadDecoder:Net_1251_split\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDecoder:Net_1260\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \QuadDecoder:Net_1260\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:Net_283\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \QuadDecoder:Net_283\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadDecoder:Net_530\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \QuadDecoder:Net_530\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDecoder:Net_611\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \QuadDecoder:Net_611\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:Stsreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:error\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:error\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:quad_A_filt\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:quad_A_filt\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:quad_B_filt\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:quad_B_filt\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:state_0\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:state_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDecoder:bQuadDec:state_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \QuadDecoder:bQuadDec:state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \RTX51:ISR\ : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \SPIM:BSPIM:BitCounter\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:ld_ident\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \SPIM:BSPIM:ld_ident\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_cond\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \SPIM:BSPIM:load_cond\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_1\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_2\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:BitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:RxStsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:RxStsReg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:TxStsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:TxStsReg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:byte_complete\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:byte_complete\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:dpcounter_one\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:dpcounter_one\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:inv_ss\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:inv_ss\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:rx_status_4\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:rx_status_4\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:sync_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:sync_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:sync_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:sync_4\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:tx_load\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:tx_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:es3:SPISlave:tx_status_0\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \SPIS:BSPIS:es3:SPISlave:tx_status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \SPIS:RxInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \SPIS:TxInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \UART:BUART:counter_load_not\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_0\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \UART:BUART:pollcount_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \UART:BUART:pollcount_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1_split\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \UART:BUART:pollcount_1_split\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_break_detect\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART:BUART:rx_break_detect\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_count7_bit8_wire\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \UART:BUART:rx_count7_bit8_wire\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART:BUART:rx_counter_load\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \UART:BUART:rx_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART:BUART:rx_load_fifo\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \UART:BUART:rx_postpoll\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \UART:BUART:rx_state_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_1\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART:BUART:rx_state_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2_split\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2_split\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART:BUART:rx_state_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_1\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART:BUART:rx_status_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART:BUART:rx_status_3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART:BUART:rx_status_4\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART:BUART:rx_status_5\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxSts\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxSts\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \UART:BUART:tx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \UART:BUART:tx_state_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \UART:BUART:tx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \UART:BUART:tx_status_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \UART:BUART:tx_status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \UART:BUART:txn\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \UART:RXInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \UART:TXInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF isr : LABEL IS "[IntrHod=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF isr_QD : LABEL IS "[IntrHod=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF k_isr : LABEL IS "[IntrHod=(0)][IntrId=(9)]";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8lcdcell
        PORT (
            common_0 : OUT std_ulogic;
            common_1 : OUT std_ulogic;
            common_2 : OUT std_ulogic;
            common_3 : OUT std_ulogic;
            common_4 : OUT std_ulogic;
            common_5 : OUT std_ulogic;
            common_6 : OUT std_ulogic;
            common_7 : OUT std_ulogic;
            common_8 : OUT std_ulogic;
            common_9 : OUT std_ulogic;
            common_10 : OUT std_ulogic;
            common_11 : OUT std_ulogic;
            common_12 : OUT std_ulogic;
            common_13 : OUT std_ulogic;
            common_14 : OUT std_ulogic;
            common_15 : OUT std_ulogic;
            segment_0 : OUT std_ulogic;
            segment_1 : OUT std_ulogic;
            segment_2 : OUT std_ulogic;
            segment_3 : OUT std_ulogic;
            segment_4 : OUT std_ulogic;
            segment_5 : OUT std_ulogic;
            segment_6 : OUT std_ulogic;
            segment_7 : OUT std_ulogic;
            segment_8 : OUT std_ulogic;
            segment_9 : OUT std_ulogic;
            segment_10 : OUT std_ulogic;
            segment_11 : OUT std_ulogic;
            segment_12 : OUT std_ulogic;
            segment_13 : OUT std_ulogic;
            segment_14 : OUT std_ulogic;
            segment_15 : OUT std_ulogic;
            segment_16 : OUT std_ulogic;
            segment_17 : OUT std_ulogic;
            segment_18 : OUT std_ulogic;
            segment_19 : OUT std_ulogic;
            segment_20 : OUT std_ulogic;
            segment_21 : OUT std_ulogic;
            segment_22 : OUT std_ulogic;
            segment_23 : OUT std_ulogic;
            segment_24 : OUT std_ulogic;
            segment_25 : OUT std_ulogic;
            segment_26 : OUT std_ulogic;
            segment_27 : OUT std_ulogic;
            segment_28 : OUT std_ulogic;
            segment_29 : OUT std_ulogic;
            segment_30 : OUT std_ulogic;
            segment_31 : OUT std_ulogic;
            segment_32 : OUT std_ulogic;
            segment_33 : OUT std_ulogic;
            segment_34 : OUT std_ulogic;
            segment_35 : OUT std_ulogic;
            segment_36 : OUT std_ulogic;
            segment_37 : OUT std_ulogic;
            segment_38 : OUT std_ulogic;
            segment_39 : OUT std_ulogic;
            segment_40 : OUT std_ulogic;
            segment_41 : OUT std_ulogic;
            segment_42 : OUT std_ulogic;
            segment_43 : OUT std_ulogic;
            segment_44 : OUT std_ulogic;
            segment_45 : OUT std_ulogic;
            segment_46 : OUT std_ulogic;
            segment_47 : OUT std_ulogic;
            segment_48 : OUT std_ulogic;
            segment_49 : OUT std_ulogic;
            segment_50 : OUT std_ulogic;
            segment_51 : OUT std_ulogic;
            segment_52 : OUT std_ulogic;
            segment_53 : OUT std_ulogic;
            segment_54 : OUT std_ulogic;
            segment_55 : OUT std_ulogic;
            segment_56 : OUT std_ulogic;
            segment_57 : OUT std_ulogic;
            segment_58 : OUT std_ulogic;
            segment_59 : OUT std_ulogic;
            segment_60 : OUT std_ulogic;
            segment_61 : OUT std_ulogic;
            segment_62 : OUT std_ulogic;
            segment_63 : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8pmcell
        PORT (
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8spcifcell
        PORT (
            spcif_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8wdtcell
        PORT (
            wdt_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            dsi_out : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4anapumpcell
        PORT (
            pump_clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic;
            clk1 : IN std_ulogic;
            clk2 : IN std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac7cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac8cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4ctbmblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4halfuabcell
        PORT (
            clock : IN std_ulogic;
            comp : OUT std_ulogic;
            ctrl : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompcell
        PORT (
            cmpout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4rsbcell
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl0 : IN std_ulogic;
            swctrl1 : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarmuxcell
    END COMPONENT;
    COMPONENT p4tempcell
    END COMPONENT;
    COMPONENT p4vrefcell
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT ssccell
        PORT (
            rst_n : IN std_ulogic;
            scli : IN std_ulogic;
            sdai : IN std_ulogic;
            csel : IN std_ulogic;
            sclo : OUT std_ulogic;
            sdao : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    BFG1_SEL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6f7bd6d2-138d-4f50-8cb8-70cb447adbbc",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P2_3",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BFG1_SEL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BFG1_SEL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BFG1_SEL(0)__PA,
            oe => open,
            pad_in => BFG1_SEL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BICM_SEL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f8112fcc-2ef5-4729-9687-9dfa7fd03a1a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P2_2",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BICM_SEL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BICM_SEL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BICM_SEL(0)__PA,
            oe => open,
            pad_in => BICM_SEL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BSRC_IMP_SEL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "24d4bfbe-db0d-4c38-8fe4-0866aa070a98",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P6_3",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BSRC_IMP_SEL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BSRC_IMP_SEL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BSRC_IMP_SEL(0)__PA,
            oe => open,
            pad_in => BSRC_IMP_SEL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CSN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "28013135-f2dc-4c2b-b4d3-95ec3191fc91",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P5_4",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CSN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CSN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CSN(0)__PA,
            oe => open,
            pad_in => CSN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => \ClockBlock_XTAL 32kHz\,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_114,
            dclk_0 => Net_114_local,
            dclk_glb_1 => \SPIM:Net_276\,
            dclk_1 => \SPIM:Net_276_local\,
            dclk_glb_2 => \SPIS:Net_81\,
            dclk_2 => \SPIS:Net_81_local\,
            dclk_glb_3 => Net_183,
            dclk_3 => Net_183_local,
            dclk_glb_4 => Net_96,
            dclk_4 => Net_96_local,
            dclk_glb_5 => Net_93,
            dclk_5 => Net_93_local);

    DEC_INT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f12b650f-23f6-462b-9482-9273c7c5824a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P3_2",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DEC_INT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DEC_INT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DEC_INT(0)__PA,
            oe => open,
            pad_in => DEC_INT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ECLK:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3d40b97b-5bd5-4fdc-9ff6-b95f65f13168",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P12_6",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ECLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ECLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ECLK(0)__PA,
            oe => open,
            fb => Net_226,
            pad_in => ECLK(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ECS:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5672327a-0ab9-460b-9eef-32dbd45e75eb",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P12_7",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ECS(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ECS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ECS(0)__PA,
            oe => open,
            fb => Net_227,
            pad_in => ECS(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMISO:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P1_7",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => EMISO(0)__PA,
            oe => open,
            pin_input => Net_250,
            pad_out => EMISO(0)_PAD,
            pad_in => EMISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMOSI:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "7c7f0d59-812b-48c2-8065-02b4a9f21637",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P1_2",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    EMOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => EMOSI(0)__PA,
            oe => open,
            fb => Net_224,
            pad_in => EMOSI(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EN_CHA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P6_5",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    EN_CHA(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EN_CHA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => EN_CHA(0)__PA,
            oe => open,
            fb => Net_181,
            pad_in => EN_CHA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EN_CHB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0ca64453-8c60-4126-bc1a-400b43cf97eb",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P6_6",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    EN_CHB(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EN_CHB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => EN_CHB(0)__PA,
            oe => open,
            fb => Net_182,
            pad_in => EN_CHB(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EN_SW1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5a4c77fa-90ad-4cb7-825e-39aca92c2e6a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P6_7",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    EN_SW1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EN_SW1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => EN_SW1(0)__PA,
            oe => open,
            fb => Net_142,
            pad_in => EN_SW1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO0_5V:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "588a58e6-2c40-4113-afb0-94d6ee8ba6dc",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P15_5",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GPIO0_5V(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO0_5V",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO0_5V(0)__PA,
            oe => open,
            pad_in => GPIO0_5V(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d29ad299-7973-4ae1-970d-8dd725ba8d46",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P3_3",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GPIO5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO5(0)__PA,
            oe => open,
            pin_input => Net_142,
            pad_out => GPIO5(0)_PAD,
            pad_in => GPIO5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    K1_SENSE:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "b1e78f47-1874-445b-a657-af1937ac8ec6",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P0_3",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    K1_SENSE(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "K1_SENSE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => K1_SENSE(0)__PA,
            oe => open,
            pad_in => K1_SENSE(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    K2_SENSE:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "daa5d3db-a568-415f-9af1-008491e08d93",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P4_1",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    K2_SENSE(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "K2_SENSE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => K2_SENSE(0)__PA,
            oe => open,
            pad_in => K2_SENSE(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    KEY:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e793b87f-231c-4875-8411-f0ab1b32618e",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "INT",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => Net_31,
            in_clock => open);

    KEY(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "KEY",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => KEY(0)__PA,
            oe => open,
            pad_in => KEY(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Key1_0:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "782cffc8-e08a-4fc6-8b08-5f85463bc209",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P0_2",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Key1_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Key1_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Key1_0(0)__PA,
            oe => open,
            pad_in => Key1_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Key1_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "33b1eafa-3446-44aa-8fa7-2428d3a2e817",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P0_1",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Key1_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Key1_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Key1_1(0)__PA,
            oe => open,
            pad_in => Key1_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Key1_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e279a327-a366-4fae-aa3a-5915859a5ffc",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P0_0",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Key1_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Key1_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Key1_2(0)__PA,
            oe => open,
            pad_in => Key1_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Key2_0:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c951c333-2f18-4f62-af00-ecab975bfcb8",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P4_0",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Key2_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Key2_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Key2_0(0)__PA,
            oe => open,
            pad_in => Key2_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Key2_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "da0fd470-42a2-4694-9a38-777076a7d0a6",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P12_3",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Key2_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Key2_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Key2_1(0)__PA,
            oe => open,
            pad_in => Key2_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Key2_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a9f97e31-6382-4f47-84d1-6303f9965640",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P12_2",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Key2_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Key2_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Key2_2(0)__PA,
            oe => open,
            pad_in => Key2_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "19ef526a-9840-4990-a5e2-7bce2dce6231",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P5_7",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MISO(0)__PA,
            oe => open,
            fb => Net_50,
            pad_in => MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5d77d687-a708-44c5-9f11-55c3265f57c2",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P5_6",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOSI(0)__PA,
            oe => open,
            pin_input => Net_51,
            pad_out => MOSI(0)_PAD,
            pad_in => MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MUXASEL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9671c9c4-02b1-4b94-b943-f6917264a99b",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P2_1",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MUXASEL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MUXASEL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MUXASEL(0)__PA,
            oe => open,
            pad_in => MUXASEL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MUXSEL_B0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7aff57b7-e70c-4070-9e1e-313ca3bafb88",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P3_4",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MUXSEL_B0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MUXSEL_B0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MUXSEL_B0(0)__PA,
            oe => open,
            pad_in => MUXSEL_B0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MUXSEL_B1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "51155da6-5b53-49dd-827e-03cf98b02d29",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P3_5",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MUXSEL_B1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MUXSEL_B1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MUXSEL_B1(0)__PA,
            oe => open,
            pad_in => MUXSEL_B1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_106:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_106,
            clock_0 => Net_96,
            main_0 => \PWM:PWMUDB:control_7\,
            main_1 => \PWM:PWMUDB:cmp1_less\);

    Net_125:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)")
        PORT MAP(
            q => Net_125,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => Net_125);

    Net_126:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)")
        PORT MAP(
            q => Net_126,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => Net_126);

    Net_250:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => Net_250,
            main_0 => Net_227,
            main_1 => \SPIS:BSPIS:es3:SPISlave:miso_from_dp\);

    Net_51:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)")
        PORT MAP(
            q => Net_51,
            clock_0 => \SPIM:Net_276\,
            main_0 => Net_51,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\,
            main_4 => \SPIM:BSPIM:mosi_from_dp\,
            main_5 => \SPIM:BSPIM:count_4\,
            main_6 => \SPIM:BSPIM:count_3\,
            main_7 => \SPIM:BSPIM:count_2\,
            main_8 => \SPIM:BSPIM:count_1\,
            main_9 => \SPIM:BSPIM:count_0\,
            main_10 => \SPIM:BSPIM:ld_ident\);

    Net_80:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_80,
            main_0 => \UART:BUART:txn\);

    PC_VI_2SEL0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "65d6d37b-95d1-4b13-8ff7-b963ce58facc",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P2_5",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PC_VI_2SEL0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PC_VI_2SEL0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PC_VI_2SEL0(0)__PA,
            oe => open,
            pad_in => PC_VI_2SEL0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PC_VI_2SEL1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "10901b01-c8f1-4868-992b-de8287fe3630",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P2_4",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PC_VI_2SEL1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PC_VI_2SEL1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PC_VI_2SEL1(0)__PA,
            oe => open,
            pad_in => PC_VI_2SEL1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSoC_INT0:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5c94cdf0-73a7-44c7-ba22-3be8b31f4e19",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P3_7",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSoC_INT0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSoC_INT0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSoC_INT0(0)__PA,
            oe => open,
            pad_in => PSoC_INT0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSoC_INT1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "59209ee3-fcf6-420a-aff5-b264959c42ad",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P3_6",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSoC_INT1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSoC_INT1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSoC_INT1(0)__PA,
            oe => open,
            pad_in => PSoC_INT1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "04a8b6e7-7a03-4626-bfa7-b540dea020e0",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_Out(0)__PA,
            oe => open,
            pin_input => Net_106,
            pad_out => PWM_Out(0)_PAD,
            pad_in => PWM_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS232_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2d118b82-384f-45e3-994a-55cde1a92086",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RS232_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS232_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RS232_RX(0)__PA,
            oe => open,
            fb => Net_84,
            pad_in => RS232_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS232_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8500d760-3a2b-4585-949e-ff48d4a78d86",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RS232_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS232_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RS232_TX(0)__PA,
            oe => open,
            pin_input => Net_80,
            pad_out => RS232_TX(0)_PAD,
            pad_in => RS232_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dcae9ff5-f906-4e86-b8b6-fafeb70eaf6d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P5_5",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SCK(0)__PA,
            oe => open,
            pin_input => Net_125,
            pad_out => SCK(0)_PAD,
            pad_in => SCK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRC_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d636cf97-5d8c-4624-9881-69a9b74d6a40",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P2_6",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRC_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRC_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SRC_0(0)__PA,
            oe => open,
            pad_in => SRC_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRC_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "636d6cab-ffb1-4727-aca5-46663e6151d5",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P2_7",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRC_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRC_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SRC_1(0)__PA,
            oe => open,
            pad_in => SRC_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRC_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7b54ef18-7de8-4201-811f-531fdb419310",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P12_4",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRC_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRC_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SRC_2(0)__PA,
            oe => open,
            pad_in => SRC_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRC_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ad548724-deaa-44da-8480-519b46c7ad9c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P12_5",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRC_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRC_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SRC_3(0)__PA,
            oe => open,
            pad_in => SRC_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SRC_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bc7c2d9c-1412-43c0-82b2-3bd480b0d492",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "P6_4",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SRC_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SRC_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SRC_4(0)__PA,
            oe => open,
            pad_in => SRC_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_96,
            control_7 => \PWM:PWMUDB:control_7\,
            control_6 => \PWM:PWMUDB:control_6\,
            control_5 => \PWM:PWMUDB:control_5\,
            control_4 => \PWM:PWMUDB:control_4\,
            control_3 => \PWM:PWMUDB:control_3\,
            control_2 => \PWM:PWMUDB:control_2\,
            control_1 => \PWM:PWMUDB:control_1\,
            control_0 => \PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM:PWMUDB:runmode_enable\,
            main_0 => \PWM:PWMUDB:control_7\,
            clock_0 => Net_96);

    \PWM:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_96,
            cs_addr_2 => \PWM:PWMUDB:tc_i\,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\,
            cl0_comb => \PWM:PWMUDB:cmp1_less\,
            z0_comb => \PWM:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDecoder:Cnt8:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:count_enable\,
            main_0 => \QuadDecoder:Cnt8:CounterUDB:control_7\,
            main_1 => \QuadDecoder:Cnt8:CounterUDB:count_stored_i\,
            main_2 => \QuadDecoder:Net_1203\);

    \QuadDecoder:Cnt8:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:count_stored_i\,
            main_0 => \QuadDecoder:Net_1203\,
            clock_0 => Net_183);

    \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\,
            main_0 => \QuadDecoder:Cnt8:CounterUDB:overflow\,
            clock_0 => Net_183);

    \QuadDecoder:Cnt8:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:prevCompare\,
            main_0 => \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\,
            clock_0 => Net_183);

    \QuadDecoder:Cnt8:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:reload\,
            main_0 => \QuadDecoder:Net_1260\,
            main_1 => \QuadDecoder:Cnt8:CounterUDB:overflow\,
            main_2 => \QuadDecoder:Cnt8:CounterUDB:underflow\);

    \QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_183,
            cs_addr_2 => \QuadDecoder:Net_1251\,
            cs_addr_1 => \QuadDecoder:Cnt8:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDecoder:Cnt8:CounterUDB:reload\,
            z0_comb => \QuadDecoder:Cnt8:CounterUDB:underflow\,
            f0_comb => \QuadDecoder:Cnt8:CounterUDB:overflow\,
            ce1_comb => \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDecoder:Cnt8:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDecoder:Cnt8:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_183,
            control_7 => \QuadDecoder:Cnt8:CounterUDB:control_7\,
            control_6 => \QuadDecoder:Cnt8:CounterUDB:control_6\,
            control_5 => \QuadDecoder:Cnt8:CounterUDB:control_5\,
            control_4 => \QuadDecoder:Cnt8:CounterUDB:control_4\,
            control_3 => \QuadDecoder:Cnt8:CounterUDB:control_3\,
            control_2 => \QuadDecoder:Cnt8:CounterUDB:control_2\,
            control_1 => \QuadDecoder:Cnt8:CounterUDB:control_1\,
            control_0 => \QuadDecoder:Cnt8:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            reset => \QuadDecoder:Net_1260\,
            clock => Net_183,
            status_6 => \QuadDecoder:Cnt8:CounterUDB:status_6\,
            status_5 => \QuadDecoder:Cnt8:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDecoder:Cnt8:CounterUDB:status_3\,
            status_2 => \QuadDecoder:Cnt8:CounterUDB:status_2\,
            status_1 => \QuadDecoder:Cnt8:CounterUDB:underflow\,
            status_0 => \QuadDecoder:Cnt8:CounterUDB:status_0\);

    \QuadDecoder:Cnt8:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:status_0\,
            main_0 => \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\,
            main_1 => \QuadDecoder:Cnt8:CounterUDB:prevCompare\);

    \QuadDecoder:Cnt8:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:status_2\,
            main_0 => \QuadDecoder:Cnt8:CounterUDB:overflow\,
            main_1 => \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\);

    \QuadDecoder:Cnt8:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:status_3\,
            main_0 => \QuadDecoder:Cnt8:CounterUDB:underflow\,
            main_1 => \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\);

    \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\,
            main_0 => \QuadDecoder:Cnt8:CounterUDB:underflow\,
            clock_0 => Net_183);

    \QuadDecoder:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \QuadDecoder:Net_1203\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:Net_1260\,
            main_1 => \QuadDecoder:Net_1203\,
            main_2 => \QuadDecoder:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecoder:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecoder:bQuadDec:error\,
            main_5 => \QuadDecoder:bQuadDec:state_1\,
            main_6 => \QuadDecoder:bQuadDec:state_0\);

    \QuadDecoder:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)")
        PORT MAP(
            q => \QuadDecoder:Net_1251\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:Net_1251\,
            main_1 => \QuadDecoder:Net_1260\,
            main_2 => \QuadDecoder:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecoder:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecoder:bQuadDec:error\,
            main_5 => \QuadDecoder:bQuadDec:state_1\,
            main_6 => \QuadDecoder:bQuadDec:state_0\,
            main_7 => \QuadDecoder:Net_1251_split\);

    \QuadDecoder:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \QuadDecoder:Net_1251_split\,
            main_0 => \QuadDecoder:Net_1251\,
            main_1 => \QuadDecoder:Net_1260\,
            main_2 => \QuadDecoder:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecoder:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecoder:bQuadDec:error\,
            main_5 => \QuadDecoder:bQuadDec:state_1\,
            main_6 => \QuadDecoder:bQuadDec:state_0\);

    \QuadDecoder:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \QuadDecoder:Net_1260\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:Net_1260\,
            main_1 => \QuadDecoder:bQuadDec:error\,
            main_2 => \QuadDecoder:bQuadDec:state_1\,
            main_3 => \QuadDecoder:bQuadDec:state_0\);

    \QuadDecoder:Net_283\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \QuadDecoder:Net_283\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:Cnt8:CounterUDB:overflow\,
            main_1 => \QuadDecoder:Cnt8:CounterUDB:underflow\);

    \QuadDecoder:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \QuadDecoder:Net_530\,
            main_0 => \QuadDecoder:Net_283\,
            main_1 => \QuadDecoder:Net_1251\);

    \QuadDecoder:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \QuadDecoder:Net_611\,
            main_0 => \QuadDecoder:Net_283\,
            main_1 => \QuadDecoder:Net_1251\);

    \QuadDecoder:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111")
        PORT MAP(
            clock => Net_183,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDecoder:bQuadDec:error\,
            status_2 => \QuadDecoder:Net_1260\,
            status_1 => \QuadDecoder:Net_611\,
            status_0 => \QuadDecoder:Net_530\,
            interrupt => Net_225);

    \QuadDecoder:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:error\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:Net_1260\,
            main_1 => \QuadDecoder:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecoder:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecoder:bQuadDec:error\,
            main_4 => \QuadDecoder:bQuadDec:state_1\,
            main_5 => \QuadDecoder:bQuadDec:state_0\);

    \QuadDecoder:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:quad_A_delayed_0\,
            main_0 => Net_181,
            clock_0 => Net_183);

    \QuadDecoder:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:quad_A_delayed_1\,
            main_0 => \QuadDecoder:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_183);

    \QuadDecoder:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:quad_A_delayed_2\,
            main_0 => \QuadDecoder:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_183);

    \QuadDecoder:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:quad_A_filt\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDecoder:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDecoder:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDecoder:bQuadDec:quad_A_filt\);

    \QuadDecoder:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:quad_B_delayed_0\,
            main_0 => Net_182,
            clock_0 => Net_183);

    \QuadDecoder:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:quad_B_delayed_1\,
            main_0 => \QuadDecoder:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_183);

    \QuadDecoder:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:quad_B_delayed_2\,
            main_0 => \QuadDecoder:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_183);

    \QuadDecoder:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:quad_B_filt\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDecoder:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDecoder:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDecoder:bQuadDec:quad_B_filt\);

    \QuadDecoder:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:state_0\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:Net_1260\,
            main_1 => \QuadDecoder:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecoder:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecoder:bQuadDec:error\,
            main_4 => \QuadDecoder:bQuadDec:state_1\,
            main_5 => \QuadDecoder:bQuadDec:state_0\);

    \QuadDecoder:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \QuadDecoder:bQuadDec:state_1\,
            clock_0 => Net_183,
            main_0 => \QuadDecoder:Net_1260\,
            main_1 => \QuadDecoder:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecoder:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecoder:bQuadDec:error\,
            main_4 => \QuadDecoder:bQuadDec:state_1\,
            main_5 => \QuadDecoder:bQuadDec:state_0\);

    \RTX51:ISR\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_93_local,
            clock => ClockBlock_BUS_CLK);

    \SPIM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0)
        PORT MAP(
            clock => \SPIM:Net_276\,
            load => open,
            enable => \SPIM:BSPIM:cnt_enable\,
            count_6 => \SPIM:BSPIM:count_6\,
            count_5 => \SPIM:BSPIM:count_5\,
            count_4 => \SPIM:BSPIM:count_4\,
            count_3 => \SPIM:BSPIM:count_3\,
            count_2 => \SPIM:BSPIM:count_2\,
            count_1 => \SPIM:BSPIM:count_1\,
            count_0 => \SPIM:BSPIM:count_0\,
            tc => \SPIM:BSPIM:cnt_tc\);

    \SPIM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000")
        PORT MAP(
            clock => \SPIM:Net_276\,
            status_6 => \SPIM:BSPIM:rx_status_6\,
            status_5 => \SPIM:BSPIM:rx_status_5\,
            status_4 => \SPIM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001")
        PORT MAP(
            clock => \SPIM:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM:BSPIM:tx_status_4\,
            status_3 => \SPIM:BSPIM:load_rx_data\,
            status_2 => \SPIM:BSPIM:tx_status_2\,
            status_1 => \SPIM:BSPIM:tx_status_1\,
            status_0 => \SPIM:BSPIM:tx_status_0\);

    \SPIM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \SPIM:BSPIM:cnt_enable\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:cnt_enable\);

    \SPIM:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)")
        PORT MAP(
            q => \SPIM:BSPIM:ld_ident\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)")
        PORT MAP(
            q => \SPIM:BSPIM:load_cond\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:load_cond\);

    \SPIM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)")
        PORT MAP(
            q => \SPIM:BSPIM:load_rx_data\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\);

    \SPIM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)")
        PORT MAP(
            q => \SPIM:BSPIM:rx_status_6\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\,
            main_5 => \SPIM:BSPIM:rx_status_4\);

    \SPIM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => \SPIM:Net_276\,
            cs_addr_2 => \SPIM:BSPIM:state_2\,
            cs_addr_1 => \SPIM:BSPIM:state_1\,
            cs_addr_0 => \SPIM:BSPIM:state_0\,
            route_si => Net_50,
            f1_load => \SPIM:BSPIM:load_rx_data\,
            so_comb => \SPIM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \SPIM:BSPIM:state_0\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:tx_status_1\);

    \SPIM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)")
        PORT MAP(
            q => \SPIM:BSPIM:state_1\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)")
        PORT MAP(
            q => \SPIM:BSPIM:state_2\,
            clock_0 => \SPIM:Net_276\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_0\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_4\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIS:BSPIS:es3:SPISlave:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0)
        PORT MAP(
            clock_n => Net_226,
            reset => Net_227,
            load => open,
            enable => \SPIS:BSPIS:es3:SPISlave:inv_ss\,
            count_6 => \SPIS:BSPIS:es3:SPISlave:count_6\,
            count_5 => \SPIS:BSPIS:es3:SPISlave:count_5\,
            count_4 => \SPIS:BSPIS:es3:SPISlave:count_4\,
            count_3 => \SPIS:BSPIS:es3:SPISlave:count_3\,
            count_2 => \SPIS:BSPIS:es3:SPISlave:count_2\,
            count_1 => \SPIS:BSPIS:es3:SPISlave:count_1\,
            count_0 => \SPIS:BSPIS:es3:SPISlave:count_0\);

    \SPIS:BSPIS:es3:SPISlave:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100000")
        PORT MAP(
            clock => \SPIS:Net_81\,
            status_6 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\,
            status_5 => \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\,
            status_4 => \SPIS:BSPIS:es3:SPISlave:rx_status_4\,
            status_3 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_137);

    \SPIS:BSPIS:es3:SPISlave:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1000001")
        PORT MAP(
            clock => \SPIS:Net_81\,
            status_6 => \SPIS:BSPIS:es3:SPISlave:byte_complete\,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\,
            status_1 => \SPIS:BSPIS:es3:SPISlave:tx_status_1\,
            status_0 => \SPIS:BSPIS:es3:SPISlave:tx_status_0\,
            interrupt => Net_135);

    \SPIS:BSPIS:es3:SPISlave:byte_complete\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:byte_complete\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\,
            main_1 => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\);

    \SPIS:BSPIS:es3:SPISlave:dpcounter_one\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:dpcounter_one\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:count_3\,
            main_1 => \SPIS:BSPIS:es3:SPISlave:count_2\,
            main_2 => \SPIS:BSPIS:es3:SPISlave:count_1\,
            main_3 => \SPIS:BSPIS:es3:SPISlave:count_0\);

    \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\,
            clock_0 => \SPIS:Net_81\);

    \SPIS:BSPIS:es3:SPISlave:inv_ss\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:inv_ss\,
            main_0 => Net_227);

    \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
            main_1 => \SPIS:BSPIS:es3:SPISlave:count_3\,
            main_2 => \SPIS:BSPIS:es3:SPISlave:count_2\,
            main_3 => \SPIS:BSPIS:es3:SPISlave:count_1\,
            main_4 => \SPIS:BSPIS:es3:SPISlave:count_0\);

    \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\,
            clock_0 => \SPIS:Net_81\);

    \SPIS:BSPIS:es3:SPISlave:mosi_tmp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:mosi_tmp\,
            main_0 => Net_224,
            clock_0 => Net_226);

    \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4) + (main_1 * main_5) + (main_2 * main_5) + (main_3 * main_5) + (main_4 * main_5)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\,
            main_0 => Net_224,
            main_1 => \SPIS:BSPIS:es3:SPISlave:count_3\,
            main_2 => \SPIS:BSPIS:es3:SPISlave:count_2\,
            main_3 => \SPIS:BSPIS:es3:SPISlave:count_1\,
            main_4 => \SPIS:BSPIS:es3:SPISlave:count_0\,
            main_5 => \SPIS:BSPIS:es3:SPISlave:mosi_tmp\);

    \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\,
            main_1 => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\);

    \SPIS:BSPIS:es3:SPISlave:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:rx_status_4\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\);

    \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_226,
            cs_addr_2 => \SPIS:BSPIS:es3:SPISlave:inv_ss\,
            cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\,
            route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\,
            f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ce0__sig\,
            cl0 => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cl0__sig\,
            z0 => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.z0__sig\,
            ff0 => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ff0__sig\,
            ce1 => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ce1__sig\,
            cl1 => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cl1__sig\,
            z1 => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.z1__sig\,
            ff1 => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ff1__sig\,
            co_msb => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.co_msb__sig\,
            sol_msb => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.sol_msb__sig\,
            cfbo => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cfbo__sig\,
            sil => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1.sor__sig\,
            cmsbi => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1.cmsbo__sig\);

    \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_226,
            cs_addr_2 => \SPIS:BSPIS:es3:SPISlave:inv_ss\,
            cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\,
            route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\,
            f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\,
            so_comb => \SPIS:BSPIS:es3:SPISlave:miso_from_dp\,
            f0_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:tx_status_1\,
            f0_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
            f1_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
            f1_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ce0__sig\,
            cl0i => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cl0__sig\,
            z0i => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.z0__sig\,
            ff0i => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ff0__sig\,
            ce1i => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ce1__sig\,
            cl1i => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cl1__sig\,
            z1i => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.z1__sig\,
            ff1i => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.ff1__sig\,
            ci => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.co_msb__sig\,
            sir => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.sol_msb__sig\,
            cfbi => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u0.cfbo__sig\,
            sor => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1.sor__sig\,
            cmsbo => \SPIS:BSPIS:es3:SPISlave:sR16:Dp:u1.cmsbo__sig\);

    \SPIS:BSPIS:es3:SPISlave:sync_1\:synccell
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:es3:SPISlave:dpcounter_one\,
            out => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\);

    \SPIS:BSPIS:es3:SPISlave:sync_2\:synccell
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
            out => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\);

    \SPIS:BSPIS:es3:SPISlave:sync_3\:synccell
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\,
            out => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\);

    \SPIS:BSPIS:es3:SPISlave:sync_4\:synccell
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
            out => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\);

    \SPIS:BSPIS:es3:SPISlave:tx_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:tx_load\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:count_3\,
            main_1 => \SPIS:BSPIS:es3:SPISlave:count_2\,
            main_2 => \SPIS:BSPIS:es3:SPISlave:count_1\,
            main_3 => \SPIS:BSPIS:es3:SPISlave:count_0\);

    \SPIS:BSPIS:es3:SPISlave:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \SPIS:BSPIS:es3:SPISlave:tx_status_0\,
            main_0 => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\,
            main_1 => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\,
            main_2 => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\);

    \SPIS:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_137,
            clock => ClockBlock_BUS_CLK);

    \SPIS:TxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_135,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)")
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_state_2\,
            main_3 => \UART:BUART:tx_bitclk\);

    \UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_5 * main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_5 * !main_6) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)")
        PORT MAP(
            q => \UART:BUART:pollcount_0\,
            clock_0 => Net_114,
            main_0 => Net_84,
            main_1 => \UART:BUART:rx_count_3\,
            main_2 => \UART:BUART:rx_count_2\,
            main_3 => \UART:BUART:rx_count_1\,
            main_4 => \UART:BUART:rx_count_0\,
            main_5 => \UART:BUART:rx_count7_bit8_wire\,
            main_6 => \UART:BUART:pollcount_0\);

    \UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_6)")
        PORT MAP(
            q => \UART:BUART:pollcount_1\,
            clock_0 => Net_114,
            main_0 => Net_84,
            main_1 => \UART:BUART:rx_count_3\,
            main_2 => \UART:BUART:rx_count_2\,
            main_3 => \UART:BUART:rx_count_1\,
            main_4 => \UART:BUART:rx_count7_bit8_wire\,
            main_5 => \UART:BUART:pollcount_1\,
            main_6 => \UART:BUART:pollcount_1_split\);

    \UART:BUART:pollcount_1_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * !main_3 * !main_5 * main_6 * !main_7) + (!main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7)")
        PORT MAP(
            q => \UART:BUART:pollcount_1_split\,
            main_0 => Net_84,
            main_1 => \UART:BUART:rx_count_3\,
            main_2 => \UART:BUART:rx_count_2\,
            main_3 => \UART:BUART:rx_count_1\,
            main_4 => \UART:BUART:rx_count_0\,
            main_5 => \UART:BUART:rx_count7_bit8_wire\,
            main_6 => \UART:BUART:pollcount_1\,
            main_7 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4) + (!main_0 * main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_count_3\,
            main_1 => \UART:BUART:rx_count_2\,
            main_2 => \UART:BUART:rx_count_1\,
            main_3 => \UART:BUART:rx_count_0\,
            main_4 => \UART:BUART:rx_count7_bit8_wire\);

    \UART:BUART:rx_break_detect\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_9) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_9) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_9) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_9) + (main_0 * main_1 * main_2 * !main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9)")
        PORT MAP(
            q => \UART:BUART:rx_break_detect\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_count_6\,
            main_7 => \UART:BUART:rx_count_5\,
            main_8 => \UART:BUART:rx_count7_bit8_wire\,
            main_9 => \UART:BUART:rx_break_detect\);

    \UART:BUART:rx_count7_bit8_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_4 * !main_5)")
        PORT MAP(
            q => \UART:BUART:rx_count7_bit8_wire\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\,
            main_4 => \UART:BUART:rx_count7_tc\,
            main_5 => \UART:BUART:rx_count7_bit8_wire\);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => Net_114,
            main_0 => Net_84);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * main_7)")
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count7_bit8_wire\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_2) + (main_1)")
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => Net_84,
            main_1 => \UART:BUART:pollcount_1\,
            main_2 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_5 * !main_9) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * main_8) + (!main_0 * main_1 * !main_4 * !main_5 * !main_7 * main_8) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5) + (main_0 * main_1 * main_2 * !main_4 * main_5 * main_9)")
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_count_6\,
            main_7 => \UART:BUART:rx_count_5\,
            main_8 => \UART:BUART:rx_count7_bit8_wire\,
            main_9 => \UART:BUART:rx_break_detect\);

    \UART:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5) + (main_0 * main_1 * main_2 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \UART:BUART:rx_state_1\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_break_detect\);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (main_5)")
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_state_2_split\);

    \UART:BUART:rx_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_5 * !main_6 * main_11) + (!main_1 * !main_2 * main_3 * !main_5 * main_6) + (!main_1 * !main_2 * main_3 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_6 * main_10) + (!main_1 * main_2 * !main_5 * !main_6 * !main_7 * main_9) + (!main_1 * main_2 * !main_5 * !main_6 * !main_8 * main_9) + (main_1 * main_2 * main_3 * main_4 * !main_5 * main_6) + (main_1 * main_2 * main_3 * !main_5 * main_6 * main_10)")
        PORT MAP(
            q => \UART:BUART:rx_state_2_split\,
            main_0 => Net_84,
            main_1 => \UART:BUART:rx_state_1\,
            main_2 => \UART:BUART:rx_state_0\,
            main_3 => \UART:BUART:rx_bitclk_enable\,
            main_4 => \UART:BUART:rx_postpoll\,
            main_5 => \UART:BUART:rx_state_3\,
            main_6 => \UART:BUART:rx_state_2\,
            main_7 => \UART:BUART:rx_count_6\,
            main_8 => \UART:BUART:rx_count_5\,
            main_9 => \UART:BUART:rx_count7_bit8_wire\,
            main_10 => \UART:BUART:rx_break_detect\,
            main_11 => \UART:BUART:rx_last\);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * main_7)")
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count7_bit8_wire\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * !main_8)")
        PORT MAP(
            q => \UART:BUART:rx_status_1\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count7_bit8_wire\,
            main_8 => \UART:BUART:rx_break_detect\);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)")
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110110",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => Net_114,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART:BUART:rx_count_6\,
            count_5 => \UART:BUART:rx_count_5\,
            count_4 => \UART:BUART:rx_count_4\,
            count_3 => \UART:BUART:rx_count_3\,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => Net_114,
            cs_addr_2 => \UART:BUART:rx_state_1\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => Net_114,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => \UART:BUART:rx_status_1\,
            status_0 => open,
            interrupt => Net_86);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => Net_114,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001")
        PORT MAP(
            reset => open,
            clock => Net_114,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\,
            interrupt => Net_85);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => Net_114,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            cl0_comb => \UART:BUART:tx_bitclk_dp\,
            cl1_comb => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:tx_bitclk_dp\);

    \UART:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UART:BUART:tx_bitclk_enable_pre\,
            main_0 => \UART:BUART:tx_bitclk_dp\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)")
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_fifo_empty\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_state_2\,
            main_3 => \UART:BUART:tx_bitclk\,
            main_4 => \UART:BUART:tx_counter_dp\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_state_2\,
            main_3 => \UART:BUART:tx_bitclk\,
            main_4 => \UART:BUART:tx_counter_dp\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_fifo_empty\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => Net_114,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\,
            main_6 => \UART:BUART:tx_counter_dp\);

    \UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_86,
            clock => ClockBlock_BUS_CLK);

    \UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_85,
            clock => ClockBlock_BUS_CLK);

    isr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_86,
            clock => ClockBlock_BUS_CLK);

    isr_QD:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_225,
            clock => ClockBlock_BUS_CLK);

    k_isr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_31,
            clock => ClockBlock_BUS_CLK);

END __DEFAULT__;
