 Timing Path to regB/out_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                 Rise  0.2000 0.0000 0.1000 0.525312 0.894119 1.41943           1       100      c             | 
|    regB/inp[14]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_16/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_16/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.170645 1.06234  1.23299           1       100                    | 
|    regB/out_reg[14]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[14]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0180 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                 Rise  0.2000 0.0000 0.1000 0.66636  0.894119 1.56048           1       100      c             | 
|    regB/inp[18]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_20/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_20/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.247674 1.06234  1.31002           1       100                    | 
|    regB/out_reg[18]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[18]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0180 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                 Rise  0.2000 0.0000 0.1000 0.899068 0.894119 1.79319           1       100      c             | 
|    regB/inp[13]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_15/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_15/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.455098 1.06234  1.51744           1       100                    | 
|    regB/out_reg[13]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[13]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                 Rise  0.2000 0.0000 0.1000 1.29886  0.894119 2.19297           1       100      c             | 
|    regB/inp[17]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_19/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_19/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.583385 1.06234  1.64573           1       100                    | 
|    regB/out_reg[17]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[17]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[31]/D 
  
 Path Start Point : inputB[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                 Rise  0.2000 0.0000 0.1000 0.729011 0.894119 1.62313           1       100      c             | 
|    regB/inp[31]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_33/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_33/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.514358 1.06234  1.5767            1       100                    | 
|    regB/out_reg[31]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[31]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                 Rise  0.2000 0.0000 0.1000 0.501569 0.894119 1.39569           1       100      c             | 
|    regB/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_9/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.285126 1.06234  1.34747           1       100                    | 
|    regB/out_reg[7]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0180 0.1790 | 
| data required time                        |  0.1790        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                 Rise  0.2000 0.0000 0.1000 0.336132 0.894119 1.23025           1       100      c             | 
|    regB/inp[9]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_11/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_11/ZN    AND2_X1 Rise  0.2450 0.0450 0.0090 0.145012 1.06234  1.20735           1       100                    | 
|    regB/out_reg[9]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[9]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0180 0.1790 | 
| data required time                        |  0.1790        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                 Rise  0.2000 0.0000 0.1000 0.386    0.894119 1.28012           1       100      c             | 
|    regB/inp[10]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_12/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_12/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.310249 1.06234  1.37259           1       100                    | 
|    regB/out_reg[10]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[10]/CK       DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0180 0.1790 | 
| data required time                        |  0.1790        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                 Rise  0.2000 0.0000 0.1000 0.343177 0.894119 1.2373            1       100      c             | 
|    regB/inp[11]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_13/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_13/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.256015 1.06234  1.31836           1       100                    | 
|    regB/out_reg[11]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[11]/CK       DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0180 0.1790 | 
| data required time                        |  0.1790        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                 Rise  0.2000 0.0000 0.1000 0.33856  0.894119 1.23268           1       100      c             | 
|    regB/inp[12]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_14/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_14/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.319682 1.06234  1.38202           1       100                    | 
|    regB/out_reg[12]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[12]/CK       DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0180 0.1790 | 
| data required time                        |  0.1790        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                 Rise  0.2000 0.0000 0.1000 0.532872 0.894119 1.42699           1       100      c             | 
|    regB/inp[3]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_5/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.594573 1.06234  1.65691           1       100                    | 
|    regB/out_reg[3]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                 Rise  0.2000 0.0000 0.1000 0.598378 0.894119 1.4925            1       100      c             | 
|    regB/inp[5]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_7/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.580851 1.06234  1.64319           1       100                    | 
|    regB/out_reg[5]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[5]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[23]/D 
  
 Path Start Point : inputB[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                 Rise  0.2000 0.0000 0.1000 1.27829  0.894119 2.17241           1       100      c             | 
|    regB/inp[23]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_25/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_25/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.371749 1.06234  1.43409           1       100                    | 
|    regB/out_reg[23]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[23]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0180 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                 Rise  0.2000 0.0000 0.1000 1.17369  0.894119 2.06781           1       100      c             | 
|    regB/inp[15]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_17/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_17/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.838615 1.06234  1.90096           1       100                    | 
|    regB/out_reg[15]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[15]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                 Rise  0.2000 0.0000 0.1000 1.18248  0.894119 2.0766            1       100      c             | 
|    regB/inp[19]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_21/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_21/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.822174 1.06234  1.88452           1       100                    | 
|    regB/out_reg[19]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[19]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                 Rise  0.2000 0.0000 0.1000 0.911678 0.894119 1.8058            1       100      c             | 
|    regB/inp[21]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_23/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.692003 1.06234  1.75435           1       100                    | 
|    regB/out_reg[21]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[21]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                 Rise  0.2000 0.0000 0.1000 0.813636 0.894119 1.70776           1       100      c             | 
|    regB/inp[28]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_30/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_30/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.684181 1.06234  1.74652           1       100                    | 
|    regB/out_reg[28]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[28]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[29]/D 
  
 Path Start Point : inputB[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                 Rise  0.2000 0.0000 0.1000 0.706409 0.894119 1.60053           1       100      c             | 
|    regB/inp[29]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_31/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_31/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.763109 1.06234  1.82545           1       100                    | 
|    regB/out_reg[29]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[29]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                 Rise  0.2000 0.0000 0.1000 1.08042  0.894119 1.97454           1       100      c             | 
|    regB/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_2/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.73673  1.06234  1.79907           1       100                    | 
|    regB/out_reg[0]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                 Rise  0.2000 0.0000 0.1000 0.660157 0.894119 1.55428           1       100      c             | 
|    regB/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_4/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.66558  1.06234  1.72792           1       100                    | 
|    regB/out_reg[2]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                 Rise  0.2000 0.0000 0.1000 0.407517 0.894119 1.30164           1       100      c             | 
|    regB/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_6/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.82556  1.06234  1.8879            1       100                    | 
|    regB/out_reg[4]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                 Rise  0.2000 0.0000 0.1000 0.522855 0.894119 1.41697           1       100      c             | 
|    regB/inp[6]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_8/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.660515 1.06234  1.72286           1       100                    | 
|    regB/out_reg[6]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[6]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                 Rise  0.2000 0.0000 0.1000 0.926182 0.894119 1.8203            1       100      c             | 
|    regB/inp[26]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_28/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_28/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.880731 1.06234  1.94307           1       100                    | 
|    regB/out_reg[26]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[26]/CK       DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                 Rise  0.2000 0.0000 0.1000 1.43556  0.894119 2.32968           1       100      c             | 
|    regB/inp[20]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_22/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_22/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 1.05451  1.06234  2.11685           1       100                    | 
|    regB/out_reg[20]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[20]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[24]/D 
  
 Path Start Point : inputB[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                 Rise  0.2000 0.0000 0.1000 1.48223  0.894119 2.37635           1       100      c             | 
|    regB/inp[24]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_26/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_26/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 0.935822 1.06234  1.99816           1       100                    | 
|    regB/out_reg[24]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[24]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                 Rise  0.2000 0.0000 0.1000 0.682446 0.894119 1.57657           1       100      c             | 
|    regB/inp[30]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_32/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 1.00196  1.06234  2.0643            1       100                    | 
|    regB/out_reg[30]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[30]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                 Rise  0.2000 0.0000 0.1000 0.455704 0.894119 1.34982           1       100      c             | 
|    regB/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_3/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 0.9909   1.06234  2.05324           1       100                    | 
|    regB/out_reg[1]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                 Rise  0.2000 0.0000 0.1000 1.30614  0.894119 2.20026           1       100      c             | 
|    regB/inp[27]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_29/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_29/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 1.0513   1.06234  2.11364           1       100                    | 
|    regB/out_reg[27]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[27]/CK       DFF_X1        Rise  0.1610 0.0020 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0190 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                 Rise  0.2000 0.0000 0.1000 1.41883  0.894119 2.31295           1       100      c             | 
|    regB/inp[16]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_18/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_18/ZN     AND2_X1 Rise  0.2490 0.0490 0.0120 1.26531  1.06234  2.32765           1       100                    | 
|    regB/out_reg[16]/D DFF_X1  Rise  0.2490 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[16]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2490        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                 Rise  0.2000  0.0000 0.1000             1.55794  0.894119 2.45206           1       100      c             | 
|    regB/inp[22]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_24/A2     AND2_X1 Rise  0.2000  0.0000 0.1000                      0.97463                                                   | 
|    regB/i_0_24/ZN     AND2_X1 Rise  0.2500  0.0500 0.0120             1.62736  1.06234  2.6897            1       100                    | 
|    regB/out_reg[22]/D DFF_X1  Rise  0.2490 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[22]/CK       DFF_X1        Rise  0.1620 0.0030 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0190 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2490        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                 Rise  0.2000 0.0000 0.1000 0.972255 0.894119 1.86637           1       100      c             | 
|    regB/inp[25]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_27/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_27/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 1.16051  1.06234  2.22285           1       100                    | 
|    regB/out_reg[25]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[25]/CK       DFF_X1        Rise  0.1600 0.0010 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0190 0.1790 | 
| data required time                        |  0.1790        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                 Rise  0.2000 0.0000 0.1000 0.954065 0.894119 1.84818           1       100      c             | 
|    regB/inp[8]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_10/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_10/ZN    AND2_X1 Rise  0.2500 0.0500 0.0130 1.88476  1.06234  2.9471            1       100                    | 
|    regB/out_reg[8]/D DFF_X1  Rise  0.2500 0.0000 0.0130          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0950 0.0280 0.0060 2.54906  1.42116  3.97022           1       100      FA   K        | 
|    regB/CTS_L3_c99/A         CLKBUF_X3     Rise  0.0950 0.0000 0.0060          1.42116                                     F             | 
|    regB/CTS_L3_c99/Z         CLKBUF_X3     Rise  0.1590 0.0640 0.0420 17.872   30.3889  48.2609           32      100      F    K        | 
|    regB/out_reg[8]/CK        DFF_X1        Rise  0.1600 0.0010 0.0420          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0190 0.1790 | 
| data required time                        |  0.1790        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.1790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[31]/D 
  
 Path Start Point : inputA[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                 Rise  0.2000 0.0000 0.1000 0.456029 0.894119 1.35015           1       100      c             | 
|    regA/inp[31]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_33/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_33/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.185678 1.06234  1.24802           1       100                    | 
|    regA/out_reg[31]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[31]/CK       DFF_X1        Rise  0.1570 0.0050 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0150 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[22]/D 
  
 Path Start Point : inputA[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                 Rise  0.2000 0.0000 0.1000 0.386034 0.894119 1.28015           1       100      c             | 
|    regA/inp[22]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_24/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_24/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.43402  1.06234  1.49636           1       100                    | 
|    regA/out_reg[22]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[22]/CK       DFF_X1        Rise  0.1570 0.0050 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0160 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[26]/D 
  
 Path Start Point : inputA[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[26]                 Rise  0.2000 0.0000 0.1000 0.613717 0.894119 1.50784           1       100      c             | 
|    regA/inp[26]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_28/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_28/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.594113 1.06234  1.65646           1       100                    | 
|    regA/out_reg[26]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[26]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[27]/D 
  
 Path Start Point : inputA[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                 Rise  0.2000 0.0000 0.1000 0.406229 0.894119 1.30035           1       100      c             | 
|    regA/inp[27]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_29/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.596019 1.06234  1.65836           1       100                    | 
|    regA/out_reg[27]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[27]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[29]/D 
  
 Path Start Point : inputA[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                 Rise  0.2000 0.0000 0.1000 0.39488  0.894119 1.289             1       100      c             | 
|    regA/inp[29]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_31/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_31/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.475549 1.06234  1.53789           1       100                    | 
|    regA/out_reg[29]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[29]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[30]/D 
  
 Path Start Point : inputA[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[30]                 Rise  0.2000 0.0000 0.1000 0.620443 0.894119 1.51456           1       100      c             | 
|    regA/inp[30]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_32/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_32/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.466668 1.06234  1.52901           1       100                    | 
|    regA/out_reg[30]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[20]/D 
  
 Path Start Point : inputA[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                 Rise  0.2000 0.0000 0.1000 0.5056   0.894119 1.39972           1       100      c             | 
|    regA/inp[20]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_22/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_22/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.768143 1.06234  1.83049           1       100                    | 
|    regA/out_reg[20]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[20]/CK       DFF_X1        Rise  0.1570 0.0050 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0160 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[23]/D 
  
 Path Start Point : inputA[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[23]                 Rise  0.2000 0.0000 0.1000 0.293632 0.894119 1.18775           1       100      c             | 
|    regA/inp[23]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_25/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_25/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.388626 1.06234  1.45097           1       100                    | 
|    regA/out_reg[23]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[23]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0150 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[24]/D 
  
 Path Start Point : inputA[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]                 Rise  0.2000 0.0000 0.1000 0.70035  0.894119 1.59447           1       100      c             | 
|    regA/inp[24]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_26/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_26/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.391853 1.06234  1.4542            1       100                    | 
|    regA/out_reg[24]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[24]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0150 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[21]/D 
  
 Path Start Point : inputA[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                 Rise  0.2000 0.0000 0.1000 0.583196 0.894119 1.47732           1       100      c             | 
|    regA/inp[21]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_23/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_23/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.638615 1.06234  1.70096           1       100                    | 
|    regA/out_reg[21]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[21]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[25]/D 
  
 Path Start Point : inputA[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                 Rise  0.2000 0.0000 0.1000 0.477451 0.894119 1.37157           1       100      c             | 
|    regA/inp[25]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_27/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_27/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.709916 1.06234  1.77226           1       100                    | 
|    regA/out_reg[25]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[25]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[28]/D 
  
 Path Start Point : inputA[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                 Rise  0.2000 0.0000 0.1000 0.28583  0.894119 1.17995           1       100      c             | 
|    regA/inp[28]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_30/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_30/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.888792 1.06234  1.95113           1       100                    | 
|    regA/out_reg[28]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[28]/CK       DFF_X1        Rise  0.1560 0.0040 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[19]/D 
  
 Path Start Point : inputA[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                 Rise  0.2000 0.0000 0.1000 1.63581  0.894119 2.52993           1       100      c             | 
|    regA/inp[19]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_21/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_21/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 0.992971 1.06234  2.05531           1       100                    | 
|    regA/out_reg[19]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[19]/CK       DFF_X1        Rise  0.1570 0.0050 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0160 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                 Rise  0.2000 0.0000 0.1000 0.63411  0.894119 1.52823           1       100      c             | 
|    regA/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_4/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.805137 1.06234  1.86748           1       100                    | 
|    regA/out_reg[2]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[2]/CK        DFF_X1        Rise  0.1550 0.0030 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0160 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                 Rise  0.2000 0.0000 0.1000 0.662035 0.894119 1.55615           1       100      c             | 
|    regA/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_2/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.329077 1.06234  1.39142           1       100                    | 
|    regA/out_reg[0]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.1530 0.0010 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0150 0.1680 | 
| data required time                        |  0.1680        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                 Rise  0.2000 0.0000 0.1000 1.62152  0.894119 2.51564           1       100      c             | 
|    regA/inp[18]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_20/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_20/ZN     AND2_X1 Rise  0.2500 0.0500 0.0130 1.74685  1.06234  2.80919           1       100                    | 
|    regA/out_reg[18]/D DFF_X1  Rise  0.2500 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[18]/CK       DFF_X1        Rise  0.1570 0.0050 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0160 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                 Rise  0.2000 0.0000 0.1000 0.625705 0.894119 1.51982           1       100      c             | 
|    regA/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_3/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.646004 1.06234  1.70835           1       100                    | 
|    regA/out_reg[1]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.1530 0.0010 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0160 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                 Rise  0.2000 0.0000 0.1000 1.19249  0.894119 2.08661           1       100      c             | 
|    regA/inp[3]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_5/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.652132 1.06234  1.71447           1       100                    | 
|    regA/out_reg[3]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.1530 0.0010 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0160 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                 Rise  0.2000 0.0000 0.1000 1.2195   0.894119 2.11362           1       100      c             | 
|    regA/inp[6]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_8/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.70998  1.06234  1.77232           1       100                    | 
|    regA/out_reg[6]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.1530 0.0010 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0160 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                 Rise  0.2000 0.0000 0.1000 1.35426  0.894119 2.24838           1       100      c             | 
|    regA/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_9/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.783964 1.06234  1.84631           1       100                    | 
|    regA/out_reg[7]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.1530 0.0010 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0160 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                 Rise  0.2000 0.0000 0.1000 0.752211 0.894119 1.64633           1       100      c             | 
|    regA/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_6/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 1.15066  1.06234  2.213             1       100                    | 
|    regA/out_reg[4]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[4]/CK        DFF_X1        Rise  0.1540 0.0020 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0160 0.1700 | 
| data required time                        |  0.1700        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                 Rise  0.2000 0.0000 0.1000 1.05124  0.894119 1.94536           1       100      c             | 
|    regA/inp[5]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_7/ZN     AND2_X1 Rise  0.2480 0.0480 0.0110 1.0421   1.06234  2.10445           1       100                    | 
|    regA/out_reg[5]/D DFF_X1  Rise  0.2480 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c102/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c102/Z        CLKBUF_X3     Rise  0.1520 0.0530 0.0310 12.5584  20.8924  33.4508           22      100      F    K        | 
|    regA/out_reg[5]/CK        DFF_X1        Rise  0.1530 0.0010 0.0310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0160 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[11]/D 
  
 Path Start Point : inputA[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                 Rise  0.2000 0.0000 0.1000 0.415457 0.894119 1.30958           1       100      c             | 
|    regA/inp[11]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_13/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_13/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.155418 1.06234  1.21776           1       100                    | 
|    regA/out_reg[11]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[11]/CK       DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0130 0.1620 | 
| data required time                        |  0.1620        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[13]/D 
  
 Path Start Point : inputA[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                 Rise  0.2000 0.0000 0.1000 0.218905 0.894119 1.11302           1       100      c             | 
|    regA/inp[13]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_15/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_15/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.347189 1.06234  1.40953           1       100                    | 
|    regA/out_reg[13]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[13]/CK       DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0130 0.1620 | 
| data required time                        |  0.1620        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[14]/D 
  
 Path Start Point : inputA[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                 Rise  0.2000 0.0000 0.1000 0.358986 0.894119 1.25311           1       100      c             | 
|    regA/inp[14]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_16/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_16/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.230322 1.06234  1.29266           1       100                    | 
|    regA/out_reg[14]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[14]/CK       DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0130 0.1620 | 
| data required time                        |  0.1620        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[16]/D 
  
 Path Start Point : inputA[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                 Rise  0.2000 0.0000 0.1000 0.193418 0.894119 1.08754           1       100      c             | 
|    regA/inp[16]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_18/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_18/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.287719 1.06234  1.35006           1       100                    | 
|    regA/out_reg[16]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[16]/CK       DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0130 0.1620 | 
| data required time                        |  0.1620        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                 Rise  0.2000 0.0000 0.1000 0.586115 0.894119 1.48023           1       100      c             | 
|    regA/inp[8]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_10/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_10/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.434717 1.06234  1.49706           1       100                    | 
|    regA/out_reg[8]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[8]/CK        DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0140 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                 Rise  0.2000 0.0000 0.1000 0.413373 0.894119 1.30749           1       100      c             | 
|    regA/inp[9]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_11/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_11/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.415895 1.06234  1.47824           1       100                    | 
|    regA/out_reg[9]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[9]/CK        DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0140 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[10]/D 
  
 Path Start Point : inputA[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                 Rise  0.2000 0.0000 0.1000 0.167998 0.894119 1.06212           1       100      c             | 
|    regA/inp[10]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_12/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_12/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.602729 1.06234  1.66507           1       100                    | 
|    regA/out_reg[10]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0140 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                 Rise  0.2000 0.0000 0.1000 0.304408 0.894119 1.19853           1       100      c             | 
|    regA/inp[17]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_19/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_19/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.46948  1.06234  1.53182           1       100                    | 
|    regA/out_reg[17]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[17]/CK       DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0140 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[15]/D 
  
 Path Start Point : inputA[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                 Rise  0.2000 0.0000 0.1000 0.800642 0.894119 1.69476           1       100      c             | 
|    regA/inp[15]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_17/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_17/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.672404 1.06234  1.73475           1       100                    | 
|    regA/out_reg[15]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[15]/CK       DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0140 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[12]/D 
  
 Path Start Point : inputA[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                 Rise  0.2000 0.0000 0.1000 0.230475 0.894119 1.12459           1       100      c             | 
|    regA/inp[12]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_14/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_14/ZN     AND2_X1 Rise  0.2490 0.0490 0.0120 1.41146  1.06234  2.47381           1       100                    | 
|    regA/out_reg[12]/D DFF_X1  Rise  0.2490 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_CTSPP_0                        Rise  0.0670 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0980 0.0310 0.0080 3.66321  2.84232  6.50553           2       100      FA   K        | 
|    regA/CTS_L3_c101/A        CLKBUF_X3     Rise  0.0990 0.0010 0.0080          1.42116                                     F             | 
|    regA/CTS_L3_c101/Z        CLKBUF_X3     Rise  0.1450 0.0460 0.0250 15.684   9.49653  25.1806           10      100      F    K        | 
|    regA/out_reg[12]/CK       DFF_X1        Rise  0.1490 0.0040 0.0240          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0140 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.2490        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to regA/clk_gate_out_reg/E 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/clk_gate_out_reg (CLKGATETST_X4) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 1.17561  3.16954  4.34515           4       100      c             | 
|    regA/en                               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    regA/i_0_0/ZN           OR2_X1        Rise  0.2320 0.0320 0.0100 0.386547 0.897855 1.2844            1       100                    | 
|    regA/clk_gate_out_reg/E CLKGATETST_X4 Rise  0.2320 0.0000 0.0100          0.93049                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 2.51492  3.21811 5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                       Rise  0.0000 0.0000                                                                          | 
|    outB/CTS_L1_c15/A        CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                    F             | 
|    outB/CTS_L1_c15/Z        CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371 17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                       Rise  0.0670 0.0000                                                                          | 
|    regA/clk_CTSPP_0                       Rise  0.0670 0.0000                                                                          | 
|    regA/clk_gate_out_reg/CK CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0670 0.0670 | 
| library hold check                        | -0.0050 0.0620 | 
| data required time                        |  0.0620        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.0620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1700        | 
--------------------------------------------------------------


 Timing Path to outB/clk_gate_out_reg/E 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/clk_gate_out_reg (CLKGATETST_X4) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 1.17561  3.16954  4.34515           4       100      c             | 
|    outB/en                               Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    outB/i_0_0/ZN           OR2_X1        Rise  0.2330 0.0330 0.0100 0.464734 0.897855 1.36259           1       100                    | 
|    outB/clk_gate_out_reg/E CLKGATETST_X4 Rise  0.2330 0.0000 0.0100          0.93049                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 2.51492  3.21811 5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                       Rise  0.0000 0.0000                                                                          | 
|    outB/CTS_L1_c15/A        CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                    F             | 
|    outB/CTS_L1_c15/Z        CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371 17.7698           3       100      F    K        | 
|    outB/clk_gate_out_reg/CK CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0670 0.0670 | 
| library hold check                        | -0.0050 0.0620 | 
| data required time                        |  0.0620        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.0620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1710        | 
--------------------------------------------------------------


 Timing Path to regB/clk_gate_out_reg/E 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/clk_gate_out_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 1.17561  3.16954  4.34515           4       100      c             | 
|    regB/en                               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    regB/i_0_0/ZN           OR2_X1        Rise  0.2330 0.0330 0.0100 0.548789 0.863898 1.41269           1       100                    | 
|    regB/clk_gate_out_reg/E CLKGATETST_X8 Rise  0.2330 0.0000 0.0100          0.901507                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 2.51492  3.21811 5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                       Rise  0.0000 0.0000                                                                          | 
|    outB/CTS_L1_c15/A        CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                    F             | 
|    outB/CTS_L1_c15/Z        CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371 17.7698           3       100      F    K        | 
|    outB/clk_CTSPP_0                       Rise  0.0670 0.0000                                                                          | 
|    regB/clk_CTSPP_0                       Rise  0.0670 0.0000                                                                          | 
|    regB/clk_gate_out_reg/CK CLKGATETST_X8 Rise  0.0670 0.0000 0.0250          7.95918                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0670 0.0670 | 
| library hold check                        | -0.0060 0.0610 | 
| data required time                        |  0.0610        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.0610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1720        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000  0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000  0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000  0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040  0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_3/A1     AND2_X1 Fall  0.3020 -0.0020 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_3/ZN     AND2_X1 Fall  0.3520  0.0500 0.0060             0.652823 1.06234  1.71517           1       100                    | 
|    outA/out_reg[1]/D DFF_X1  Fall  0.3520  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.1520 0.0010 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0110 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.3520        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1890        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000 0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040 0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_8/A1     AND2_X1 Fall  0.3040 0.0000 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_8/ZN     AND2_X1 Fall  0.3530 0.0490 0.0060             0.266246 1.06234  1.32859           1       100                    | 
|    outA/out_reg[6]/D DFF_X1  Fall  0.3530 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.1530 0.0020 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0110 0.1640 | 
| data required time                        |  0.1640        | 
|                                           |                | 
| data arrival time                         |  0.3530        | 
| data required time                        | -0.1640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1890        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000  0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000  0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000  0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040  0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_2/A1     AND2_X1 Fall  0.3020 -0.0020 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_2/ZN     AND2_X1 Fall  0.3530  0.0510 0.0060             0.975714 1.06234  2.03806           1       100                    | 
|    outA/out_reg[0]/D DFF_X1  Fall  0.3530  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.1520 0.0010 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0110 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.3530        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1900        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000  0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000  0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000  0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040  0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_4/A1     AND2_X1 Fall  0.3020 -0.0020 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_4/ZN     AND2_X1 Fall  0.3530  0.0510 0.0070             1.03302  1.06234  2.09536           1       100                    | 
|    outA/out_reg[2]/D DFF_X1  Fall  0.3530  0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.1520 0.0010 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0110 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.3530        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1900        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000  0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000  0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000  0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040  0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_5/A1     AND2_X1 Fall  0.3020 -0.0020 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_5/ZN     AND2_X1 Fall  0.3540  0.0520 0.0070             1.59939  1.06234  2.66173           1       100                    | 
|    outA/out_reg[3]/D DFF_X1  Fall  0.3530 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.1520 0.0010 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0110 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.3530        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1900        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[31]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000  0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000  0.0000                                                                                       | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000  0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040  0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_33/A1     AND2_X1 Fall  0.3020 -0.0020 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_33/ZN     AND2_X1 Fall  0.3530  0.0510 0.0070             1.00129  1.06234  2.06363           1       100                    | 
|    outA/out_reg[31]/D DFF_X1  Fall  0.3530  0.0000 0.0070                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[31]/CK       DFF_X1        Rise  0.1520 0.0010 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0110 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.3530        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1900        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000 0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040 0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_9/A1     AND2_X1 Fall  0.3050 0.0010 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_9/ZN     AND2_X1 Fall  0.3540 0.0490 0.0060             0.160809 1.06234  1.22315           1       100                    | 
|    outA/out_reg[7]/D DFF_X1  Fall  0.3540 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.1530 0.0020 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1530 0.1530 | 
| library hold check                        |  0.0110 0.1640 | 
| data required time                        |  0.1640        | 
|                                           |                | 
| data arrival time                         |  0.3540        | 
| data required time                        | -0.1640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1900        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[8]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000 0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040 0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_10/A1    AND2_X1 Fall  0.3060 0.0020 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_10/ZN    AND2_X1 Fall  0.3550 0.0490 0.0060             0.155929 1.06234  1.21827           1       100                    | 
|    outA/out_reg[8]/D DFF_X1  Fall  0.3550 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[8]/CK        DFF_X1        Rise  0.1540 0.0030 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0110 0.1650 | 
| data required time                        |  0.1650        | 
|                                           |                | 
| data arrival time                         |  0.3550        | 
| data required time                        | -0.1650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1900        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[19]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_21/A1     AND2_X1 Fall  0.3140 0.0100 0.0640          0.874832                                                  | 
|    outA/i_0_21/ZN     AND2_X1 Fall  0.3630 0.0490 0.0060 0.223198 1.06234  1.28554           1       100                    | 
|    outA/out_reg[19]/D DFF_X1  Fall  0.3630 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[19]/CK       DFF_X1        Rise  0.1620 0.0110 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0110 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.3630        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1900        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000 0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040 0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_7/A1     AND2_X1 Fall  0.3040 0.0000 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_7/ZN     AND2_X1 Fall  0.3540 0.0500 0.0060             0.456917 1.06234  1.51926           1       100                    | 
|    outA/out_reg[5]/D DFF_X1  Fall  0.3540 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.1520 0.0010 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0110 0.1630 | 
| data required time                        |  0.1630        | 
|                                           |                | 
| data arrival time                         |  0.3540        | 
| data required time                        | -0.1630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[9]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_11/A1    AND2_X1 Fall  0.3080 0.0040 0.0630          0.874832                                                  | 
|    outA/i_0_11/ZN    AND2_X1 Fall  0.3570 0.0490 0.0060 0.320688 1.06234  1.38303           1       100                    | 
|    outA/out_reg[9]/D DFF_X1  Fall  0.3570 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[9]/CK        DFF_X1        Rise  0.1550 0.0040 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0110 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.3570        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[18]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_20/A1     AND2_X1 Fall  0.3140 0.0100 0.0640          0.874832                                                  | 
|    outA/i_0_20/ZN     AND2_X1 Fall  0.3630 0.0490 0.0060 0.232269 1.06234  1.29461           1       100                    | 
|    outA/out_reg[18]/D DFF_X1  Fall  0.3630 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[18]/CK       DFF_X1        Rise  0.1610 0.0100 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0110 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.3630        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[22]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_24/A1     AND2_X1 Fall  0.3150 0.0110 0.0640          0.874832                                                  | 
|    outA/i_0_24/ZN     AND2_X1 Fall  0.3650 0.0500 0.0060 0.321245 1.06234  1.38359           1       100                    | 
|    outA/out_reg[22]/D DFF_X1  Fall  0.3650 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[22]/CK       DFF_X1        Rise  0.1630 0.0120 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1630 0.1630 | 
| library hold check                        |  0.0110 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.3650        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[23]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_25/A1     AND2_X1 Fall  0.3150 0.0110 0.0640          0.874832                                                  | 
|    outA/i_0_25/ZN     AND2_X1 Fall  0.3650 0.0500 0.0060 0.328347 1.06234  1.39069           1       100                    | 
|    outA/out_reg[23]/D DFF_X1  Fall  0.3650 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[23]/CK       DFF_X1        Rise  0.1630 0.0120 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1630 0.1630 | 
| library hold check                        |  0.0110 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.3650        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[24]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_26/A1     AND2_X1 Fall  0.3150 0.0110 0.0640          0.874832                                                  | 
|    outA/i_0_26/ZN     AND2_X1 Fall  0.3650 0.0500 0.0060 0.288441 1.06234  1.35078           1       100                    | 
|    outA/out_reg[24]/D DFF_X1  Fall  0.3650 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[24]/CK       DFF_X1        Rise  0.1630 0.0120 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1630 0.1630 | 
| library hold check                        |  0.0110 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.3650        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[26]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_28/A1     AND2_X1 Fall  0.3150 0.0110 0.0640          0.874832                                                  | 
|    outA/i_0_28/ZN     AND2_X1 Fall  0.3650 0.0500 0.0060 0.481269 1.06234  1.54361           1       100                    | 
|    outA/out_reg[26]/D DFF_X1  Fall  0.3650 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[26]/CK       DFF_X1        Rise  0.1630 0.0120 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1630 0.1630 | 
| library hold check                        |  0.0110 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.3650        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000  0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                Rise  0.2000  0.0000                                                                                       | 
|    outA/i_0_1/A      INV_X1  Rise  0.2000  0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.3040  0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_6/A1     AND2_X1 Fall  0.3030 -0.0010 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_6/ZN     AND2_X1 Fall  0.3540  0.0510 0.0070             0.992493 1.06234  2.05483           1       100                    | 
|    outA/out_reg[4]/D DFF_X1  Fall  0.3540  0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.1510 0.0000 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0110 0.1620 | 
| data required time                        |  0.1620        | 
|                                           |                | 
| data arrival time                         |  0.3540        | 
| data required time                        | -0.1620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[10]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_12/A1     AND2_X1 Fall  0.3090 0.0050 0.0630          0.874832                                                  | 
|    outA/i_0_12/ZN     AND2_X1 Fall  0.3580 0.0490 0.0060 0.290215 1.06234  1.35256           1       100                    | 
|    outA/out_reg[10]/D DFF_X1  Fall  0.3580 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[10]/CK       DFF_X1        Rise  0.1550 0.0040 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0110 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.3580        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[15]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_17/A1     AND2_X1 Fall  0.3120 0.0080 0.0640          0.874832                                                  | 
|    outA/i_0_17/ZN     AND2_X1 Fall  0.3620 0.0500 0.0060 0.582258 1.06234  1.6446            1       100                    | 
|    outA/out_reg[15]/D DFF_X1  Fall  0.3620 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[15]/CK       DFF_X1        Rise  0.1590 0.0080 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0110 0.1700 | 
| data required time                        |  0.1700        | 
|                                           |                | 
| data arrival time                         |  0.3620        | 
| data required time                        | -0.1700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[17]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_19/A1     AND2_X1 Fall  0.3130 0.0090 0.0640          0.874832                                                  | 
|    outA/i_0_19/ZN     AND2_X1 Fall  0.3630 0.0500 0.0060 0.325864 1.06234  1.38821           1       100                    | 
|    outA/out_reg[17]/D DFF_X1  Fall  0.3630 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[17]/CK       DFF_X1        Rise  0.1600 0.0090 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0110 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.3630        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[28]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_30/A1     AND2_X1 Fall  0.3140 0.0100 0.0640          0.874832                                                  | 
|    outA/i_0_30/ZN     AND2_X1 Fall  0.3640 0.0500 0.0060 0.584929 1.06234  1.64727           1       100                    | 
|    outA/out_reg[28]/D DFF_X1  Fall  0.3640 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[28]/CK       DFF_X1        Rise  0.1610 0.0100 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0110 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.3640        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_22/A1     AND2_X1 Fall  0.3150 0.0110 0.0640          0.874832                                                  | 
|    outA/i_0_22/ZN     AND2_X1 Fall  0.3650 0.0500 0.0060 0.383083 1.06234  1.44543           1       100                    | 
|    outA/out_reg[20]/D DFF_X1  Fall  0.3650 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[20]/CK       DFF_X1        Rise  0.1620 0.0110 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0110 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.3650        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_23/A1     AND2_X1 Fall  0.3150 0.0110 0.0640          0.874832                                                  | 
|    outA/i_0_23/ZN     AND2_X1 Fall  0.3650 0.0500 0.0060 0.246185 1.06234  1.30853           1       100                    | 
|    outA/out_reg[21]/D DFF_X1  Fall  0.3650 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[21]/CK       DFF_X1        Rise  0.1620 0.0110 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0110 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.3650        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[27]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_29/A1     AND2_X1 Fall  0.3150 0.0110 0.0640          0.874832                                                  | 
|    outA/i_0_29/ZN     AND2_X1 Fall  0.3650 0.0500 0.0060 0.577804 1.06234  1.64015           1       100                    | 
|    outA/out_reg[27]/D DFF_X1  Fall  0.3650 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[27]/CK       DFF_X1        Rise  0.1620 0.0110 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0110 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.3650        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[25]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_27/A1     AND2_X1 Fall  0.3150 0.0110 0.0640          0.874832                                                  | 
|    outA/i_0_27/ZN     AND2_X1 Fall  0.3660 0.0510 0.0060 0.644787 1.06234  1.70713           1       100                    | 
|    outA/out_reg[25]/D DFF_X1  Fall  0.3660 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[25]/CK       DFF_X1        Rise  0.1630 0.0120 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1630 0.1630 | 
| library hold check                        |  0.0110 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.3660        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[11]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_13/A1     AND2_X1 Fall  0.3100 0.0060 0.0630          0.874832                                                  | 
|    outA/i_0_13/ZN     AND2_X1 Fall  0.3590 0.0490 0.0060 0.316947 1.06234  1.37929           1       100                    | 
|    outA/out_reg[11]/D DFF_X1  Fall  0.3590 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[11]/CK       DFF_X1        Rise  0.1550 0.0040 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0110 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.3590        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1930        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[12]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_14/A1     AND2_X1 Fall  0.3100 0.0060 0.0630          0.874832                                                  | 
|    outA/i_0_14/ZN     AND2_X1 Fall  0.3600 0.0500 0.0060 0.635318 1.06234  1.69766           1       100                    | 
|    outA/out_reg[12]/D DFF_X1  Fall  0.3600 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[12]/CK       DFF_X1        Rise  0.1560 0.0050 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0110 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.3600        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1930        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[14]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_16/A1     AND2_X1 Fall  0.3120 0.0080 0.0640          0.874832                                                  | 
|    outA/i_0_16/ZN     AND2_X1 Fall  0.3620 0.0500 0.0060 0.306173 1.06234  1.36852           1       100                    | 
|    outA/out_reg[14]/D DFF_X1  Fall  0.3620 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[14]/CK       DFF_X1        Rise  0.1580 0.0070 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0110 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.3620        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1930        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[16]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_18/A1     AND2_X1 Fall  0.3130 0.0090 0.0640          0.874832                                                  | 
|    outA/i_0_18/ZN     AND2_X1 Fall  0.3630 0.0500 0.0060 0.292463 1.06234  1.35481           1       100                    | 
|    outA/out_reg[16]/D DFF_X1  Fall  0.3630 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[16]/CK       DFF_X1        Rise  0.1590 0.0080 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0110 0.1700 | 
| data required time                        |  0.1700        | 
|                                           |                | 
| data arrival time                         |  0.3630        | 
| data required time                        | -0.1700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1930        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[13]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_15/A1     AND2_X1 Fall  0.3110 0.0070 0.0630          0.874832                                                  | 
|    outA/i_0_15/ZN     AND2_X1 Fall  0.3620 0.0510 0.0070 0.987414 1.06234  2.04976           1       100                    | 
|    outA/out_reg[13]/D DFF_X1  Fall  0.3620 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[13]/CK       DFF_X1        Rise  0.1570 0.0060 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0110 0.1680 | 
| data required time                        |  0.1680        | 
|                                           |                | 
| data arrival time                         |  0.3620        | 
| data required time                        | -0.1680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1940        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[29]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040 0.1040 0.0630 21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_31/A1     AND2_X1 Fall  0.3120 0.0080 0.0640          0.874832                                                  | 
|    outA/i_0_31/ZN     AND2_X1 Fall  0.3640 0.0520 0.0070 1.19239  1.06234  2.25473           1       100                    | 
|    outA/out_reg[29]/D DFF_X1  Fall  0.3640 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[29]/CK       DFF_X1        Rise  0.1590 0.0080 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0110 0.1700 | 
| data required time                        |  0.1700        | 
|                                           |                | 
| data arrival time                         |  0.3640        | 
| data required time                        | -0.1700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1940        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[30]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000  0.0000 0.1000             3.14501  9.77922  12.9242           8       100      c             | 
|    outA/reset                 Rise  0.2000  0.0000                                                                                       | 
|    outA/i_0_1/A       INV_X1  Rise  0.2000  0.0000 0.1000                      1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.3040  0.1040 0.0630             21.0753  27.9946  49.0699           32      100                    | 
|    outA/i_0_32/A1     AND2_X1 Fall  0.3030 -0.0010 0.0630    -0.0020           0.874832                                                  | 
|    outA/i_0_32/ZN     AND2_X1 Fall  0.3580  0.0550 0.0080             2.86467  1.06234  3.92701           1       100                    | 
|    outA/out_reg[30]/D DFF_X1  Fall  0.3580  0.0000 0.0080                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outA/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1510 0.1510 0.1170 17.3371  30.3889  47.726            32      100      FA   K        | 
|    outA/out_reg[30]/CK       DFF_X1        Rise  0.1510 0.0000 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0110 0.1620 | 
| data required time                        |  0.1620        | 
|                                           |                | 
| data arrival time                         |  0.3580        | 
| data required time                        | -0.1620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1960        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[31]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.1000 3.14501  9.77922  12.9242           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                   | 
|    outB/i_0_1/ZN      INV_X1  Fall  0.3170 0.1170 0.0700 30.5889  27.9946  58.5835           32      100                    | 
|    outB/i_0_33/A1     AND2_X1 Fall  0.3180 0.0010 0.0700          0.874832                                                  | 
|    outB/i_0_33/ZN     AND2_X1 Fall  0.3700 0.0520 0.0060 0.651546 1.06234  1.71389           1       100                    | 
|    outB/out_reg[31]/D DFF_X1  Fall  0.3700 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.51492  3.21811  5.73303           2       100      c    K        | 
|    outB/clk_CTSPP_2                        Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c15/A         CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    outB/CTS_L1_c15/Z         CLKBUF_X2     Rise  0.0670 0.0670 0.0250 0.932789 16.8371  17.7698           3       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0670 0.0000 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1020 0.0350 0.0120 10.113   2.84232  12.9553           2       100      FA   K        | 
|    outB/CTS_L3_c6/A          CLKBUF_X3     Rise  0.1050 0.0030 0.0120          1.42116                                     F             | 
|    outB/CTS_L3_c6/Z          CLKBUF_X3     Rise  0.1550 0.0500 0.0270 10.2783  18.0434  28.3217           19      100      F    K        | 
|    outB/out_reg[31]/CK       DFF_X1        Rise  0.1620 0.0070 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0070 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.3700        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2010        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1691M, PVMEM - 1843M)
