{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479424432046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479424432046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 17:13:51 2016 " "Processing started: Thu Nov 17 17:13:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479424432046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479424432046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479424432046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1479424432323 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nois.qsys " "Elaborating Qsys system entity \"nois.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424440128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:03 Progress: Loading DE2_CCD/nois.qsys " "2016.11.17.17:14:03 Progress: Loading DE2_CCD/nois.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424443516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:03 Progress: Reading input file " "2016.11.17.17:14:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424443922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:03 Progress: Adding altpll_0 \[altpll 15.0\] " "2016.11.17.17:14:03 Progress: Adding altpll_0 \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424443979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:05 Progress: Parameterizing module altpll_0 " "2016.11.17.17:14:05 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:05 Progress: Adding clk_0 \[clock_source 15.0\] " "2016.11.17.17:14:05 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:05 Progress: Parameterizing module clk_0 " "2016.11.17.17:14:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:05 Progress: Building connections " "2016.11.17.17:14:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:05 Progress: Parameterizing connections " "2016.11.17.17:14:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:05 Progress: Validating " "2016.11.17.17:14:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.17.17:14:05 Progress: Done reading input file " "2016.11.17.17:14:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445477 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nois.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Nois.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445695 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nois.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Nois.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445695 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nois.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Nois.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445696 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nois.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Nois.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1479424445697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois: Generating nois \"nois\" for QUARTUS_SYNTH " "Nois: Generating nois \"nois\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424447146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"nois\" instantiated altpll \"altpll_0\" " "Altpll_0: \"nois\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424449845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nois\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nois\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424449854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois: Done \"nois\" with 3 modules, 5 files " "Nois: Done \"nois\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479424449861 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nois.qsys " "Finished elaborating Qsys system entity \"nois.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424450581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Found entity 1: Stack_RAM" {  } { { "Stack_RAM.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Stack_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450610 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1479424450611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/nois.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois/nois.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois " "Found entity 1: nois" {  } { { "db/ip/nois/nois.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/nois.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nois/submodules/altera_reset_controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nois/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/submodules/nois_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/nois/submodules/nois_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_altpll_0_dffpipe_l2c " "Found entity 1: nois_altpll_0_dffpipe_l2c" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450629 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_altpll_0_stdsync_sv6 " "Found entity 2: nois_altpll_0_stdsync_sv6" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450629 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_altpll_0_altpll_1742 " "Found entity 3: nois_altpll_0_altpll_1742" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450629 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_altpll_0 " "Found entity 4: nois_altpll_0" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_50 DE2_CCD.v(405) " "Verilog HDL Implicit Net warning at DE2_CCD.v(405): created implicit net for \"CLK_50\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 405 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424450629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_27 DE2_CCD.v(405) " "Verilog HDL Implicit Net warning at DE2_CCD.v(405): created implicit net for \"CLK_27\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 405 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424450629 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(57) " "Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Mirror_Col.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479424450635 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(65) " "Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Mirror_Col.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479424450635 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(73) " "Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Mirror_Col.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479424450635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1479424450683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 DE2_CCD.v(390) " "Verilog HDL assignment warning at DE2_CCD.v(390): truncated value with size 11 to match size of target (9)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_CCD.v(216) " "Output port \"FL_ADDR\" at DE2_CCD.v(216) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_CCD.v(223) " "Output port \"SRAM_ADDR\" at DE2_CCD.v(223) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_CCD.v(231) " "Output port \"OTG_ADDR\" at DE2_CCD.v(231) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_CCD.v(196) " "Output port \"UART_TXD\" at DE2_CCD.v(196) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_CCD.v(199) " "Output port \"IRDA_TXD\" at DE2_CCD.v(199) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_CCD.v(217) " "Output port \"FL_WE_N\" at DE2_CCD.v(217) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_CCD.v(218) " "Output port \"FL_RST_N\" at DE2_CCD.v(218) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_CCD.v(219) " "Output port \"FL_OE_N\" at DE2_CCD.v(219) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_CCD.v(220) " "Output port \"FL_CE_N\" at DE2_CCD.v(220) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_CCD.v(224) " "Output port \"SRAM_UB_N\" at DE2_CCD.v(224) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450686 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_CCD.v(225) " "Output port \"SRAM_LB_N\" at DE2_CCD.v(225) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_CCD.v(226) " "Output port \"SRAM_WE_N\" at DE2_CCD.v(226) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_CCD.v(227) " "Output port \"SRAM_CE_N\" at DE2_CCD.v(227) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_CCD.v(228) " "Output port \"SRAM_OE_N\" at DE2_CCD.v(228) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_CCD.v(232) " "Output port \"OTG_CS_N\" at DE2_CCD.v(232) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_CCD.v(233) " "Output port \"OTG_RD_N\" at DE2_CCD.v(233) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_CCD.v(234) " "Output port \"OTG_WR_N\" at DE2_CCD.v(234) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_CCD.v(235) " "Output port \"OTG_RST_N\" at DE2_CCD.v(235) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_CCD.v(236) " "Output port \"OTG_FSPEED\" at DE2_CCD.v(236) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_CCD.v(237) " "Output port \"OTG_LSPEED\" at DE2_CCD.v(237) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_CCD.v(242) " "Output port \"OTG_DACK0_N\" at DE2_CCD.v(242) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_CCD.v(243) " "Output port \"OTG_DACK1_N\" at DE2_CCD.v(243) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_CCD.v(248) " "Output port \"LCD_RW\" at DE2_CCD.v(248) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_CCD.v(249) " "Output port \"LCD_EN\" at DE2_CCD.v(249) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_CCD.v(250) " "Output port \"LCD_RS\" at DE2_CCD.v(250) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_CCD.v(255) " "Output port \"SD_CLK\" at DE2_CCD.v(255) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_CCD.v(266) " "Output port \"TDO\" at DE2_CCD.v(266) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_CCD.v(258) " "Output port \"I2C_SCLK\" at DE2_CCD.v(258) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_CCD.v(278) " "Output port \"ENET_CMD\" at DE2_CCD.v(278) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_CCD.v(279) " "Output port \"ENET_CS_N\" at DE2_CCD.v(279) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_CCD.v(280) " "Output port \"ENET_WR_N\" at DE2_CCD.v(280) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_CCD.v(281) " "Output port \"ENET_RD_N\" at DE2_CCD.v(281) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_CCD.v(282) " "Output port \"ENET_RST_N\" at DE2_CCD.v(282) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_CCD.v(284) " "Output port \"ENET_CLK\" at DE2_CCD.v(284) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_CCD.v(289) " "Output port \"AUD_DACDAT\" at DE2_CCD.v(289) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_CCD.v(291) " "Output port \"AUD_XCK\" at DE2_CCD.v(291) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1479424450687 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois nois:pll_clk " "Elaborating entity \"nois\" for hierarchy \"nois:pll_clk\"" {  } { { "DE2_CCD.v" "pll_clk" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_altpll_0 nois:pll_clk\|nois_altpll_0:altpll_0 " "Elaborating entity \"nois_altpll_0\" for hierarchy \"nois:pll_clk\|nois_altpll_0:altpll_0\"" {  } { { "db/ip/nois/nois.v" "altpll_0" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/nois.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_altpll_0_stdsync_sv6 nois:pll_clk\|nois_altpll_0:altpll_0\|nois_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nois_altpll_0_stdsync_sv6\" for hierarchy \"nois:pll_clk\|nois_altpll_0:altpll_0\|nois_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "stdsync2" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_altpll_0_dffpipe_l2c nois:pll_clk\|nois_altpll_0:altpll_0\|nois_altpll_0_stdsync_sv6:stdsync2\|nois_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nois_altpll_0_dffpipe_l2c\" for hierarchy \"nois:pll_clk\|nois_altpll_0:altpll_0\|nois_altpll_0_stdsync_sv6:stdsync2\|nois_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "dffpipe3" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_altpll_0_altpll_1742 nois:pll_clk\|nois_altpll_0:altpll_0\|nois_altpll_0_altpll_1742:sd1 " "Elaborating entity \"nois_altpll_0_altpll_1742\" for hierarchy \"nois:pll_clk\|nois_altpll_0:altpll_0\|nois_altpll_0_altpll_1742:sd1\"" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "sd1" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nois:pll_clk\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nois:pll_clk\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nois/nois.v" "rst_controller" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/nois.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nois:pll_clk\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nois:pll_clk\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nois/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nois:pll_clk\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nois:pll_clk\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nois/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.v" "u1" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(54) " "Verilog HDL assignment warning at VGA_Controller.v(54): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/VGA_Controller.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450701 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(57) " "Verilog HDL assignment warning at VGA_Controller.v(57): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/VGA_Controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450701 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(60) " "Verilog HDL assignment warning at VGA_Controller.v(60): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/VGA_Controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450701 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(91) " "Verilog HDL assignment warning at VGA_Controller.v(91): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/VGA_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450701 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(117) " "Verilog HDL assignment warning at VGA_Controller.v(117): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/VGA_Controller.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450701 "|DE2_CCD|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.v" "u2" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450703 "|DE2_CCD|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.v" "u3" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(79) " "Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/CCD_Capture.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450704 "|DE2_CCD|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(83) " "Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/CCD_Capture.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450704 "|DE2_CCD|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.v" "u4" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "C:/Users/ychu26/final-project/DE2_CCD/RAW2RGB.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/ychu26/final-project/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424450735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450736 ""}  } { { "Line_Buffer.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1479424450736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2pn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2pn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2pn " "Found entity 1: shift_taps_2pn" {  } { { "db/shift_taps_2pn.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/shift_taps_2pn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_2pn RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated " "Elaborating entity \"shift_taps_2pn\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mq81 " "Found entity 1: altsyncram_mq81" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mq81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mq81 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|altsyncram_mq81:altsyncram2 " "Elaborating entity \"altsyncram_mq81\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|altsyncram_mq81:altsyncram2\"" {  } { { "db/shift_taps_2pn.tdf" "altsyncram2" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/shift_taps_2pn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_2pn.tdf" "cntr1" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/shift_taps_2pn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424450879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424450879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/cntr_lvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_CCD.v" "u5" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/ychu26/final-project/DE2_CCD/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.v" "u6" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(368) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(368): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450888 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(412) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450888 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(413) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(414) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(416) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(417) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(406) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(406) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(406) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(406) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450889 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450890 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450891 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450892 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450892 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450892 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450892 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450892 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450892 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450892 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424450892 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424450915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450917 ""}  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1479424450917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450920 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450920 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450920 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450920 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424450921 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424450921 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424450921 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424450923 "|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424450972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424450973 ""}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1479424450973 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 162 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1479424451007 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 165 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1479424451007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_87o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_87o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_87o1 " "Found entity 1: dcfifo_87o1" {  } { { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_87o1 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated " "Elaborating entity \"dcfifo_87o1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_87o1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_87o1.tdf" "rdptr_g1p" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_87o1.tdf" "wrptr_g1p" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf51 " "Found entity 1: altsyncram_mf51" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf51 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram " "Elaborating entity \"altsyncram_mf51\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\"" {  } { { "db/dcfifo_87o1.tdf" "fifo_ram" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_87o1.tdf" "rs_brp" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qld " "Found entity 1: alt_synch_pipe_qld" {  } { { "db/alt_synch_pipe_qld.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/alt_synch_pipe_qld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qld Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_qld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qld\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\"" {  } { { "db/dcfifo_87o1.tdf" "rs_dgwp" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_qld.tdf" "dffpipe13" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/alt_synch_pipe_qld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/alt_synch_pipe_rld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_rld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\"" {  } { { "db/dcfifo_87o1.tdf" "ws_dgrp" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe16" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/alt_synch_pipe_rld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_87o1.tdf" "rdempty_eq_comp" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.v" "u7" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(43) " "Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_CCD_Config.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424451318 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(91) " "Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_CCD_Config.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424451318 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_CCD_Config.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424451319 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424451319 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479424451319 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.v" "u8" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_RAM Mirror_Col:u8\|Stack_RAM:comb_62 " "Elaborating entity \"Stack_RAM\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "C:/Users/ychu26/final-project/DE2_CCD/Mirror_Col.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "Stack_RAM.v" "altsyncram_component" { Text "C:/Users/ychu26/final-project/DE2_CCD/Stack_RAM.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "Stack_RAM.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Stack_RAM.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451343 ""}  } { { "Stack_RAM.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Stack_RAM.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1479424451343 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_rgn1.tdf" 392 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1479424451379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgn1 " "Found entity 1: altsyncram_rgn1" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_rgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424451380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424451380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgn1 Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated " "Elaborating entity \"altsyncram_rgn1\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424451380 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 298 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451682 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 330 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451682 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 522 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451682 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 298 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451682 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 330 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451682 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 458 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451682 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 490 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451682 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/altsyncram_mf51.tdf" 522 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451682 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1479424451682 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1479424451682 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nois:pll_clk\|nois_altpll_0:altpll_0\|nois_altpll_0_altpll_1742:sd1\|wire_pll7_clk\[0\] " "Synthesized away node \"nois:pll_clk\|nois_altpll_0:altpll_0\|nois_altpll_0_altpll_1742:sd1\|wire_pll7_clk\[0\]\"" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 193 -1 0 } } { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/submodules/nois_altpll_0.v" 265 0 0 } } { "db/ip/nois/nois.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/ip/nois/nois.v" 26 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424451685 "|DE2_CCD|nois:pll_clk|nois_altpll_0:altpll_0|nois_altpll_0_altpll_1742:sd1|pll7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1479424451685 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1479424451685 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1479424452792 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1479424452830 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1479424452830 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "bidirectional pin \"SD_DAT3\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 253 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 254 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1479424452830 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1479424452830 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/a_graycounter_577.tdf" 33 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_Controller.v" 72 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/a_graycounter_577.tdf" 46 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_Controller.v" 68 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/db/a_graycounter_1lc.tdf" 46 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_Controller.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1479424452839 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1479424452840 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424453254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424453254 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1479424453254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424453260 "|DE2_CCD|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1479424453260 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1479424453686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1479424454096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454096 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 240 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 261 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 283 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424454303 "|DE2_CCD|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1479424454303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2039 " "Implemented 2039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1479424454305 ""} { "Info" "ICUT_CUT_TM_OPINS" "212 " "Implemented 212 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1479424454305 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Implemented 159 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1479424454305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1513 " "Implemented 1513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1479424454305 ""} { "Info" "ICUT_CUT_TM_RAMS" "106 " "Implemented 106 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1479424454305 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1479424454305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1479424454305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 280 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 280 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479424454376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 17:14:14 2016 " "Processing ended: Thu Nov 17 17:14:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479424454376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479424454376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479424454376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479424454376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479424456946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479424456947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 17:14:16 2016 " "Processing started: Thu Nov 17 17:14:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479424456947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479424456947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479424456947 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479424457065 ""}
{ "Info" "0" "" "Project  = DE2_CCD" {  } {  } 0 0 "Project  = DE2_CCD" 0 0 "Fitter" 0 0 1479424457066 ""}
{ "Info" "0" "" "Revision = DE2_CCD" {  } {  } 0 0 "Revision = DE2_CCD" 0 0 "Fitter" 0 0 1479424457066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1479424457176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_CCD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_CCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479424457447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479424457504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479424457504 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 1031 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1479424457566 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 918 3 0 } } { "" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 1032 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1479424457566 ""}  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 1031 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1479424457566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479424457859 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424457943 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1479424457943 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 6685 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424457949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 6687 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424457949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 6689 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424457949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 6691 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424457949 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1479424457949 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479424457957 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1479424458256 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 419 " "No exact pin location assignment(s) for 68 pins of 419 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1479424459238 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_87o1 " "Entity dcfifo_87o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479424460145 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479424460145 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1479424460145 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1479424460145 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ychu26/final-project/de2_ccd/db/ip/nois/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ychu26/final-project/de2_ccd/db/ip/nois/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479424460158 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1479424460184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1479424460186 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1479424460212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1479424460215 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1479424460217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479424460380 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 6675 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479424460380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "GPIO_1\[10\]~input  " "Promoted node GPIO_1\[10\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479424460380 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 6651 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479424460380 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "GPIO_1\[10\]~input Global Clock " "Pin GPIO_1\[10\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 6651 9698 10655 0 0 ""}  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1479424460380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479424460380 ""}  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 1031 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479424460380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479424460380 ""}  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 1031 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479424460380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479424460380 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\]~output " "Destination node GPIO_1\[11\]~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3761 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460380 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Destination node CCD_MCLK~0" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 394 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3598 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460380 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 6448 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460380 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479424460380 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 394 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 1567 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479424460380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 2831 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 2975 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479424460381 ""}  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 697 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479424460381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|RD_MASK\[1\]~1 " "Destination node Sdram_Control_4Port:u6\|RD_MASK\[1\]~1" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 491 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 2752 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 2779 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[8\]~17 " "Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[8\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3181 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[8\]~20 " "Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[8\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3186 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~17 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3189 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~20 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[10\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3195 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[11\]~19 " "Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[11\]~19" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3202 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[11\]~20 " "Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[11\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3203 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[21\]~17 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[21\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3206 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[21\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[21\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 3211 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479424460381 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 1494 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479424460381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~0 " "Destination node Reset_Delay:u2\|oRST_1~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 2600 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479424460381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479424460381 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 1495 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479424460381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479424461221 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479424461224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479424461224 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479424461228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479424461237 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479424461243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479424461243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479424461245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479424462044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Input Buffer " "Packed 12 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1479424462048 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479424462048 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 3.3V 7 8 52 " "Number of I/O pins in group: 67 (unused VREF, 3.3V VCCIO, 7 input, 8 output, 52 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1479424462212 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1479424462212 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1479424462212 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 44 12 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 44 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424462214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 52 11 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 52 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424462214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 64 9 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 64 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424462214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 68 3 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424462214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424462214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424462214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424462214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 56 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424462214 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1479424462214 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1479424462214 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479424462990 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1479424462998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479424465847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479424466322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479424466376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479424471353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479424471354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479424472294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1479424476188 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479424476188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479424477632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1479424477633 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479424477633 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.42 " "Total time spent on timing analysis during the Fitter is 1.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479424477701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479424477781 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479424478324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479424478378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479424478895 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479424479819 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1479424480810 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "207 Cyclone IV E " "207 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL Y1 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 507 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_CLOCK 3.3-V LVTTL A23 " "Pin EXT_CLOCK uses I/O standard 3.3-V LVTTL at A23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EXT_CLOCK } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 511 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL P26 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at P26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 513 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT0 3.3-V LVTTL A6 " "Pin OTG_INT0 uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 238 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 539 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT1 3.3-V LVTTL D5 " "Pin OTG_INT1 uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ0 3.3-V LVTTL J1 " "Pin OTG_DREQ0 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ1 3.3-V LVTTL B4 " "Pin OTG_DREQ1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 542 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL R3 " "Pin TDI uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TDI } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 553 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 3.3-V LVTTL D22 " "Pin TCK uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCK } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCS 3.3-V LVTTL G14 " "Pin TCS uses I/O standard 3.3-V LVTTL at G14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCS } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 559 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_INT 3.3-V LVTTL B18 " "Pin ENET_INT uses I/O standard 3.3-V LVTTL at B18" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_INT } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 570 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL C2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 287 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 572 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 421 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 422 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 423 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 424 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 425 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 426 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 427 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 428 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 575 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 576 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL AC14 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL A25 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 429 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL H14 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 430 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL E26 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at E26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 431 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A21 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 432 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B19 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 433 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL M28 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at M28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 434 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL D21 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 435 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL K27 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at K27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 436 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL L8 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 437 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D13 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 438 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL G26 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at G26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 439 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL B17 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 440 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL F24 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 441 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL U4 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 442 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL H26 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at H26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 443 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL AE12 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at AE12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 444 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL AF13 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 445 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL D25 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 446 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL C15 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 447 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL AB14 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 448 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL V24 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at V24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 449 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL K25 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at K25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 450 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL M26 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at M26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 451 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL AE27 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at AE27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 452 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL E28 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at E28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL F26 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at F26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 454 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL D19 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL R26 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at R26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 456 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C23 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 457 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL E27 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at E27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 458 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL D15 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL T21 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 460 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL C22 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL R23 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at R23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 462 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[34\] 3.3-V LVTTL Y15 " "Pin GPIO_0\[34\] uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[35\] 3.3-V LVTTL D24 " "Pin GPIO_0\[35\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 464 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL AF25 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL AC22 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL AE22 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL AF21 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL AF22 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 484 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL AD22 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 485 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL AG25 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 486 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL AD25 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 487 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL AH25 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 488 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL AE25 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 489 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL AG22 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 490 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL AE24 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 491 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL AH22 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 492 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL AF26 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 493 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL AE20 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 494 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL AG23 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 495 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL AF20 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 496 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL AH26 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 497 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[34\] 3.3-V LVTTL AH23 " "Pin GPIO_1\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 498 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[35\] 3.3-V LVTTL AG26 " "Pin GPIO_1\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 499 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 327 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 328 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 329 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 330 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 331 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 332 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 333 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 334 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 335 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 336 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 337 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 338 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 339 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 340 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 341 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 342 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 214 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 215 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 216 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 217 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 218 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 219 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 220 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 221 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 198 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 199 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 200 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 201 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 202 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 203 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 205 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 206 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 207 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 208 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 209 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 210 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 211 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 212 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 213 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 182 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 183 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 184 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 185 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 186 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 187 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 188 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 190 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 192 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 194 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 196 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 176 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 177 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 178 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 179 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 180 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 181 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL AE14 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 506 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 257 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 505 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[0\] 3.3-V LVTTL C17 " "Pin ENET_DATA\[0\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 158 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[1\] 3.3-V LVTTL V28 " "Pin ENET_DATA\[1\] uses I/O standard 3.3-V LVTTL at V28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 159 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[2\] 3.3-V LVTTL L7 " "Pin ENET_DATA\[2\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 160 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[3\] 3.3-V LVTTL N8 " "Pin ENET_DATA\[3\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 161 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[4\] 3.3-V LVTTL U25 " "Pin ENET_DATA\[4\] uses I/O standard 3.3-V LVTTL at U25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 162 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[5\] 3.3-V LVTTL G5 " "Pin ENET_DATA\[5\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 163 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[6\] 3.3-V LVTTL K22 " "Pin ENET_DATA\[6\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 164 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[7\] 3.3-V LVTTL A22 " "Pin ENET_DATA\[7\] uses I/O standard 3.3-V LVTTL at A22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[8\] 3.3-V LVTTL D14 " "Pin ENET_DATA\[8\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 166 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[9\] 3.3-V LVTTL M7 " "Pin ENET_DATA\[9\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 167 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[10\] 3.3-V LVTTL C25 " "Pin ENET_DATA\[10\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 168 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[11\] 3.3-V LVTTL P21 " "Pin ENET_DATA\[11\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 169 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[12\] 3.3-V LVTTL G25 " "Pin ENET_DATA\[12\] uses I/O standard 3.3-V LVTTL at G25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 170 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[13\] 3.3-V LVTTL T8 " "Pin ENET_DATA\[13\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[14\] 3.3-V LVTTL G27 " "Pin ENET_DATA\[14\] uses I/O standard 3.3-V LVTTL at G27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 172 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[15\] 3.3-V LVTTL A18 " "Pin ENET_DATA\[15\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL D2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 504 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL D1 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 503 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 500 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL AB22 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 465 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL AC15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 466 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL AB21 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 467 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL Y17 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL AC21 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL Y16 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 470 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL AD21 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL AE16 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL AD15 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL AE15 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL AC19 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL AF16 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL AD19 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL AF15 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL AF24 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL AE21 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 479 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 226 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 227 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 228 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 229 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 230 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 231 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 232 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 233 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 234 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 235 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 236 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 237 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 238 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 239 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 240 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 241 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 243 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 508 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 224 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 225 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 222 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 223 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1479424480964 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1479424480964 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "142 " "Following 142 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 429 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 430 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 431 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 432 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 433 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 434 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 435 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 436 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 437 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 438 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 439 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 440 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 441 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 442 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 443 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 444 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 445 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 446 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 447 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 448 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 449 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 450 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 451 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 452 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 454 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 456 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 457 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 458 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 460 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 462 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 464 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 484 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 485 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 486 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 487 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 488 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 489 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 490 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 491 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 492 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 493 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 494 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 495 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 496 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 497 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 498 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 499 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 214 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 215 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 216 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 217 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 218 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 219 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 220 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 221 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 198 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 199 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 200 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 201 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 202 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 203 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 205 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 206 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 207 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 208 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 209 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 210 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 211 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 212 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 213 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 182 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 183 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 184 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 185 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 186 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 187 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 188 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 190 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 192 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 194 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 196 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 176 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 177 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 178 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 179 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 180 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 181 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 506 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 257 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 505 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 158 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 159 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 160 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 161 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 162 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 163 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 164 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 166 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 167 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 168 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 169 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 170 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 172 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 504 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 503 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 500 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 465 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 466 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 467 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 470 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/final-project/DE2_CCD/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1479424480976 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1479424480976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.fit.smsg " "Generated suppressed messages file C:/Users/ychu26/final-project/DE2_CCD/DE2_CCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479424481273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1651 " "Peak virtual memory: 1651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479424481974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 17:14:41 2016 " "Processing ended: Thu Nov 17 17:14:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479424481974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479424481974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479424481974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479424481974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1479424484735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479424484735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 17:14:44 2016 " "Processing started: Thu Nov 17 17:14:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479424484735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1479424484735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1479424484735 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1479424487617 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1479424487720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479424489359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 17:14:49 2016 " "Processing ended: Thu Nov 17 17:14:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479424489359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479424489359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479424489359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1479424489359 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1479424490066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1479424491926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479424491927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 17:14:51 2016 " "Processing started: Thu Nov 17 17:14:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479424491927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479424491927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_CCD -c DE2_CCD " "Command: quartus_sta DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479424491927 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1479424492089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1479424492283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1479424492338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1479424492338 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_87o1 " "Entity dcfifo_87o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492823 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1479424492823 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1479424492823 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ychu26/final-project/de2_ccd/db/ip/nois/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ychu26/final-project/de2_ccd/db/ip/nois/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1479424492833 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1479424492839 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492840 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492840 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492840 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492840 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1479424492841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[10\] GPIO_1\[10\] " "create_clock -period 1.000 -name GPIO_1\[10\] GPIO_1\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492842 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CCD_MCLK CCD_MCLK " "create_clock -period 1.000 -name CCD_MCLK CCD_MCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492842 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_CCD_Config:u7\|mI2C_CTRL_CLK I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name I2C_CCD_Config:u7\|mI2C_CTRL_CLK I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492842 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1479424492842 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1479424493136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493137 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1479424493140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1479424493163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1479424493242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1479424493242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.134 " "Worst-case setup slack is -3.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.134            -592.671 GPIO_1\[10\]  " "   -3.134            -592.671 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.061            -243.931 CCD_MCLK  " "   -3.061            -243.931 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.430            -105.100 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -2.430            -105.100 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.576               0.000 CLOCK_50  " "    1.576               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.689               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    1.689               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424493247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.802 " "Worst-case hold slack is -2.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802              -4.388 CLOCK_50  " "   -2.802              -4.388 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 GPIO_1\[10\]  " "    0.332               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.362               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CCD_MCLK  " "    0.402               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "    0.402               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424493260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.840 " "Worst-case recovery slack is -2.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.840            -322.589 CCD_MCLK  " "   -2.840            -322.589 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279            -209.670 GPIO_1\[10\]  " "   -1.279            -209.670 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.035               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    3.035               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424493268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.056 " "Worst-case removal slack is 1.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 CCD_MCLK  " "    1.056               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 GPIO_1\[10\]  " "    1.113               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.595               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    5.595               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424493274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210            -570.316 GPIO_1\[10\]  " "   -3.210            -570.316 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -212.653 CCD_MCLK  " "   -2.693            -212.653 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -1.285             -64.250 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.707               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    4.707               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 CLOCK_50  " "    9.681               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424493280 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 80 synchronizer chains. " "Report Metastability: Found 80 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493641 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479424493641 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1479424493652 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1479424493698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1479424494356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494481 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1479424494514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1479424494514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.800 " "Worst-case setup slack is -2.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.800            -514.158 GPIO_1\[10\]  " "   -2.800            -514.158 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.728            -211.857 CCD_MCLK  " "   -2.728            -211.857 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149             -91.202 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -2.149             -91.202 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.456               0.000 CLOCK_50  " "    1.456               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.488               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    2.488               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424494524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.556 " "Worst-case hold slack is -2.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556              -3.989 CLOCK_50  " "   -2.556              -3.989 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 GPIO_1\[10\]  " "    0.337               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.353               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CCD_MCLK  " "    0.354               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "    0.354               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424494541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.457 " "Worst-case recovery slack is -2.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.457            -275.567 CCD_MCLK  " "   -2.457            -275.567 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979            -144.161 GPIO_1\[10\]  " "   -0.979            -144.161 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.828               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    3.828               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424494553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 GPIO_1\[10\]  " "    0.927               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 CCD_MCLK  " "    0.978               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.934               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    4.934               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424494564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210            -566.488 GPIO_1\[10\]  " "   -3.210            -566.488 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -211.509 CCD_MCLK  " "   -2.649            -211.509 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -1.285             -64.250 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.709               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    4.709               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 CLOCK_50  " "    9.688               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424494575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424494575 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 80 synchronizer chains. " "Report Metastability: Found 80 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495001 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495001 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1479424495017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1479424495346 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1479424495346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.061 " "Worst-case setup slack is -1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061            -149.667 GPIO_1\[10\]  " "   -1.061            -149.667 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020             -66.522 CCD_MCLK  " "   -1.020             -66.522 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672             -25.522 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -0.672             -25.522 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 CLOCK_50  " "    1.032               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.575               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    5.575               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424495361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.459 " "Worst-case hold slack is -1.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459              -2.348 CLOCK_50  " "   -1.459              -2.348 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 GPIO_1\[10\]  " "    0.128               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.156               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "    0.180               0.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CCD_MCLK  " "    0.181               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424495385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.999 " "Worst-case recovery slack is -0.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999            -106.720 CCD_MCLK  " "   -0.999            -106.720 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346             -33.477 GPIO_1\[10\]  " "   -0.346             -33.477 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.228               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    6.228               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424495402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.457 " "Worst-case removal slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 CCD_MCLK  " "    0.457               0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 GPIO_1\[10\]  " "    0.658               0.000 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.967               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    2.967               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424495419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -520.187 GPIO_1\[10\]  " "   -3.000            -520.187 GPIO_1\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -137.000 CCD_MCLK  " "   -1.000            -137.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "   -1.000             -50.000 I2C_CCD_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.751               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    4.751               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 CLOCK_50  " "    9.266               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479424495435 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 80 synchronizer chains. " "Report Metastability: Found 80 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495958 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1479424495958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1479424496715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1479424496717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "820 " "Peak virtual memory: 820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479424497004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 17:14:57 2016 " "Processing ended: Thu Nov 17 17:14:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479424497004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479424497004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479424497004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479424497004 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 288 s " "Quartus II Full Compilation was successful. 0 errors, 288 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479424497879 ""}
