{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687760176454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687760176455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 14:16:16 2023 " "Processing started: Mon Jun 26 14:16:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687760176455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760176455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS5 -c TOP_PIPELINE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS5 -c TOP_PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760176455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687760177213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687760177213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/cpu_top_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/cpu_top_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TOP_PIPELINE " "Found entity 1: CPU_TOP_PIPELINE" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/rf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "../RTL/RF.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/RF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../RTL/PC.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../RTL/MEM_WB.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/MEM_WB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTMEM " "Found entity 1: INSTMEM" {  } { { "../RTL/INSTMEM.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/INSTMEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../RTL/IF_ID.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/IF_ID.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../RTL/ID_EX.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ID_EX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/hzdpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/hzdpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HZDPU " "Found entity 1: HZDPU" {  } { { "../RTL/HZDPU.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/HZDPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/fwdpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/fwdpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FWDPU " "Found entity 1: FWDPU" {  } { { "../RTL/FWDPU.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/FWDPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXTEND " "Found entity 1: EXTEND" {  } { { "../RTL/EXTEND.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../RTL/EX_MEM.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EX_MEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "../RTL/DATAMEM.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/DATAMEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "../RTL/CTRL.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/cpu_top_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/cpu_top_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TOP_SINGLE " "Found entity 1: CPU_TOP_SINGLE" {  } { { "../RTL/CPU_TOP_SINGLE.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/aluctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCTRL " "Found entity 1: ALUCTRL" {  } { { "../RTL/ALUCTRL.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ALUCTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/whb/documents/myprograms/verilog/mips5/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/whb/documents/myprograms/verilog/mips5/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../RTL/ALU.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687760184162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760184162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TOP_PIPELINE " "Elaborating entity \"CPU_TOP_PIPELINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687760184201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:u_pc " "Elaborating entity \"PC\" for hierarchy \"PC:u_pc\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_pc" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTMEM INSTMEM:u_instmem " "Elaborating entity \"INSTMEM\" for hierarchy \"INSTMEM:u_instmem\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_instmem" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184207 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 INSTMEM.v(11) " "Net \"RAM.data_a\" at INSTMEM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/INSTMEM.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/INSTMEM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687760184208 "|CPU_TOP_PIPELINE|INSTMEM:u_instmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 INSTMEM.v(11) " "Net \"RAM.waddr_a\" at INSTMEM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/INSTMEM.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/INSTMEM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687760184208 "|CPU_TOP_PIPELINE|INSTMEM:u_instmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 INSTMEM.v(11) " "Net \"RAM.we_a\" at INSTMEM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/INSTMEM.v" "" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/INSTMEM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687760184208 "|CPU_TOP_PIPELINE|INSTMEM:u_instmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HZDPU HZDPU:u_hzdpu " "Elaborating entity \"HZDPU\" for hierarchy \"HZDPU:u_hzdpu\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_hzdpu" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:u_if_id " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:u_if_id\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_if_id" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:u_rf " "Elaborating entity \"RF\" for hierarchy \"RF:u_rf\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_rf" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTEND EXTEND:u_extend " "Elaborating entity \"EXTEND\" for hierarchy \"EXTEND:u_extend\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_extend" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:u_ctrl " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:u_ctrl\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_ctrl" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:u_id_ex " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:u_id_ex\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_id_ex" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCTRL ALUCTRL:u_aluctrl " "Elaborating entity \"ALUCTRL\" for hierarchy \"ALUCTRL:u_aluctrl\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_aluctrl" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_alu\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_alu" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FWDPU FWDPU:u_fwdpu " "Elaborating entity \"FWDPU\" for hierarchy \"FWDPU:u_fwdpu\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_fwdpu" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:u_ex_mem " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:u_ex_mem\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_ex_mem" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEM DATAMEM:u_datamem " "Elaborating entity \"DATAMEM\" for hierarchy \"DATAMEM:u_datamem\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_datamem" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:u_mwm_wb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:u_mwm_wb\"" {  } { { "../RTL/CPU_TOP_PIPELINE.v" "u_mwm_wb" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760184233 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DATAMEM:u_datamem\|RAM " "RAM logic \"DATAMEM:u_datamem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../RTL/DATAMEM.v" "RAM" { Text "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/DATAMEM.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1687760184726 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1687760184726 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/Quartus/db/TOP_PIPELINE.ram0_INSTMEM_a9257bc6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/Quartus/db/TOP_PIPELINE.ram0_INSTMEM_a9257bc6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1687760184737 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 513 F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/Quartus/db/TOP_PIPELINE.ram0_DATAMEM_5b4ec3c0.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (513) in the Memory Initialization File \"F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/Quartus/db/TOP_PIPELINE.ram0_DATAMEM_5b4ec3c0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1687760185208 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/Quartus/db/TOP_PIPELINE.ram0_DATAMEM_5b4ec3c0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/Quartus/db/TOP_PIPELINE.ram0_DATAMEM_5b4ec3c0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1687760185215 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687760195702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687760200600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687760201673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687760201673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25763 " "Implemented 25763 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687760202873 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687760202873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25723 " "Implemented 25723 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687760202873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687760202873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4994 " "Peak virtual memory: 4994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687760202905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 14:16:42 2023 " "Processing ended: Mon Jun 26 14:16:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687760202905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687760202905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687760202905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687760202905 ""}
