|vhdl_uppgift_5a
sys_clk => old_key.CLK
sys_clk => counter_value[0].CLK
sys_clk => counter_value[1].CLK
sys_clk => counter_value[2].CLK
reset_n => old_key.PRESET
reset_n => counter_value[0].ACLR
reset_n => counter_value[1].ACLR
reset_n => counter_value[2].ACLR
knapp_in_1_n => counter.IN1
knapp_in_1_n => counter.IN1
lysdiod_ut[0] << counter_value[0].DB_MAX_OUTPUT_PORT_TYPE
lysdiod_ut[1] << counter_value[1].DB_MAX_OUTPUT_PORT_TYPE
lysdiod_ut[2] << counter_value[2].DB_MAX_OUTPUT_PORT_TYPE


