[INF:CM0023] Creating log file ../../build/tests/ImplicitPort/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<67> s<66> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<42> s<2> l<1:1> el<1:7>
n<add> u<2> t<StringConst> p<42> s<41> l<1:8> el<1:11>
n<> u<3> t<PortDir_Inp> p<16> s<15> l<2:3> el<2:8>
n<31> u<4> t<IntConst> p<5> l<2:10> el<2:12>
n<> u<5> t<Primary_literal> p<6> c<4> l<2:10> el<2:12>
n<> u<6> t<Constant_primary> p<7> c<5> l<2:10> el<2:12>
n<> u<7> t<Constant_expression> p<12> c<6> s<11> l<2:10> el<2:12>
n<0> u<8> t<IntConst> p<9> l<2:13> el<2:14>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:13> el<2:14>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:13> el<2:14>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:13> el<2:14>
n<> u<12> t<Constant_range> p<13> c<7> l<2:10> el<2:14>
n<> u<13> t<Packed_dimension> p<14> c<12> l<2:9> el<2:15>
n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<2:9> el<2:15>
n<> u<15> t<Net_port_type> p<16> c<14> l<2:9> el<2:15>
n<> u<16> t<Net_port_header> p<18> c<3> s<17> l<2:3> el<2:15>
n<a> u<17> t<StringConst> p<18> l<2:16> el<2:17>
n<> u<18> t<Ansi_port_declaration> p<41> c<16> s<23> l<2:3> el<2:17>
n<> u<19> t<Data_type_or_implicit> p<20> l<2:18> el<2:18>
n<> u<20> t<Net_port_type> p<21> c<19> l<2:18> el<2:18>
n<> u<21> t<Net_port_header> p<23> c<20> s<22> l<2:18> el<2:18>
n<b> u<22> t<StringConst> p<23> l<2:18> el<2:19>
n<> u<23> t<Ansi_port_declaration> p<41> c<21> s<40> l<2:18> el<2:19>
n<> u<24> t<PortDir_Out> p<38> s<37> l<3:3> el<3:9>
n<> u<25> t<Signing_Signed> p<36> s<35> l<3:10> el<3:16>
n<31> u<26> t<IntConst> p<27> l<3:18> el<3:20>
n<> u<27> t<Primary_literal> p<28> c<26> l<3:18> el<3:20>
n<> u<28> t<Constant_primary> p<29> c<27> l<3:18> el<3:20>
n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<3:18> el<3:20>
n<0> u<30> t<IntConst> p<31> l<3:21> el<3:22>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:21> el<3:22>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:21> el<3:22>
n<> u<33> t<Constant_expression> p<34> c<32> l<3:21> el<3:22>
n<> u<34> t<Constant_range> p<35> c<29> l<3:18> el<3:22>
n<> u<35> t<Packed_dimension> p<36> c<34> l<3:17> el<3:23>
n<> u<36> t<Data_type_or_implicit> p<37> c<25> l<3:10> el<3:23>
n<> u<37> t<Net_port_type> p<38> c<36> l<3:10> el<3:23>
n<> u<38> t<Net_port_header> p<40> c<24> s<39> l<3:3> el<3:23>
n<sum> u<39> t<StringConst> p<40> l<3:24> el<3:27>
n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<3:3> el<3:27>
n<> u<41> t<List_of_port_declarations> p<42> c<18> l<1:11> el<4:2>
n<> u<42> t<Module_ansi_header> p<64> c<1> s<63> l<1:1> el<4:3>
n<sum> u<43> t<StringConst> p<44> l<5:8> el<5:11>
n<> u<44> t<Ps_or_hierarchical_identifier> p<47> c<43> s<46> l<5:8> el<5:11>
n<> u<45> t<Constant_bit_select> p<46> l<5:12> el<5:12>
n<> u<46> t<Constant_select> p<47> c<45> l<5:12> el<5:12>
n<> u<47> t<Net_lvalue> p<58> c<44> s<57> l<5:8> el<5:11>
n<a> u<48> t<StringConst> p<49> l<5:14> el<5:15>
n<> u<49> t<Primary_literal> p<50> c<48> l<5:14> el<5:15>
n<> u<50> t<Primary> p<51> c<49> l<5:14> el<5:15>
n<> u<51> t<Expression> p<57> c<50> s<56> l<5:14> el<5:15>
n<b> u<52> t<StringConst> p<53> l<5:18> el<5:19>
n<> u<53> t<Primary_literal> p<54> c<52> l<5:18> el<5:19>
n<> u<54> t<Primary> p<55> c<53> l<5:18> el<5:19>
n<> u<55> t<Expression> p<57> c<54> l<5:18> el<5:19>
n<> u<56> t<BinOp_Plus> p<57> s<55> l<5:16> el<5:17>
n<> u<57> t<Expression> p<58> c<51> l<5:14> el<5:19>
n<> u<58> t<Net_assignment> p<59> c<47> l<5:8> el<5:19>
n<> u<59> t<List_of_net_assignments> p<60> c<58> l<5:8> el<5:19>
n<> u<60> t<Continuous_assign> p<61> c<59> l<5:1> el<5:21>
n<> u<61> t<Module_common_item> p<62> c<60> l<5:1> el<5:21>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<5:1> el<5:21>
n<> u<63> t<Non_port_module_item> p<64> c<62> l<5:1> el<5:21>
n<> u<64> t<Module_declaration> p<65> c<42> l<1:1> el<6:10>
n<> u<65> t<Description> p<66> c<64> l<1:1> el<6:10>
n<> u<66> t<Source_text> p<67> c<65> l<1:1> el<6:10>
n<> u<67> t<Top_level_rule> l<1:1> el<7:1>
[WRN:PA0205] dut.sv:1: No timescale set for "add".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@add".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:3: Implicit port type (wire) for "sum".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@add".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/ImplicitPort/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/ImplicitPort/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/ImplicitPort/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@add)
|vpiName:work@add
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@add
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@add
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@add
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@add
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_ref_var: , line:37:19, endln:37:26
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_enum_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@add
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@add
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
|uhdmallModules:
\_module: work@add (work@add) dut.sv:1:1: , endln:6:10, parent:work@add
  |vpiDefName:work@add
  |vpiFullName:work@add
  |vpiPort:
  \_port: (a), line:2:16, parent:work@add
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.a), line:2:16, parent:work@add
        |vpiName:a
        |vpiFullName:work@add.a
  |vpiPort:
  \_port: (b), line:2:18, parent:work@add
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.b), line:2:18, parent:work@add
        |vpiName:b
        |vpiFullName:work@add.b
  |vpiPort:
  \_port: (sum), line:3:24, parent:work@add
    |vpiName:sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.sum), line:3:24, parent:work@add
        |vpiName:sum
        |vpiFullName:work@add.sum
  |vpiContAssign:
  \_cont_assign: , line:5:8, endln:5:19, parent:work@add
    |vpiRhs:
    \_operation: , line:5:14, endln:5:15
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@add.a), line:5:14, endln:5:15
        |vpiName:a
        |vpiFullName:work@add.a
      |vpiOperand:
      \_ref_obj: (work@add.b), line:5:18, endln:5:19
        |vpiName:b
        |vpiFullName:work@add.b
        |vpiActual:
        \_logic_net: (work@add.b), line:2:18, endln:2:19, parent:work@add
          |vpiName:b
          |vpiFullName:work@add.b
          |vpiRange:
          \_range: , line:2:10, endln:2:14
            |vpiLeftRange:
            \_constant: , line:2:10, endln:2:12
              |vpiConstType:9
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
            |vpiRightRange:
            \_constant: , line:2:13, endln:2:14
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiLhs:
    \_ref_obj: (work@add.sum), line:5:8, endln:5:11
      |vpiName:sum
      |vpiFullName:work@add.sum
  |vpiNet:
  \_logic_net: (work@add.a), line:2:16, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.b), line:2:18, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.sum), line:3:24, parent:work@add
|uhdmtopModules:
\_module: work@add (work@add) dut.sv:1:1: , endln:6:10
  |vpiDefName:work@add
  |vpiName:work@add
  |vpiPort:
  \_port: (a), line:2:16, endln:2:17, parent:work@add
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@add.a), parent:a
      |vpiName:a
      |vpiFullName:work@add.a
      |vpiActual:
      \_logic_net: (work@add.a), line:2:16, endln:2:17, parent:work@add
        |vpiName:a
        |vpiFullName:work@add.a
        |vpiRange:
        \_range: , line:2:10, endln:2:14
          |vpiLeftRange:
          \_constant: , line:2:10, endln:2:12
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , line:2:13, endln:2:14
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@add (work@add) dut.sv:1:1: , endln:6:10
  |vpiPort:
  \_port: (b), line:2:18, endln:2:19, parent:work@add
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@add.b), parent:b
      |vpiName:b
      |vpiFullName:work@add.b
      |vpiActual:
      \_logic_net: (work@add.b), line:2:18, endln:2:19, parent:work@add
        |vpiName:b
        |vpiFullName:work@add.b
        |vpiRange:
        \_range: , line:2:10, endln:2:14
          |vpiLeftRange:
          \_constant: , line:2:10, endln:2:12
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , line:2:13, endln:2:14
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@add (work@add) dut.sv:1:1: , endln:6:10
  |vpiPort:
  \_port: (sum), line:3:24, endln:3:27, parent:work@add
    |vpiName:sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@add.sum), parent:sum
      |vpiName:sum
      |vpiFullName:work@add.sum
      |vpiActual:
      \_logic_net: (work@add.sum), line:3:24, endln:3:27, parent:work@add
        |vpiName:sum
        |vpiFullName:work@add.sum
        |vpiSigned:1
        |vpiRange:
        \_range: , line:3:18, endln:3:22
          |vpiLeftRange:
          \_constant: , line:3:18, endln:3:20
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , line:3:21, endln:3:22
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@add (work@add) dut.sv:1:1: , endln:6:10
  |vpiContAssign:
  \_cont_assign: , line:5:8, endln:5:19, parent:work@add
    |vpiRhs:
    \_operation: , line:5:14, endln:5:15
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@add.a), line:5:14, endln:5:15
        |vpiName:a
        |vpiFullName:work@add.a
        |vpiActual:
        \_logic_net: (work@add.a), line:2:16, endln:2:17, parent:work@add
      |vpiOperand:
      \_ref_obj: (work@add.b), line:5:18, endln:5:19
        |vpiName:b
        |vpiFullName:work@add.b
        |vpiActual:
        \_logic_net: (work@add.b), line:2:18, endln:2:19, parent:work@add
    |vpiLhs:
    \_ref_obj: (work@add.sum), line:5:8, endln:5:11
      |vpiName:sum
      |vpiFullName:work@add.sum
      |vpiActual:
      \_logic_net: (work@add.sum), line:3:24, endln:3:27, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.a), line:2:16, endln:2:17, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.b), line:2:18, endln:2:19, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.sum), line:3:24, endln:3:27, parent:work@add
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6

