// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        out_r_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 27'd1;
parameter    ap_ST_fsm_pp0_stage1 = 27'd2;
parameter    ap_ST_fsm_pp0_stage2 = 27'd4;
parameter    ap_ST_fsm_pp0_stage3 = 27'd8;
parameter    ap_ST_fsm_pp0_stage4 = 27'd16;
parameter    ap_ST_fsm_pp0_stage5 = 27'd32;
parameter    ap_ST_fsm_pp0_stage6 = 27'd64;
parameter    ap_ST_fsm_pp0_stage7 = 27'd128;
parameter    ap_ST_fsm_pp0_stage8 = 27'd256;
parameter    ap_ST_fsm_pp0_stage9 = 27'd512;
parameter    ap_ST_fsm_pp0_stage10 = 27'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 27'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 27'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 27'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 27'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 27'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 27'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 27'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 27'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 27'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 27'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 27'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 27'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 27'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 27'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 27'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [15:0] out_r_TKEEP;
output  [15:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   out_r_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;
reg out_r_TVALID;
reg in_r_TDATA_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [9:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [9:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [9:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [9:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [9:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [9:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [9:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [9:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [9:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [9:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [9:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [9:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [9:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [9:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [9:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [9:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [9:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [9:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [9:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [9:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [9:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [9:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [9:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [9:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [9:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [9:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [9:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [9:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [9:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [9:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [9:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [9:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [9:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [9:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [9:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [9:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [15:0] l1_maxes_0;
reg   [15:0] l1_maxes_1;
reg   [15:0] l1_maxes_2;
reg   [15:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [15:0] l2_read_col_offset;
reg   [8:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [7:0] l2_stripes_2_0_q0;
reg   [8:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [7:0] l2_stripes_2_0_d1;
wire   [7:0] l2_stripes_2_0_q1;
reg   [8:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [7:0] l2_stripes_2_1_q0;
reg   [8:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [7:0] l2_stripes_2_1_d1;
wire   [7:0] l2_stripes_2_1_q1;
reg   [8:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [7:0] l2_stripes_2_2_q0;
reg   [8:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [7:0] l2_stripes_2_2_d1;
wire   [7:0] l2_stripes_2_2_q1;
reg   [8:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [7:0] l2_stripes_2_3_q0;
reg   [8:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [7:0] l2_stripes_2_3_d1;
wire   [7:0] l2_stripes_2_3_q1;
reg   [8:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [7:0] l2_stripes_2_4_q0;
reg   [8:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [7:0] l2_stripes_2_4_d1;
wire   [7:0] l2_stripes_2_4_q1;
reg   [8:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [7:0] l2_stripes_2_5_q0;
reg   [8:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [7:0] l2_stripes_2_5_d1;
wire   [7:0] l2_stripes_2_5_q1;
reg   [8:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [7:0] l2_stripes_0_0_q0;
reg   [8:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [7:0] l2_stripes_0_0_d1;
wire   [7:0] l2_stripes_0_0_q1;
reg   [8:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [7:0] l2_stripes_0_1_q0;
reg   [8:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [7:0] l2_stripes_0_1_d1;
wire   [7:0] l2_stripes_0_1_q1;
reg   [8:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [7:0] l2_stripes_0_2_q0;
reg   [8:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [7:0] l2_stripes_0_2_d1;
wire   [7:0] l2_stripes_0_2_q1;
reg   [8:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [7:0] l2_stripes_0_3_q0;
reg   [8:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [7:0] l2_stripes_0_3_d1;
wire   [7:0] l2_stripes_0_3_q1;
reg   [8:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [7:0] l2_stripes_0_4_q0;
reg   [8:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [7:0] l2_stripes_0_4_d1;
wire   [7:0] l2_stripes_0_4_q1;
reg   [8:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [7:0] l2_stripes_0_5_q0;
reg   [8:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [7:0] l2_stripes_0_5_d1;
wire   [7:0] l2_stripes_0_5_q1;
reg   [15:0] l2_kernel_sums_0;
reg   [15:0] l2_kernel_sums_1;
reg   [15:0] l2_kernel_sums_2;
reg   [15:0] l2_kernel_sums_3;
reg   [15:0] l2_kernel_sums_4;
reg   [15:0] l2_kernel_sums_5;
reg   [15:0] l2_kernel_sums_6;
reg   [15:0] l2_kernel_sums_7;
reg   [8:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [7:0] l2_stripes_3_0_q0;
reg   [8:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [7:0] l2_stripes_3_0_d1;
wire   [7:0] l2_stripes_3_0_q1;
reg   [8:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [7:0] l2_stripes_3_1_q0;
reg   [8:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [7:0] l2_stripes_3_1_d1;
wire   [7:0] l2_stripes_3_1_q1;
reg   [8:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [7:0] l2_stripes_3_2_q0;
reg   [8:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [7:0] l2_stripes_3_2_d1;
wire   [7:0] l2_stripes_3_2_q1;
reg   [8:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [7:0] l2_stripes_3_3_q0;
reg   [8:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [7:0] l2_stripes_3_3_d1;
wire   [7:0] l2_stripes_3_3_q1;
reg   [8:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [7:0] l2_stripes_3_4_q0;
reg   [8:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [7:0] l2_stripes_3_4_d1;
wire   [7:0] l2_stripes_3_4_q1;
reg   [8:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [7:0] l2_stripes_3_5_q0;
reg   [8:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [7:0] l2_stripes_3_5_d1;
wire   [7:0] l2_stripes_3_5_q1;
reg   [8:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [7:0] l2_stripes_1_0_q0;
reg   [8:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [7:0] l2_stripes_1_0_d1;
wire   [7:0] l2_stripes_1_0_q1;
reg   [8:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [7:0] l2_stripes_1_1_q0;
reg   [8:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [7:0] l2_stripes_1_1_d1;
wire   [7:0] l2_stripes_1_1_q1;
reg   [8:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [7:0] l2_stripes_1_2_q0;
reg   [8:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [7:0] l2_stripes_1_2_d1;
wire   [7:0] l2_stripes_1_2_q1;
reg   [8:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [7:0] l2_stripes_1_3_q0;
reg   [8:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [7:0] l2_stripes_1_3_d1;
wire   [7:0] l2_stripes_1_3_q1;
reg   [8:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [7:0] l2_stripes_1_4_q0;
reg   [8:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [7:0] l2_stripes_1_4_d1;
wire   [7:0] l2_stripes_1_4_q1;
reg   [8:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [7:0] l2_stripes_1_5_q0;
reg   [8:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [7:0] l2_stripes_1_5_d1;
wire   [7:0] l2_stripes_1_5_q1;
reg   [15:0] l2_maxes_0;
reg   [15:0] l2_maxes_1;
reg   [15:0] l2_maxes_2;
reg   [15:0] l2_maxes_3;
reg   [15:0] l2_maxes_4;
reg   [15:0] l2_maxes_5;
reg   [15:0] l2_maxes_6;
reg   [15:0] l2_maxes_7;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln32_reg_14194;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
reg   [0:0] and_ln159_reg_15943;
reg   [0:0] icmp_ln194_reg_16112;
wire   [7:0] grp_fu_3471_p8;
reg   [7:0] reg_3693;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
reg   [0:0] icmp_ln66_reg_14206;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [7:0] grp_fu_3624_p3;
reg   [7:0] reg_3697;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire   [0:0] icmp_ln32_fu_3713_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state28_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln56_fu_3719_p2;
reg   [0:0] icmp_ln56_reg_14198;
wire   [0:0] icmp_ln50_fu_3725_p2;
reg   [0:0] icmp_ln50_reg_14202;
wire   [0:0] icmp_ln66_fu_3741_p2;
wire   [0:0] trunc_ln70_fu_3747_p1;
reg   [0:0] trunc_ln70_reg_14210;
reg   [0:0] tmp_195_reg_14215;
wire   [0:0] icmp_ln127_fu_3759_p2;
reg   [0:0] icmp_ln127_reg_14223;
wire   [0:0] icmp_ln224_fu_3771_p2;
reg   [0:0] icmp_ln224_reg_14227;
reg   [15:0] l1_write_col_offset_s_reg_14235;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state29_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [63:0] tmp_data_V_1_reg_14241;
reg   [7:0] l1_channel_idx_load_reg_14252;
wire   [1:0] trunc_ln39_fu_3872_p1;
wire   [2:0] trunc_ln39_1_fu_3876_p1;
reg   [2:0] trunc_ln39_1_reg_14261;
wire   [0:0] icmp_ln41_fu_3891_p2;
reg   [0:0] icmp_ln41_reg_14265;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state30_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [15:0] select_ln41_fu_3902_p3;
reg   [15:0] select_ln41_reg_14270;
wire   [1:0] trunc_ln39_2_fu_3966_p1;
wire   [7:0] add_ln40_1_fu_3970_p2;
reg   [7:0] add_ln40_1_reg_14280;
reg   [7:0] p_Result_s_reg_14286;
reg   [7:0] p_Result_3_reg_14308;
reg   [7:0] p_Result_4_reg_14330;
reg   [7:0] p_Result_5_reg_14352;
reg   [7:0] p_Result_6_reg_14374;
reg   [7:0] p_Result_7_reg_14396;
wire   [0:0] icmp_ln41_1_fu_4030_p2;
reg   [0:0] icmp_ln41_1_reg_14418;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state31_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [15:0] select_ln41_2_fu_4040_p3;
reg   [15:0] select_ln41_2_reg_14423;
wire   [1:0] trunc_ln39_3_fu_4076_p1;
wire   [0:0] icmp_ln41_2_fu_4086_p2;
reg   [0:0] icmp_ln41_2_reg_14433;
wire   [7:0] select_ln41_5_fu_4092_p3;
reg   [7:0] select_ln41_5_reg_14439;
wire   [1:0] trunc_ln39_4_fu_4100_p1;
reg   [1:0] trunc_ln39_4_reg_14444;
wire   [15:0] select_ln41_6_fu_4154_p3;
reg   [15:0] select_ln41_6_reg_14448;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state32_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [1:0] trunc_ln39_5_fu_4170_p1;
reg   [1:0] trunc_ln39_5_reg_14455;
wire   [7:0] add_ln40_4_fu_4174_p2;
reg   [7:0] add_ln40_4_reg_14459;
wire   [0:0] icmp_ln41_4_fu_4180_p2;
reg   [0:0] icmp_ln41_4_reg_14464;
wire   [0:0] or_ln41_2_fu_4195_p2;
reg   [0:0] or_ln41_2_reg_14471;
wire   [15:0] select_ln41_8_fu_4227_p3;
reg   [15:0] select_ln41_8_reg_14476;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state33_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire   [1:0] trunc_ln39_6_fu_4239_p1;
reg   [1:0] trunc_ln39_6_reg_14483;
wire   [0:0] icmp_ln41_5_fu_4249_p2;
reg   [0:0] icmp_ln41_5_reg_14487;
wire   [1:0] trunc_ln39_7_fu_4263_p1;
reg   [1:0] trunc_ln39_7_reg_14493;
wire   [7:0] add_ln40_6_fu_4267_p2;
reg   [7:0] add_ln40_6_reg_14497;
wire   [15:0] select_ln41_10_fu_4299_p3;
reg   [15:0] select_ln41_10_reg_14503;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state34_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] icmp_ln41_6_fu_4305_p2;
reg   [0:0] icmp_ln41_6_reg_14510;
wire   [1:0] trunc_ln39_8_fu_4317_p1;
reg   [1:0] trunc_ln39_8_reg_14515;
wire   [0:0] icmp_ln41_7_fu_4327_p2;
reg   [0:0] icmp_ln41_7_reg_14519;
wire   [0:0] or_ln41_6_fu_4349_p2;
reg   [0:0] or_ln41_6_reg_14524;
wire   [15:0] select_ln41_12_fu_4394_p3;
reg   [15:0] select_ln41_12_reg_14529;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state35_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire   [15:0] select_ln41_14_fu_4406_p3;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [63:0] zext_ln92_4_fu_4481_p1;
reg   [63:0] zext_ln92_4_reg_14629;
wire   [63:0] zext_ln92_8_fu_4503_p1;
reg   [63:0] zext_ln92_8_reg_14699;
wire   [0:0] icmp_ln147_fu_4519_p2;
reg   [0:0] icmp_ln147_reg_14745;
reg   [7:0] l1_read_row_offset_l_reg_14750;
wire   [2:0] select_ln79_fu_4577_p3;
reg   [2:0] select_ln79_reg_14755;
reg   [7:0] l1_stripes_0_0_load_reg_14766;
reg   [7:0] l1_stripes_0_1_load_reg_14772;
reg   [7:0] l1_stripes_0_2_load_reg_14778;
reg   [7:0] l1_stripes_0_3_load_reg_14784;
reg   [7:0] l1_stripes_0_4_load_reg_14790;
reg   [7:0] l1_stripes_0_5_load_reg_14796;
reg   [7:0] l1_stripes_1_0_load_reg_14802;
reg   [7:0] l1_stripes_1_1_load_reg_14808;
reg   [7:0] l1_stripes_1_2_load_reg_14814;
reg   [7:0] l1_stripes_1_3_load_reg_14820;
reg   [7:0] l1_stripes_1_4_load_reg_14826;
reg   [7:0] l1_stripes_1_5_load_reg_14832;
wire   [7:0] grp_fu_3488_p8;
reg   [7:0] tmp_6_reg_14838;
reg   [7:0] l1_stripes_2_0_load_reg_14847;
reg   [7:0] l1_stripes_2_1_load_reg_14854;
reg   [7:0] l1_stripes_2_2_load_reg_14861;
reg   [7:0] l1_stripes_2_3_load_reg_14868;
reg   [7:0] l1_stripes_2_4_load_reg_14875;
reg   [7:0] l1_stripes_2_5_load_reg_14882;
reg   [7:0] l1_stripes_0_0_load_1_reg_14889;
reg   [7:0] l1_stripes_0_1_load_1_reg_14896;
reg   [7:0] l1_stripes_0_2_load_1_reg_14903;
reg   [7:0] l1_stripes_0_3_load_1_reg_14910;
reg   [7:0] l1_stripes_0_4_load_1_reg_14917;
reg   [7:0] l1_stripes_0_5_load_1_reg_14924;
reg   [7:0] l1_stripes_1_0_load_1_reg_14931;
reg   [7:0] l1_stripes_1_1_load_1_reg_14938;
reg   [7:0] l1_stripes_1_2_load_1_reg_14945;
reg   [7:0] l1_stripes_1_3_load_1_reg_14952;
reg   [7:0] l1_stripes_1_4_load_1_reg_14959;
reg   [7:0] l1_stripes_1_5_load_1_reg_14966;
reg   [7:0] l1_stripes_2_0_load_2_reg_15063;
reg   [7:0] l1_stripes_2_1_load_2_reg_15070;
reg   [7:0] l1_stripes_2_2_load_2_reg_15077;
reg   [7:0] l1_stripes_2_3_load_2_reg_15084;
reg   [7:0] l1_stripes_2_4_load_2_reg_15091;
reg   [7:0] l1_stripes_2_5_load_2_reg_15098;
wire   [2:0] select_ln79_1_fu_4624_p3;
reg   [2:0] select_ln79_1_reg_15105;
wire   [2:0] select_ln79_2_fu_4671_p3;
reg   [2:0] select_ln79_2_reg_15118;
wire   [12:0] sub_ln92_1_fu_4733_p2;
reg   [12:0] sub_ln92_1_reg_15131;
wire   [12:0] add_ln92_1_fu_5031_p2;
reg   [12:0] add_ln92_1_reg_15136;
wire   [13:0] add_ln92_2_fu_5037_p2;
reg   [13:0] add_ln92_2_reg_15141;
wire   [7:0] tmp_20_fu_5043_p8;
reg   [7:0] tmp_20_reg_15146;
wire   [11:0] zext_ln92_32_fu_5066_p1;
reg   [11:0] zext_ln92_32_reg_15152;
wire  signed [13:0] sext_ln92_15_fu_5086_p1;
reg  signed [13:0] sext_ln92_15_reg_15157;
reg   [7:0] l1_stripes_2_0_load_1_reg_15162;
reg   [7:0] l1_stripes_2_1_load_1_reg_15168;
reg   [7:0] l1_stripes_2_2_load_1_reg_15174;
reg   [7:0] l1_stripes_2_3_load_1_reg_15180;
reg   [7:0] l1_stripes_2_4_load_1_reg_15186;
reg   [7:0] l1_stripes_2_5_load_1_reg_15192;
wire   [7:0] tmp_25_fu_5090_p8;
reg   [7:0] tmp_25_reg_15198;
wire   [12:0] sub_ln92_17_fu_5135_p2;
reg   [12:0] sub_ln92_17_reg_15204;
wire   [13:0] add_ln92_4_fu_5141_p2;
reg   [13:0] add_ln92_4_reg_15209;
wire   [11:0] sub_ln92_73_fu_5159_p2;
reg   [11:0] sub_ln92_73_reg_15214;
reg   [7:0] l1_stripes_0_0_load_2_reg_15219;
reg   [7:0] l1_stripes_0_1_load_2_reg_15225;
reg   [7:0] l1_stripes_0_2_load_2_reg_15231;
reg   [7:0] l1_stripes_0_3_load_2_reg_15237;
reg   [7:0] l1_stripes_0_4_load_2_reg_15243;
reg   [7:0] l1_stripes_0_5_load_2_reg_15249;
wire   [13:0] add_ln92_8_fu_5175_p2;
reg   [13:0] add_ln92_8_reg_15255;
reg   [7:0] l1_stripes_1_0_load_2_reg_15260;
reg   [7:0] l1_stripes_1_1_load_2_reg_15266;
reg   [7:0] l1_stripes_1_2_load_2_reg_15272;
reg   [7:0] l1_stripes_1_3_load_2_reg_15278;
reg   [7:0] l1_stripes_1_4_load_2_reg_15284;
reg   [7:0] l1_stripes_1_5_load_2_reg_15290;
reg   [7:0] tmp_35_reg_15296;
wire   [12:0] add_ln92_14_fu_5181_p2;
reg   [12:0] add_ln92_14_reg_15305;
wire   [7:0] tmp_40_fu_5187_p8;
reg   [7:0] tmp_40_reg_15310;
wire   [12:0] zext_ln92_55_fu_5198_p1;
reg   [12:0] zext_ln92_55_reg_15315;
wire   [14:0] zext_ln92_56_fu_5210_p1;
reg   [14:0] zext_ln92_56_reg_15320;
wire   [7:0] tmp_45_fu_5234_p8;
reg   [7:0] tmp_45_reg_15325;
wire   [12:0] add_ln92_23_fu_5257_p2;
reg   [12:0] add_ln92_23_reg_15332;
wire   [14:0] add_ln92_19_fu_5550_p2;
reg   [14:0] add_ln92_19_reg_15337;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [13:0] sub_ln92_21_fu_5556_p2;
reg  signed [13:0] sub_ln92_21_reg_15342;
(* use_dsp48 = "no" *) wire   [14:0] sub_ln92_26_fu_5592_p2;
reg   [14:0] sub_ln92_26_reg_15347;
wire   [15:0] add_ln92_22_fu_5598_p2;
reg   [15:0] add_ln92_22_reg_15352;
wire   [7:0] tmp_50_fu_5604_p8;
reg   [7:0] tmp_50_reg_15357;
wire   [10:0] sub_ln92_29_fu_5631_p2;
reg   [10:0] sub_ln92_29_reg_15365;
wire   [7:0] tmp_55_fu_5637_p8;
reg   [7:0] tmp_55_reg_15370;
wire   [7:0] tmp_60_fu_5648_p8;
reg   [7:0] tmp_60_reg_15378;
wire   [7:0] tmp_65_fu_5659_p8;
reg   [7:0] tmp_65_reg_15386;
wire   [7:0] tmp_70_fu_5670_p8;
reg   [7:0] tmp_70_reg_15395;
wire   [7:0] tmp_75_fu_5681_p8;
reg   [7:0] tmp_75_reg_15403;
wire   [7:0] tmp_80_fu_5692_p8;
reg   [7:0] tmp_80_reg_15411;
wire   [7:0] tmp_85_fu_5703_p8;
reg   [7:0] tmp_85_reg_15420;
wire   [12:0] zext_ln92_103_fu_5714_p1;
reg   [12:0] zext_ln92_103_reg_15425;
wire   [10:0] shl_ln92_49_fu_5718_p3;
reg   [10:0] shl_ln92_49_reg_15431;
wire   [11:0] sub_ln92_48_fu_5730_p2;
reg   [11:0] sub_ln92_48_reg_15436;
wire   [7:0] tmp_90_fu_5736_p8;
reg   [7:0] tmp_90_reg_15441;
wire   [12:0] zext_ln92_108_fu_5747_p1;
reg   [12:0] zext_ln92_108_reg_15447;
wire   [12:0] grp_fu_13972_p3;
reg  signed [12:0] add_ln92_51_reg_15452;
wire   [7:0] tmp_95_fu_5769_p8;
reg   [7:0] tmp_95_reg_15457;
wire   [12:0] zext_ln92_60_fu_5787_p1;
reg   [12:0] zext_ln92_60_reg_15465;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [9:0] shl_ln92_34_fu_5907_p3;
reg   [9:0] shl_ln92_34_reg_15470;
wire   [11:0] add_ln92_26_fu_5971_p2;
reg   [11:0] add_ln92_26_reg_15475;
wire   [15:0] add_ln92_28_fu_5987_p2;
reg   [15:0] add_ln92_28_reg_15480;
wire   [12:0] sub_ln92_35_fu_6010_p2;
reg   [12:0] sub_ln92_35_reg_15485;
wire   [12:0] zext_ln92_92_fu_6094_p1;
reg   [12:0] zext_ln92_92_reg_15490;
(* use_dsp48 = "no" *) wire   [12:0] sub_ln92_47_fu_6219_p2;
reg   [12:0] sub_ln92_47_reg_15495;
wire   [15:0] add_ln92_32_fu_6248_p2;
reg   [15:0] add_ln92_32_reg_15500;
wire   [13:0] add_ln92_36_fu_6280_p2;
reg   [13:0] add_ln92_36_reg_15505;
(* use_dsp48 = "no" *) wire   [14:0] add_ln92_48_fu_6332_p2;
reg   [14:0] add_ln92_48_reg_15510;
wire   [14:0] add_ln92_53_fu_6359_p2;
reg   [14:0] add_ln92_53_reg_15515;
wire   [11:0] add_ln92_56_fu_6385_p2;
reg   [11:0] add_ln92_56_reg_15520;
wire   [12:0] add_ln92_60_fu_6407_p2;
reg   [12:0] add_ln92_60_reg_15525;
wire   [7:0] tmp_115_fu_6413_p8;
reg   [7:0] tmp_115_reg_15530;
wire   [15:0] add_ln92_38_fu_6540_p2;
reg   [15:0] add_ln92_38_reg_15539;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [13:0] add_ln92_39_fu_6546_p2;
reg   [13:0] add_ln92_39_reg_15544;
wire   [13:0] add_ln92_43_fu_6561_p2;
reg   [13:0] add_ln92_43_reg_15549;
wire   [15:0] add_ln92_57_fu_6608_p2;
reg   [15:0] add_ln92_57_reg_15554;
wire   [7:0] tmp_100_fu_6620_p8;
reg   [7:0] tmp_100_reg_15559;
(* use_dsp48 = "no" *) wire   [15:0] sub_ln92_55_fu_6647_p2;
reg   [15:0] sub_ln92_55_reg_15565;
wire   [12:0] zext_ln92_121_fu_6690_p1;
reg   [12:0] zext_ln92_121_reg_15570;
wire   [11:0] shl_ln92_57_fu_6694_p3;
reg   [11:0] shl_ln92_57_reg_15575;
wire   [7:0] tmp_110_fu_6716_p8;
reg   [7:0] tmp_110_reg_15580;
wire   [8:0] shl_ln92_59_fu_6727_p3;
reg   [8:0] shl_ln92_59_reg_15586;
wire   [15:0] add_ln92_65_fu_6790_p2;
reg   [15:0] add_ln92_65_reg_15591;
wire   [13:0] add_ln92_67_fu_6806_p2;
reg   [13:0] add_ln92_67_reg_15596;
wire   [7:0] tmp_120_fu_6833_p8;
reg   [7:0] tmp_120_reg_15601;
wire   [7:0] tmp_125_fu_6892_p8;
reg   [7:0] tmp_125_reg_15608;
wire   [13:0] add_ln92_71_fu_6939_p2;
reg   [13:0] add_ln92_71_reg_15614;
wire   [7:0] tmp_130_fu_6945_p8;
reg   [7:0] tmp_130_reg_15619;
wire   [9:0] shl_ln92_67_fu_6960_p3;
reg   [9:0] shl_ln92_67_reg_15626;
wire   [13:0] add_ln92_74_fu_6988_p2;
reg   [13:0] add_ln92_74_reg_15631;
wire  signed [12:0] grp_fu_14020_p3;
reg  signed [12:0] add_ln92_76_reg_15636;
wire   [15:0] add_ln92_62_fu_7064_p2;
reg   [15:0] add_ln92_62_reg_15641;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire  signed [11:0] sub_ln92_59_fu_7087_p2;
reg  signed [11:0] sub_ln92_59_reg_15646;
wire   [15:0] sub_ln92_61_fu_7123_p2;
reg   [15:0] sub_ln92_61_reg_15651;
wire   [15:0] add_ln92_78_fu_7204_p2;
reg   [15:0] add_ln92_78_reg_15656;
wire   [12:0] sub_ln92_82_fu_7221_p2;
reg   [12:0] sub_ln92_82_reg_15662;
wire   [13:0] add_ln92_79_fu_7227_p2;
reg   [13:0] add_ln92_79_reg_15667;
wire   [15:0] add_ln92_82_fu_7254_p2;
reg   [15:0] add_ln92_82_reg_15672;
reg   [7:0] l2_write_row_offset_2_reg_15678;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [15:0] add_ln92_81_fu_7304_p2;
reg   [15:0] add_ln92_81_reg_15686;
wire   [15:0] sub_ln92_71_fu_7310_p2;
reg   [15:0] sub_ln92_71_reg_15692;
wire   [15:0] select_ln124_fu_7325_p3;
reg   [15:0] select_ln124_reg_15698;
wire   [15:0] select_ln124_2_fu_7341_p3;
reg   [15:0] select_ln124_2_reg_15703;
wire   [63:0] zext_ln131_fu_7368_p1;
reg   [63:0] zext_ln131_reg_15708;
wire   [2:0] trunc_ln131_fu_7384_p1;
reg   [2:0] trunc_ln131_reg_15724;
wire   [0:0] icmp_ln136_fu_7410_p2;
reg   [0:0] icmp_ln136_reg_15728;
wire   [15:0] select_ln124_1_fu_7439_p3;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [15:0] select_ln124_3_fu_7455_p3;
wire   [7:0] select_ln136_1_fu_7513_p3;
wire   [7:0] select_ln151_fu_7530_p3;
wire   [0:0] trunc_ln159_1_fu_7546_p1;
reg   [0:0] trunc_ln159_1_reg_15754;
wire   [0:0] and_ln159_fu_7570_p2;
reg   [0:0] tmp_201_reg_15947;
wire   [16:0] zext_ln168_fu_7606_p1;
reg   [16:0] zext_ln168_reg_15955;
wire   [63:0] zext_ln179_fu_7610_p1;
reg   [63:0] zext_ln179_reg_15960;
wire   [63:0] zext_ln179_18_fu_7632_p1;
reg   [63:0] zext_ln179_18_reg_16036;
wire   [0:0] icmp_ln194_fu_7648_p2;
wire   [0:0] tmp_last_V_fu_7654_p2;
reg   [0:0] tmp_last_V_reg_16116;
wire   [0:0] icmp_ln211_fu_7666_p2;
reg   [0:0] icmp_ln211_reg_16121;
wire   [0:0] icmp_ln232_fu_7692_p2;
reg   [0:0] icmp_ln232_reg_16126;
reg   [7:0] l2_read_row_offset_l_reg_16132;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire   [2:0] select_ln169_fu_7774_p3;
reg   [2:0] select_ln169_reg_16137;
reg   [7:0] l2_stripes_2_0_load_reg_16149;
reg   [7:0] l2_stripes_2_1_load_reg_16154;
reg   [7:0] l2_stripes_2_2_load_reg_16159;
reg   [7:0] l2_stripes_2_3_load_reg_16164;
reg   [7:0] l2_stripes_2_4_load_reg_16169;
reg   [7:0] l2_stripes_2_5_load_reg_16174;
reg   [7:0] l2_stripes_0_0_load_reg_16179;
reg   [7:0] l2_stripes_0_1_load_reg_16184;
reg   [7:0] l2_stripes_0_2_load_reg_16189;
reg   [7:0] l2_stripes_0_3_load_reg_16194;
reg   [7:0] l2_stripes_0_4_load_reg_16199;
reg   [7:0] l2_stripes_0_5_load_reg_16204;
wire   [7:0] grp_fu_3539_p3;
reg   [7:0] select_ln161_reg_16209;
reg   [7:0] l2_stripes_2_0_load_1_reg_16279;
reg   [7:0] l2_stripes_2_1_load_1_reg_16286;
reg   [7:0] l2_stripes_2_2_load_1_reg_16293;
reg   [7:0] l2_stripes_2_3_load_1_reg_16300;
reg   [7:0] l2_stripes_2_4_load_1_reg_16307;
reg   [7:0] l2_stripes_2_5_load_1_reg_16314;
reg   [7:0] l2_stripes_0_0_load_1_reg_16321;
reg   [7:0] l2_stripes_0_1_load_1_reg_16327;
reg   [7:0] l2_stripes_0_2_load_1_reg_16333;
reg   [7:0] l2_stripes_0_3_load_1_reg_16339;
reg   [7:0] l2_stripes_0_4_load_1_reg_16345;
reg   [7:0] l2_stripes_0_5_load_1_reg_16351;
wire   [7:0] select_ln161_2_fu_7820_p3;
reg   [7:0] select_ln161_2_reg_16357;
wire   [63:0] zext_ln179_35_fu_7832_p1;
reg   [63:0] zext_ln179_35_reg_16429;
wire   [2:0] select_ln169_1_fu_7885_p3;
reg   [2:0] select_ln169_1_reg_16505;
wire   [7:0] grp_fu_3546_p8;
reg   [7:0] tmp_146_reg_16519;
wire   [7:0] grp_fu_3563_p8;
reg   [7:0] tmp_147_reg_16524;
wire   [2:0] select_ln169_2_fu_7934_p3;
reg   [2:0] select_ln169_2_reg_16529;
wire   [12:0] zext_ln179_1_fu_7942_p1;
reg   [12:0] zext_ln179_1_reg_16553;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire   [12:0] mul_ln179_fu_7945_p2;
reg   [12:0] mul_ln179_reg_16558;
wire  signed [12:0] mul_ln179_2_fu_14036_p2;
reg  signed [12:0] mul_ln179_2_reg_16563;
reg   [7:0] l2_stripes_3_0_load_reg_16568;
reg   [7:0] l2_stripes_3_1_load_reg_16576;
reg   [7:0] l2_stripes_3_2_load_reg_16584;
reg   [7:0] l2_stripes_3_3_load_reg_16592;
reg   [7:0] l2_stripes_3_4_load_reg_16600;
reg   [7:0] l2_stripes_3_5_load_reg_16608;
reg   [7:0] l2_stripes_1_0_load_reg_16616;
reg   [7:0] l2_stripes_1_1_load_reg_16625;
reg   [7:0] l2_stripes_1_2_load_reg_16634;
reg   [7:0] l2_stripes_1_3_load_reg_16643;
reg   [7:0] l2_stripes_1_4_load_reg_16652;
reg   [7:0] l2_stripes_1_5_load_reg_16661;
wire   [12:0] zext_ln179_28_fu_7965_p1;
reg   [12:0] zext_ln179_28_reg_16670;
wire  signed [12:0] mul_ln179_6_fu_14042_p2;
reg  signed [12:0] mul_ln179_6_reg_16676;
reg   [7:0] l2_stripes_3_0_load_1_reg_16681;
reg   [7:0] l2_stripes_3_1_load_1_reg_16688;
reg   [7:0] l2_stripes_3_2_load_1_reg_16695;
reg   [7:0] l2_stripes_3_3_load_1_reg_16702;
reg   [7:0] l2_stripes_3_4_load_1_reg_16709;
reg   [7:0] l2_stripes_3_5_load_1_reg_16716;
reg   [7:0] l2_stripes_1_0_load_1_reg_16723;
reg   [7:0] l2_stripes_1_1_load_1_reg_16730;
reg   [7:0] l2_stripes_1_2_load_1_reg_16737;
reg   [7:0] l2_stripes_1_3_load_1_reg_16744;
reg   [7:0] l2_stripes_1_4_load_1_reg_16751;
reg   [7:0] l2_stripes_1_5_load_1_reg_16758;
reg   [7:0] l2_stripes_2_0_load_2_reg_16765;
reg   [7:0] l2_stripes_2_1_load_2_reg_16771;
reg   [7:0] l2_stripes_2_2_load_2_reg_16777;
reg   [7:0] l2_stripes_2_3_load_2_reg_16783;
reg   [7:0] l2_stripes_2_4_load_2_reg_16789;
reg   [7:0] l2_stripes_2_5_load_2_reg_16795;
reg   [7:0] l2_stripes_0_0_load_2_reg_16801;
reg   [7:0] l2_stripes_0_1_load_2_reg_16808;
reg   [7:0] l2_stripes_0_2_load_2_reg_16815;
reg   [7:0] l2_stripes_0_3_load_2_reg_16822;
reg   [7:0] l2_stripes_0_4_load_2_reg_16829;
reg   [7:0] l2_stripes_0_5_load_2_reg_16836;
reg   [7:0] select_ln161_4_reg_16843;
wire   [7:0] select_ln161_6_fu_7968_p3;
reg   [7:0] select_ln161_6_reg_16913;
wire  signed [12:0] select_ln179_53_fu_7973_p3;
reg  signed [12:0] select_ln179_53_reg_16924;
wire   [12:0] zext_ln179_72_fu_7980_p1;
reg   [12:0] zext_ln179_72_reg_16929;
wire  signed [12:0] mul_ln179_14_fu_14048_p2;
reg  signed [12:0] mul_ln179_14_reg_16935;
wire   [7:0] select_ln161_10_fu_7984_p3;
reg   [7:0] select_ln161_10_reg_16940;
wire   [0:0] or_ln224_fu_7997_p2;
wire   [7:0] select_ln161_1_fu_8055_p3;
reg   [7:0] select_ln161_1_reg_16958;
wire   [12:0] mul_ln179_7_fu_8062_p2;
reg   [12:0] mul_ln179_7_reg_16969;
wire   [12:0] zext_ln179_46_fu_8067_p1;
reg   [12:0] zext_ln179_46_reg_16974;
wire  signed [12:0] mul_ln179_10_fu_14054_p2;
reg  signed [12:0] mul_ln179_10_reg_16980;
wire  signed [12:0] mul_ln179_11_fu_14060_p2;
reg  signed [12:0] mul_ln179_11_reg_16985;
reg   [7:0] l2_stripes_3_0_load_2_reg_16990;
reg   [7:0] l2_stripes_3_1_load_2_reg_16997;
reg   [7:0] l2_stripes_3_2_load_2_reg_17004;
reg   [7:0] l2_stripes_3_3_load_2_reg_17011;
reg   [7:0] l2_stripes_3_4_load_2_reg_17018;
reg   [7:0] l2_stripes_3_5_load_2_reg_17025;
reg   [7:0] l2_stripes_1_0_load_2_reg_17032;
reg   [7:0] l2_stripes_1_1_load_2_reg_17040;
reg   [7:0] l2_stripes_1_2_load_2_reg_17048;
reg   [7:0] l2_stripes_1_3_load_2_reg_17056;
reg   [7:0] l2_stripes_1_4_load_2_reg_17064;
reg   [7:0] l2_stripes_1_5_load_2_reg_17072;
wire   [11:0] zext_ln179_113_fu_8084_p1;
reg   [11:0] zext_ln179_113_reg_17080;
wire  signed [11:0] mul_ln179_26_fu_14066_p2;
reg  signed [11:0] mul_ln179_26_reg_17091;
wire   [7:0] grp_fu_3580_p8;
reg   [7:0] tmp_160_reg_17096;
wire   [7:0] grp_fu_3591_p8;
reg   [7:0] tmp_162_reg_17102;
wire   [11:0] zext_ln179_10_fu_8101_p1;
reg   [11:0] zext_ln179_10_reg_17107;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire  signed [11:0] mul_ln179_3_fu_14072_p2;
reg  signed [11:0] mul_ln179_3_reg_17112;
wire   [7:0] select_ln161_7_fu_8126_p3;
reg   [7:0] select_ln161_7_reg_17117;
wire   [7:0] select_ln161_9_fu_8155_p3;
reg   [7:0] select_ln161_9_reg_17129;
wire   [12:0] select_ln179_92_fu_8182_p3;
reg   [12:0] select_ln179_92_reg_17139;
wire   [7:0] select_ln161_14_fu_8189_p3;
reg   [7:0] select_ln161_14_reg_17144;
wire   [12:0] zext_ln179_139_fu_8194_p1;
reg   [12:0] zext_ln179_139_reg_17154;
wire  signed [12:0] mul_ln179_31_fu_14078_p2;
reg  signed [12:0] mul_ln179_31_reg_17160;
wire   [12:0] zext_ln179_180_fu_8205_p1;
reg   [12:0] zext_ln179_180_reg_17165;
wire  signed [12:0] mul_ln179_33_fu_14084_p2;
reg  signed [12:0] mul_ln179_33_reg_17170;
(* use_dsp48 = "no" *) wire   [12:0] add_ln179_155_fu_8216_p2;
reg   [12:0] add_ln179_155_reg_17175;
wire   [12:0] mul_ln179_1_fu_8221_p2;
reg   [12:0] mul_ln179_1_reg_17180;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire   [12:0] zext_ln179_79_fu_8226_p1;
reg   [12:0] zext_ln179_79_reg_17185;
wire  signed [12:0] mul_ln179_15_fu_14090_p2;
reg  signed [12:0] mul_ln179_15_reg_17191;
wire  signed [11:0] mul_ln179_17_fu_14096_p2;
reg  signed [11:0] mul_ln179_17_reg_17196;
wire   [12:0] zext_ln179_112_fu_8253_p1;
reg   [12:0] zext_ln179_112_reg_17201;
wire  signed [12:0] mul_ln179_20_fu_14102_p2;
reg  signed [12:0] mul_ln179_20_reg_17207;
wire   [7:0] select_ln161_11_fu_8278_p3;
reg   [7:0] select_ln161_11_reg_17212;
wire   [12:0] mul_ln179_9_fu_8285_p2;
reg   [12:0] mul_ln179_9_reg_17223;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire   [7:0] select_ln161_8_fu_8312_p3;
reg   [7:0] select_ln161_8_reg_17228;
wire  signed [12:0] mul_ln179_21_fu_14108_p2;
reg  signed [12:0] mul_ln179_21_reg_17239;
wire   [12:0] zext_ln179_125_fu_8326_p1;
reg   [12:0] zext_ln179_125_reg_17244;
wire   [11:0] zext_ln179_126_fu_8329_p1;
reg   [11:0] zext_ln179_126_reg_17250;
wire  signed [11:0] mul_ln179_28_fu_14113_p2;
reg  signed [11:0] mul_ln179_28_reg_17257;
wire  signed [12:0] mul_ln179_29_fu_14119_p2;
reg  signed [12:0] mul_ln179_29_reg_17262;
wire   [7:0] grp_fu_3653_p3;
reg   [7:0] select_ln161_28_reg_17267;
wire   [7:0] select_ln161_5_fu_8368_p3;
reg   [7:0] select_ln161_5_reg_17274;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire   [11:0] shl_ln179_15_fu_8375_p3;
reg   [11:0] shl_ln179_15_reg_17285;
wire   [9:0] shl_ln179_17_fu_8382_p3;
reg   [9:0] shl_ln179_17_reg_17290;
wire   [11:0] zext_ln179_93_fu_8413_p1;
reg   [11:0] zext_ln179_93_reg_17295;
wire   [12:0] zext_ln179_97_fu_8416_p1;
reg   [12:0] zext_ln179_97_reg_17301;
wire   [11:0] mul_ln179_18_fu_8419_p2;
reg   [11:0] mul_ln179_18_reg_17306;
wire  signed [12:0] mul_ln179_24_fu_14133_p2;
reg  signed [12:0] mul_ln179_24_reg_17311;
wire   [7:0] grp_fu_3660_p8;
reg   [7:0] tmp_175_reg_17316;
wire   [7:0] grp_fu_3671_p8;
reg   [7:0] tmp_176_reg_17322;
wire   [12:0] zext_ln179_220_fu_8448_p1;
reg   [12:0] zext_ln179_220_reg_17328;
wire  signed [12:0] mul_ln179_36_fu_14139_p2;
reg  signed [12:0] mul_ln179_36_reg_17336;
wire   [13:0] add_ln179_142_fu_8451_p2;
reg   [13:0] add_ln179_142_reg_17341;
wire  signed [13:0] grp_fu_14125_p3;
reg  signed [13:0] add_ln179_147_reg_17346;
wire   [7:0] select_ln161_3_fu_8485_p3;
reg   [7:0] select_ln161_3_reg_17351;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire   [12:0] zext_ln179_61_fu_8492_p1;
reg   [12:0] zext_ln179_61_reg_17363;
wire  signed [12:0] mul_ln179_13_fu_14145_p2;
reg  signed [12:0] mul_ln179_13_reg_17371;
wire   [12:0] zext_ln179_69_fu_8502_p1;
reg   [12:0] zext_ln179_69_reg_17376;
wire   [11:0] zext_ln179_71_fu_8512_p1;
reg   [11:0] zext_ln179_71_reg_17381;
wire   [8:0] shl_ln179_19_fu_8545_p3;
reg   [8:0] shl_ln179_19_reg_17389;
wire   [12:0] select_ln179_62_fu_8609_p3;
reg   [12:0] select_ln179_62_reg_17396;
wire   [11:0] sub_ln179_67_fu_8756_p2;
reg   [11:0] sub_ln179_67_reg_17401;
wire  signed [12:0] mul_ln179_22_fu_14151_p2;
reg  signed [12:0] mul_ln179_22_reg_17406;
wire  signed [12:0] select_ln179_97_fu_8790_p3;
reg  signed [12:0] select_ln179_97_reg_17411;
wire   [11:0] select_ln179_90_fu_8941_p3;
reg   [11:0] select_ln179_90_reg_17416;
wire   [13:0] add_ln179_18_fu_9025_p2;
reg   [13:0] add_ln179_18_reg_17421;
wire   [12:0] add_ln179_20_fu_9031_p2;
reg   [12:0] add_ln179_20_reg_17426;
wire   [12:0] sub_ln179_85_fu_9133_p2;
reg   [12:0] sub_ln179_85_reg_17431;
wire   [12:0] sub_ln179_117_fu_9180_p2;
reg   [12:0] sub_ln179_117_reg_17436;
wire   [7:0] grp_fu_3682_p8;
reg   [7:0] tmp_163_reg_17441;
wire   [7:0] tmp_164_fu_9216_p8;
reg   [7:0] tmp_164_reg_17446;
wire   [7:0] select_ln161_18_fu_9318_p3;
reg   [7:0] select_ln161_18_reg_17452;
wire   [8:0] shl_ln179_46_fu_9380_p3;
reg   [8:0] shl_ln179_46_reg_17457;
wire   [12:0] sub_ln179_99_fu_9459_p2;
reg   [12:0] sub_ln179_99_reg_17462;
wire  signed [12:0] mul_ln179_34_fu_14156_p2;
reg  signed [12:0] mul_ln179_34_reg_17467;
wire   [7:0] select_ln161_24_fu_9478_p3;
reg   [7:0] select_ln161_24_reg_17472;
wire   [7:0] select_ln161_25_fu_9506_p3;
reg   [7:0] select_ln161_25_reg_17483;
wire   [7:0] select_ln161_26_fu_9535_p3;
reg   [7:0] select_ln161_26_reg_17493;
wire   [7:0] select_ln161_27_fu_9553_p3;
reg   [7:0] select_ln161_27_reg_17500;
wire   [13:0] add_ln179_55_fu_9560_p2;
reg   [13:0] add_ln179_55_reg_17509;
wire   [13:0] add_ln179_56_fu_9566_p2;
reg   [13:0] add_ln179_56_reg_17514;
wire   [12:0] add_ln179_73_fu_9572_p2;
reg   [12:0] add_ln179_73_reg_17519;
wire   [12:0] add_ln179_74_fu_9578_p2;
reg   [12:0] add_ln179_74_reg_17524;
wire   [14:0] add_ln179_94_fu_9610_p2;
reg   [14:0] add_ln179_94_reg_17529;
wire   [13:0] add_ln179_100_fu_9616_p2;
reg   [13:0] add_ln179_100_reg_17534;
wire   [14:0] add_ln179_112_fu_9652_p2;
reg   [14:0] add_ln179_112_reg_17539;
wire   [12:0] add_ln179_153_fu_9664_p2;
reg   [12:0] add_ln179_153_reg_17544;
wire  signed [9:0] sub_ln179_fu_9691_p2;
reg  signed [9:0] sub_ln179_reg_17549;
wire   [15:0] sub_ln179_4_fu_9808_p2;
reg   [15:0] sub_ln179_4_reg_17554;
wire   [11:0] zext_ln179_32_fu_9825_p1;
reg   [11:0] zext_ln179_32_reg_17559;
wire   [8:0] shl_ln179_12_fu_9831_p3;
reg   [8:0] shl_ln179_12_reg_17565;
wire   [14:0] add_ln179_22_fu_10201_p2;
reg   [14:0] add_ln179_22_reg_17572;
wire   [7:0] select_ln161_16_fu_10232_p3;
reg   [7:0] select_ln161_16_reg_17577;
wire   [7:0] select_ln161_22_fu_10465_p3;
reg   [7:0] select_ln161_22_reg_17583;
wire   [11:0] sub_ln179_120_fu_10673_p2;
reg   [11:0] sub_ln179_120_reg_17593;
wire   [12:0] zext_ln179_204_fu_10679_p1;
reg   [12:0] zext_ln179_204_reg_17598;
wire  signed [11:0] sub_ln179_121_fu_10686_p2;
reg  signed [11:0] sub_ln179_121_reg_17603;
wire  signed [12:0] grp_fu_14175_p3;
reg  signed [12:0] add_ln179_33_reg_17608;
wire   [13:0] add_ln179_35_fu_10927_p2;
reg   [13:0] add_ln179_35_reg_17613;
wire   [13:0] add_ln179_38_fu_10933_p2;
reg   [13:0] add_ln179_38_reg_17618;
wire  signed [11:0] grp_fu_14161_p3;
reg  signed [11:0] add_ln179_42_reg_17623;
wire   [13:0] add_ln179_53_fu_10939_p2;
reg   [13:0] add_ln179_53_reg_17628;
wire   [14:0] add_ln179_58_fu_10957_p2;
reg   [14:0] add_ln179_58_reg_17633;
wire   [11:0] add_ln179_60_fu_10963_p2;
reg   [11:0] add_ln179_60_reg_17638;
wire  signed [12:0] select_ln179_140_fu_10969_p3;
reg  signed [12:0] select_ln179_140_reg_17643;
wire   [15:0] add_ln179_72_fu_10992_p2;
reg   [15:0] add_ln179_72_reg_17648;
wire   [14:0] add_ln179_76_fu_11014_p2;
reg   [14:0] add_ln179_76_reg_17653;
wire   [12:0] add_ln179_78_fu_11020_p2;
reg   [12:0] add_ln179_78_reg_17658;
wire   [15:0] add_ln179_95_fu_11051_p2;
reg   [15:0] add_ln179_95_reg_17663;
wire   [15:0] add_ln179_113_fu_11082_p2;
reg   [15:0] add_ln179_113_reg_17668;
wire   [13:0] add_ln179_114_fu_11088_p2;
reg   [13:0] add_ln179_114_reg_17673;
reg   [7:0] select_ln161_29_reg_17678;
wire   [13:0] add_ln179_126_fu_11106_p2;
reg   [13:0] add_ln179_126_reg_17684;
wire   [13:0] add_ln179_127_fu_11112_p2;
reg   [13:0] add_ln179_127_reg_17689;
wire   [13:0] add_ln179_129_fu_11124_p2;
reg   [13:0] add_ln179_129_reg_17694;
wire   [7:0] select_ln161_30_fu_11141_p3;
reg   [7:0] select_ln161_30_reg_17699;
wire   [15:0] add_ln179_144_fu_11167_p2;
reg   [15:0] add_ln179_144_reg_17705;
wire   [13:0] add_ln179_146_fu_11173_p2;
reg   [13:0] add_ln179_146_reg_17710;
wire  signed [12:0] sext_ln179_6_fu_11223_p1;
reg  signed [12:0] sext_ln179_6_reg_17715;
wire   [12:0] zext_ln179_14_fu_11234_p1;
reg   [12:0] zext_ln179_14_reg_17720;
wire   [12:0] sub_ln179_10_fu_11324_p2;
reg   [12:0] sub_ln179_10_reg_17725;
wire   [12:0] select_ln179_18_fu_11465_p3;
reg   [12:0] select_ln179_18_reg_17730;
wire   [12:0] select_ln179_19_fu_11491_p3;
reg   [12:0] select_ln179_19_reg_17735;
wire   [8:0] shl_ln179_6_fu_11559_p3;
reg   [8:0] shl_ln179_6_reg_17740;
wire  signed [12:0] sext_ln179_26_fu_11600_p1;
reg  signed [12:0] sext_ln179_26_reg_17745;
wire   [12:0] sub_ln179_23_fu_11619_p2;
reg   [12:0] sub_ln179_23_reg_17750;
wire   [11:0] select_ln179_29_fu_11681_p3;
reg   [11:0] select_ln179_29_reg_17755;
wire   [11:0] select_ln179_48_fu_12078_p3;
reg   [11:0] select_ln179_48_reg_17760;
wire   [10:0] shl_ln179_18_fu_12144_p3;
reg   [10:0] shl_ln179_18_reg_17765;
wire   [15:0] add_ln179_12_fu_12276_p2;
reg   [15:0] add_ln179_12_reg_17770;
wire   [13:0] add_ln179_15_fu_12302_p2;
reg   [13:0] add_ln179_15_reg_17775;
wire   [15:0] add_ln179_37_fu_12532_p2;
reg   [15:0] add_ln179_37_reg_17780;
wire   [14:0] add_ln179_41_fu_12557_p2;
reg   [14:0] add_ln179_41_reg_17785;
wire   [14:0] add_ln179_45_fu_12582_p2;
reg   [14:0] add_ln179_45_reg_17790;
wire  signed [12:0] mul_ln179_37_fu_14182_p2;
reg  signed [12:0] mul_ln179_37_reg_17795;
wire   [12:0] add_ln179_48_fu_12595_p2;
reg   [12:0] add_ln179_48_reg_17800;
wire   [8:0] shl_ln179_70_fu_12601_p3;
reg   [8:0] shl_ln179_70_reg_17805;
wire   [15:0] add_ln179_59_fu_12626_p2;
reg   [15:0] add_ln179_59_reg_17810;
wire   [14:0] add_ln179_63_fu_12651_p2;
reg   [14:0] add_ln179_63_reg_17815;
wire   [13:0] add_ln179_64_fu_12657_p2;
reg   [13:0] add_ln179_64_reg_17820;
wire   [13:0] add_ln179_80_fu_12673_p2;
reg   [13:0] add_ln179_80_reg_17825;
(* use_dsp48 = "no" *) wire   [12:0] add_ln179_84_fu_12679_p2;
reg   [12:0] add_ln179_84_reg_17830;
wire   [12:0] select_ln179_135_fu_12710_p3;
reg   [12:0] select_ln179_135_reg_17835;
wire   [13:0] add_ln179_97_fu_12717_p2;
reg   [13:0] add_ln179_97_reg_17840;
wire   [14:0] add_ln179_121_fu_12760_p2;
reg   [14:0] add_ln179_121_reg_17845;
wire   [15:0] add_ln179_131_fu_12817_p2;
reg   [15:0] add_ln179_131_reg_17850;
wire   [12:0] add_ln179_133_fu_12823_p2;
reg   [12:0] add_ln179_133_reg_17855;
wire   [14:0] add_ln179_138_fu_12855_p2;
reg   [14:0] add_ln179_138_reg_17860;
wire   [14:0] add_ln179_149_fu_12873_p2;
reg   [14:0] add_ln179_149_reg_17865;
wire   [13:0] add_ln179_154_fu_12892_p2;
reg   [13:0] add_ln179_154_reg_17870;
wire   [12:0] zext_ln179_9_fu_12898_p1;
reg   [12:0] zext_ln179_9_reg_17875;
wire   [12:0] select_ln179_13_fu_12929_p3;
reg   [12:0] select_ln179_13_reg_17880;
wire   [15:0] add_ln179_49_fu_13008_p2;
reg   [15:0] add_ln179_49_reg_17885;
wire   [13:0] add_ln179_96_fu_13014_p2;
reg   [13:0] add_ln179_96_reg_17890;
wire   [15:0] select_ln185_8_fu_13045_p3;
reg   [15:0] select_ln185_8_reg_17895;
wire   [15:0] add_ln179_51_fu_13152_p2;
reg   [15:0] add_ln179_51_reg_17901;
wire   [14:0] add_ln179_99_fu_13170_p2;
reg   [14:0] add_ln179_99_reg_17907;
wire   [13:0] add_ln179_116_fu_13182_p2;
reg   [13:0] add_ln179_116_reg_17912;
wire   [15:0] add_ln179_140_fu_13211_p2;
reg   [15:0] add_ln179_140_reg_17917;
wire   [13:0] add_ln179_85_fu_13303_p2;
reg   [13:0] add_ln179_85_reg_17923;
wire   [15:0] add_ln179_123_fu_13334_p2;
reg   [15:0] add_ln179_123_reg_17928;
wire   [15:0] select_ln185_14_fu_13362_p3;
reg   [15:0] select_ln185_14_reg_17934;
wire   [15:0] add_ln179_87_fu_13430_p2;
reg   [15:0] add_ln179_87_reg_17940;
wire   [13:0] add_ln179_102_fu_13445_p2;
reg   [13:0] add_ln179_102_reg_17946;
wire   [13:0] add_ln179_66_fu_13505_p2;
reg   [13:0] add_ln179_66_reg_17951;
wire   [15:0] add_ln179_105_fu_13536_p2;
reg   [15:0] add_ln179_105_reg_17956;
wire   [15:0] select_ln185_11_fu_13564_p3;
reg   [15:0] select_ln185_11_reg_17962;
wire   [15:0] add_ln179_69_fu_13608_p2;
reg   [15:0] add_ln179_69_reg_17968;
wire   [13:0] add_ln179_157_fu_13660_p2;
reg   [13:0] add_ln179_157_reg_17974;
wire   [15:0] add_ln179_145_fu_13712_p2;
reg   [15:0] add_ln179_145_reg_17979;
wire   [7:0] select_ln215_fu_13742_p3;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state36_pp0_stage8_iter1;
reg    ap_predicate_op3288_write_state36;
reg    ap_block_state36_io;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage26_subdone;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152;
reg    ap_block_pp0_stage8_11001;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333;
reg   [0:0] ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343;
reg   [15:0] ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354;
reg   [15:0] ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365;
wire   [15:0] select_ln185_9_fu_13830_p3;
reg   [15:0] ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376;
wire   [15:0] select_ln185_10_fu_13838_p3;
reg   [15:0] ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387;
reg   [15:0] ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398;
wire   [15:0] select_ln185_12_fu_13846_p3;
reg   [15:0] ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409;
wire   [15:0] select_ln185_13_fu_13854_p3;
reg   [15:0] ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420;
reg   [15:0] ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431;
wire   [15:0] select_ln185_15_fu_13862_p3;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3454;
wire   [63:0] zext_ln39_fu_3846_p1;
wire   [63:0] zext_ln39_1_fu_3944_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln39_2_fu_4054_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln39_3_fu_4115_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln39_4_fu_4201_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln39_5_fu_4273_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln39_6_fu_4368_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln39_7_fu_4413_p1;
wire   [63:0] zext_ln92_fu_4453_p1;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire   [31:0] select_ln224_fu_3777_p3;
wire   [7:0] select_ln60_fu_3806_p3;
wire   [7:0] grp_fu_3466_p2;
wire   [7:0] select_ln41_15_fu_4354_p3;
wire   [15:0] select_ln147_fu_4525_p3;
wire   [15:0] select_ln136_fu_7416_p3;
wire   [31:0] select_ln232_fu_7698_p3;
wire   [7:0] select_ln232_1_fu_13941_p3;
wire   [0:0] or_ln232_fu_13936_p2;
wire   [15:0] select_ln211_fu_7672_p3;
wire   [15:0] select_ln185_fu_13038_p3;
wire   [15:0] select_ln185_1_fu_13216_p3;
wire   [15:0] select_ln185_2_fu_13666_p3;
wire   [15:0] select_ln185_3_fu_13451_p3;
wire    ap_block_pp0_stage26;
wire   [15:0] select_ln185_4_fu_13557_p3;
wire   [15:0] select_ln185_5_fu_13355_p3;
wire   [15:0] select_ln185_6_fu_13223_p3;
wire   [15:0] select_ln185_7_fu_13718_p3;
wire   [7:0] select_ln224_1_fu_8002_p3;
wire   [7:0] select_ln224_2_fu_8014_p3;
wire   [0:0] or_ln224_1_fu_8009_p2;
wire    ap_block_pp0_stage8_01001;
wire   [7:0] trunc_ln681_fu_3824_p1;
reg   [2:0] grp_fu_3471_p7;
wire    ap_block_pp0_stage11;
reg   [2:0] grp_fu_3488_p7;
reg   [2:0] grp_fu_3505_p7;
reg   [2:0] grp_fu_3522_p7;
wire   [7:0] grp_fu_3505_p8;
wire   [7:0] grp_fu_3522_p8;
reg   [2:0] grp_fu_3546_p7;
reg   [2:0] grp_fu_3563_p7;
wire    ap_block_pp0_stage20;
wire    ap_block_pp0_stage21;
wire    ap_block_pp0_stage25;
wire   [7:0] grp_fu_3602_p8;
wire   [7:0] grp_fu_3613_p8;
wire    ap_block_pp0_stage23;
wire   [7:0] grp_fu_3631_p8;
wire   [7:0] grp_fu_3642_p8;
wire    ap_block_pp0_stage24;
wire   [9:0] trunc_ln32_1_fu_3709_p1;
wire   [20:0] tmp_190_fu_3731_p4;
wire   [1:0] trunc_ln32_fu_3705_p1;
wire   [31:0] add_ln223_fu_3765_p2;
wire   [0:0] icmp_ln60_fu_3800_p2;
wire   [7:0] add_ln40_fu_3886_p2;
wire   [15:0] add_ln44_fu_3897_p2;
wire   [7:0] select_ln41_1_fu_3909_p3;
wire   [15:0] add_ln44_1_fu_4035_p2;
wire   [7:0] select_ln41_3_fu_4047_p3;
wire   [7:0] add_ln40_2_fu_4080_p2;
wire   [15:0] add_ln44_2_fu_4104_p2;
wire   [15:0] select_ln41_4_fu_4109_p3;
wire   [7:0] add_ln40_3_fu_4137_p2;
wire   [0:0] icmp_ln41_3_fu_4142_p2;
wire   [15:0] add_ln44_3_fu_4148_p2;
wire   [7:0] select_ln41_7_fu_4162_p3;
wire   [0:0] or_ln41_1_fu_4190_p2;
wire   [0:0] or_ln41_fu_4186_p2;
wire   [15:0] add_ln44_4_fu_4222_p2;
wire   [7:0] select_ln41_9_fu_4233_p3;
wire   [7:0] add_ln40_5_fu_4243_p2;
wire   [7:0] select_ln41_11_fu_4255_p3;
wire   [15:0] add_ln44_5_fu_4294_p2;
wire   [7:0] select_ln41_13_fu_4310_p3;
wire   [7:0] add_ln40_7_fu_4321_p2;
wire   [0:0] or_ln41_4_fu_4337_p2;
wire   [0:0] or_ln41_3_fu_4333_p2;
wire   [0:0] or_ln41_5_fu_4343_p2;
wire   [15:0] add_ln44_6_fu_4389_p2;
wire   [15:0] add_ln44_7_fu_4400_p2;
wire   [15:0] zext_ln70_fu_4444_p1;
wire   [15:0] add_ln85_fu_4447_p2;
wire   [15:0] add_ln85_1_fu_4475_p2;
wire   [15:0] add_ln85_2_fu_4497_p2;
wire   [15:0] add_ln146_fu_4513_p2;
wire   [7:0] zext_ln78_fu_4543_p1;
wire   [7:0] add_ln78_fu_4553_p2;
wire   [2:0] zext_ln78_1_fu_4550_p1;
wire   [2:0] trunc_ln78_fu_4546_p1;
wire   [2:0] add_ln81_fu_4565_p2;
wire   [0:0] icmp_ln79_fu_4559_p2;
wire   [2:0] add_ln79_fu_4571_p2;
wire   [7:0] select_ln78_fu_4587_p3;
wire   [7:0] add_ln78_1_fu_4594_p2;
wire   [2:0] add_ln81_3_fu_4606_p2;
wire   [2:0] add_ln81_1_fu_4612_p2;
wire   [0:0] icmp_ln79_1_fu_4600_p2;
wire   [2:0] add_ln79_1_fu_4618_p2;
wire   [1:0] or_ln_fu_4632_p3;
wire   [7:0] zext_ln78_2_fu_4639_p1;
wire   [7:0] add_ln78_2_fu_4647_p2;
wire   [2:0] zext_ln78_3_fu_4643_p1;
wire   [2:0] add_ln81_2_fu_4659_p2;
wire   [0:0] icmp_ln79_2_fu_4653_p2;
wire   [2:0] add_ln79_2_fu_4665_p2;
wire   [10:0] shl_ln_fu_4683_p3;
wire   [8:0] shl_ln92_1_fu_4695_p3;
wire   [11:0] zext_ln92_2_fu_4691_p1;
wire   [11:0] zext_ln92_5_fu_4707_p1;
wire   [11:0] sub_ln92_fu_4711_p2;
wire   [11:0] shl_ln92_2_fu_4721_p3;
wire   [12:0] zext_ln92_6_fu_4729_p1;
wire   [12:0] zext_ln92_3_fu_4703_p1;
wire   [11:0] sub_ln92_2_fu_4739_p2;
wire   [11:0] zext_ln92_1_fu_4679_p1;
wire   [11:0] sub_ln92_3_fu_4749_p2;
wire   [11:0] shl_ln92_3_fu_4762_p3;
wire   [9:0] shl_ln92_4_fu_4773_p3;
wire   [12:0] zext_ln92_10_fu_4780_p1;
wire   [12:0] zext_ln92_9_fu_4769_p1;
wire   [12:0] sub_ln92_4_fu_4784_p2;
wire  signed [13:0] sext_ln92_4_fu_4790_p1;
wire  signed [13:0] sext_ln92_fu_4717_p1;
wire   [10:0] shl_ln92_6_fu_4800_p3;
wire   [11:0] zext_ln92_12_fu_4807_p1;
wire   [11:0] zext_ln92_7_fu_4759_p1;
wire   [11:0] sub_ln92_5_fu_4811_p2;
wire   [7:0] tmp_10_fu_4821_p8;
wire   [8:0] shl_ln92_7_fu_4836_p3;
wire   [13:0] add_ln92_fu_4794_p2;
wire   [13:0] zext_ln92_17_fu_4848_p1;
wire   [11:0] tmp_188_fu_4858_p3;
wire   [12:0] zext_ln92_14_fu_4832_p1;
wire   [12:0] zext_ln92_18_fu_4866_p1;
wire   [10:0] shl_ln92_8_fu_4876_p3;
wire   [11:0] zext_ln92_15_fu_4844_p1;
wire   [11:0] zext_ln92_19_fu_4884_p1;
wire   [11:0] sub_ln92_7_fu_4888_p2;
wire   [9:0] shl_ln92_s_fu_4898_p3;
wire   [12:0] zext_ln92_20_fu_4906_p1;
wire   [12:0] sub_ln92_8_fu_4910_p2;
wire   [7:0] tmp_15_fu_4920_p8;
wire   [11:0] shl_ln92_9_fu_4935_p3;
wire   [8:0] shl_ln92_10_fu_4947_p3;
wire   [12:0] zext_ln92_23_fu_4943_p1;
wire   [12:0] zext_ln92_25_fu_4959_p1;
wire   [12:0] sub_ln92_9_fu_4963_p2;
wire   [9:0] shl_ln92_11_fu_4973_p3;
wire   [10:0] zext_ln92_29_fu_4985_p1;
wire   [10:0] zext_ln92_21_fu_4931_p1;
wire   [10:0] sub_ln92_10_fu_4989_p2;
wire   [10:0] shl_ln92_12_fu_4999_p3;
wire   [11:0] zext_ln92_24_fu_4955_p1;
wire   [11:0] zext_ln92_30_fu_5007_p1;
wire   [11:0] sub_ln92_11_fu_5011_p2;
wire   [12:0] zext_ln92_26_fu_4981_p1;
wire   [12:0] sub_ln92_12_fu_5021_p2;
wire  signed [12:0] sext_ln92_5_fu_4817_p1;
wire  signed [12:0] sext_ln92_3_fu_4755_p1;
wire  signed [13:0] sext_ln92_11_fu_5027_p1;
wire  signed [13:0] sext_ln92_7_fu_4916_p1;
wire   [10:0] shl_ln92_13_fu_5058_p3;
wire   [11:0] sub_ln92_13_fu_5070_p2;
wire  signed [12:0] sext_ln92_14_fu_5076_p1;
wire   [12:0] zext_ln92_31_fu_5054_p1;
wire   [12:0] sub_ln92_14_fu_5080_p2;
wire   [11:0] shl_ln92_16_fu_5111_p3;
wire   [9:0] shl_ln92_17_fu_5123_p3;
wire   [12:0] zext_ln92_39_fu_5131_p1;
wire   [12:0] zext_ln92_38_fu_5119_p1;
wire  signed [13:0] sext_ln92_8_fu_4969_p1;
wire   [13:0] sub_ln92_6_fu_4852_p2;
wire   [10:0] tmp_189_fu_5147_p3;
wire   [11:0] zext_ln92_37_fu_5107_p1;
wire   [11:0] zext_ln92_40_fu_5155_p1;
wire  signed [12:0] sext_ln92_10_fu_5017_p1;
wire  signed [12:0] sext_ln92_6_fu_4894_p1;
wire   [12:0] add_ln92_7_fu_5165_p2;
wire  signed [13:0] sext_ln92_2_fu_4745_p1;
wire  signed [13:0] sext_ln92_21_fu_5171_p1;
wire  signed [12:0] sext_ln92_9_fu_4995_p1;
wire   [12:0] sub_ln92_72_fu_4870_p2;
wire   [10:0] shl_ln92_25_fu_5202_p3;
wire   [11:0] zext_ln92_57_fu_5214_p1;
wire   [11:0] sub_ln92_23_fu_5218_p2;
wire  signed [12:0] sext_ln92_31_fu_5224_p1;
wire   [8:0] shl_ln92_27_fu_5245_p3;
wire   [12:0] zext_ln92_62_fu_5253_p1;
wire   [12:0] sub_ln92_24_fu_5228_p2;
wire    ap_block_pp0_stage12;
wire   [8:0] shl_ln92_5_fu_5266_p3;
wire  signed [14:0] sext_ln92_12_fu_5277_p1;
wire  signed [14:0] sext_ln92_13_fu_5280_p1;
wire   [11:0] shl_ln92_14_fu_5289_p3;
wire   [9:0] shl_ln92_15_fu_5300_p3;
wire   [12:0] zext_ln92_33_fu_5296_p1;
wire   [12:0] zext_ln92_35_fu_5311_p1;
wire   [14:0] add_ln92_3_fu_5283_p2;
wire   [14:0] zext_ln92_34_fu_5307_p1;
wire  signed [13:0] sext_ln92_16_fu_5330_p1;
wire   [13:0] add_ln92_5_fu_5336_p2;
wire  signed [14:0] sext_ln92_17_fu_5333_p1;
wire  signed [14:0] sext_ln92_18_fu_5341_p1;
wire   [8:0] shl_ln92_18_fu_5354_p3;
wire   [11:0] shl_ln92_19_fu_5373_p3;
wire   [14:0] add_ln92_6_fu_5345_p2;
wire   [14:0] zext_ln92_44_fu_5381_p1;
wire   [14:0] sub_ln92_18_fu_5385_p2;
wire   [10:0] shl_ln92_20_fu_5395_p3;
wire   [11:0] zext_ln92_41_fu_5361_p1;
wire   [11:0] add_ln92_9_fu_5407_p2;
wire   [11:0] zext_ln92_43_fu_5369_p1;
wire   [11:0] zext_ln92_45_fu_5403_p1;
wire   [11:0] add_ln92_10_fu_5416_p2;
wire   [12:0] zext_ln92_46_fu_5412_p1;
wire   [12:0] zext_ln92_47_fu_5422_p1;
wire   [12:0] add_ln92_11_fu_5426_p2;
wire   [13:0] zext_ln92_48_fu_5432_p1;
wire   [10:0] shl_ln92_21_fu_5444_p3;
wire   [8:0] shl_ln92_22_fu_5455_p3;
wire   [11:0] zext_ln92_51_fu_5462_p1;
wire   [11:0] zext_ln92_50_fu_5451_p1;
wire   [11:0] sub_ln92_19_fu_5466_p2;
wire   [11:0] shl_ln92_23_fu_5476_p3;
wire   [9:0] shl_ln92_24_fu_5487_p3;
wire   [12:0] zext_ln92_52_fu_5483_p1;
wire   [12:0] zext_ln92_54_fu_5498_p1;
wire   [13:0] zext_ln92_11_fu_5273_p1;
wire  signed [13:0] sext_ln92_1_fu_5263_p1;
wire   [13:0] add_ln92_13_fu_5508_p2;
wire  signed [13:0] sext_ln92_23_fu_5514_p1;
wire   [13:0] add_ln92_15_fu_5517_p2;
wire  signed [12:0] sext_ln92_19_fu_5351_p1;
wire   [12:0] sub_ln92_15_fu_5315_p2;
wire   [12:0] add_ln92_16_fu_5527_p2;
wire  signed [12:0] grp_fu_13963_p3;
wire  signed [13:0] sext_ln92_25_fu_5533_p1;
wire  signed [13:0] sext_ln92_26_fu_5537_p1;
wire   [13:0] add_ln92_18_fu_5540_p2;
wire  signed [14:0] sext_ln92_24_fu_5523_p1;
wire  signed [14:0] sext_ln92_27_fu_5546_p1;
wire   [13:0] add_ln92_12_fu_5436_p2;
wire   [13:0] zext_ln92_53_fu_5494_p1;
wire   [11:0] zext_ln92_49_fu_5441_p1;
wire  signed [11:0] sub_ln92_22_fu_5562_p2;
wire  signed [12:0] grp_fu_13954_p3;
wire   [14:0] sub_ln92_16_fu_5321_p2;
wire  signed [14:0] sext_ln92_30_fu_5572_p1;
wire   [11:0] shl_ln92_26_fu_5581_p3;
wire   [14:0] add_ln92_21_fu_5575_p2;
wire   [14:0] zext_ln92_59_fu_5588_p1;
wire  signed [15:0] sext_ln92_22_fu_5472_p1;
wire  signed [15:0] sext_ln92_20_fu_5391_p1;
wire   [9:0] shl_ln92_31_fu_5619_p3;
wire   [10:0] zext_ln92_69_fu_5627_p1;
wire   [10:0] zext_ln92_66_fu_5615_p1;
wire   [11:0] zext_ln92_106_fu_5726_p1;
wire   [11:0] tmp_193_fu_5751_p3;
wire   [12:0] zext_ln92_111_fu_5759_p1;
wire    ap_block_pp0_stage13;
wire  signed [15:0] sext_ln92_32_fu_5793_p1;
wire   [9:0] shl_ln92_28_fu_5801_p3;
wire   [14:0] sub_ln92_25_fu_5783_p2;
wire   [14:0] zext_ln92_63_fu_5808_p1;
wire   [14:0] sub_ln92_27_fu_5812_p2;
wire   [10:0] zext_ln92_61_fu_5790_p1;
wire   [10:0] zext_ln92_64_fu_5822_p1;
wire   [10:0] sub_ln92_74_fu_5826_p2;
wire   [15:0] add_ln92_24_fu_5796_p2;
wire   [15:0] zext_ln92_13_fu_5836_p1;
wire   [10:0] shl_ln92_29_fu_5845_p3;
wire   [8:0] shl_ln92_30_fu_5856_p3;
wire   [10:0] shl_ln92_33_fu_5876_p3;
wire   [11:0] zext_ln92_73_fu_5883_p1;
wire   [11:0] sub_ln92_31_fu_5887_p2;
wire  signed [12:0] sext_ln92_37_fu_5893_p1;
wire   [12:0] zext_ln92_71_fu_5870_p1;
wire   [12:0] sub_ln92_32_fu_5897_p2;
wire   [10:0] zext_ln92_75_fu_5914_p1;
wire   [10:0] zext_ln92_72_fu_5873_p1;
wire   [10:0] sub_ln92_33_fu_5918_p2;
wire   [10:0] shl_ln92_35_fu_5931_p3;
wire   [8:0] shl_ln92_36_fu_5946_p3;
wire   [11:0] zext_ln92_80_fu_5957_p1;
wire   [11:0] zext_ln92_78_fu_5942_p1;
wire   [11:0] sub_ln92_34_fu_5961_p2;
wire   [11:0] zext_ln92_68_fu_5863_p1;
wire   [11:0] zext_ln92_67_fu_5852_p1;
wire  signed [12:0] sext_ln92_40_fu_5967_p1;
wire  signed [12:0] sext_ln92_39_fu_5924_p1;
wire   [12:0] add_ln92_27_fu_5977_p2;
wire  signed [15:0] sext_ln92_33_fu_5818_p1;
wire  signed [15:0] sext_ln92_41_fu_5983_p1;
wire   [11:0] tmp_191_fu_5993_p3;
wire   [12:0] zext_ln92_76_fu_5928_p1;
wire   [12:0] zext_ln92_82_fu_6000_p1;
wire   [12:0] zext_ln92_79_fu_5953_p1;
wire   [11:0] shl_ln92_37_fu_6019_p3;
wire   [9:0] shl_ln92_38_fu_6030_p3;
wire   [12:0] zext_ln92_85_fu_6037_p1;
wire   [12:0] zext_ln92_84_fu_6026_p1;
wire   [12:0] sub_ln92_37_fu_6041_p2;
wire   [10:0] shl_ln92_40_fu_6051_p3;
wire   [8:0] shl_ln92_41_fu_6062_p3;
wire   [11:0] zext_ln92_89_fu_6073_p1;
wire   [11:0] zext_ln92_87_fu_6058_p1;
wire   [11:0] sub_ln92_38_fu_6077_p2;
wire   [11:0] shl_ln92_43_fu_6087_p3;
wire   [12:0] zext_ln92_88_fu_6069_p1;
wire   [12:0] sub_ln92_40_fu_6098_p2;
wire   [10:0] shl_ln92_44_fu_6108_p3;
wire   [8:0] shl_ln92_45_fu_6123_p3;
wire   [11:0] zext_ln92_95_fu_6119_p1;
wire   [11:0] zext_ln92_96_fu_6130_p1;
wire  signed [11:0] sub_ln92_42_fu_6134_p2;
wire   [10:0] shl_ln92_46_fu_6150_p3;
wire   [8:0] shl_ln92_47_fu_6161_p3;
wire   [11:0] zext_ln92_101_fu_6168_p1;
wire   [11:0] zext_ln92_100_fu_6157_p1;
wire   [11:0] sub_ln92_43_fu_6172_p2;
wire   [9:0] shl_ln92_48_fu_6182_p3;
wire   [10:0] zext_ln92_102_fu_6189_p1;
wire   [10:0] sub_ln92_44_fu_6193_p2;
wire  signed [11:0] sext_ln92_50_fu_6199_p1;
wire   [11:0] zext_ln92_99_fu_6147_p1;
wire   [11:0] sub_ln92_46_fu_6209_p2;
wire  signed [12:0] sext_ln92_52_fu_6215_p1;
wire   [12:0] zext_ln92_98_fu_6144_p1;
wire  signed [12:0] sext_ln92_53_fu_6231_p1;
wire  signed [15:0] sext_ln92_38_fu_5903_p1;
wire   [15:0] sub_ln92_28_fu_5839_p2;
wire   [12:0] grp_fu_13988_p3;
wire   [15:0] add_ln92_30_fu_6239_p2;
wire   [15:0] zext_ln92_107_fu_6245_p1;
wire   [12:0] zext_ln92_94_fu_6115_p1;
wire  signed [12:0] sext_ln92_44_fu_6083_p1;
wire   [12:0] add_ln92_33_fu_6254_p2;
wire   [12:0] sub_ln92_49_fu_6234_p2;
wire   [12:0] add_ln92_34_fu_6264_p2;
wire  signed [13:0] sext_ln92_49_fu_6178_p1;
wire  signed [13:0] sext_ln92_55_fu_6270_p1;
wire  signed [13:0] sext_ln92_54_fu_6260_p1;
wire   [13:0] add_ln92_35_fu_6274_p2;
wire   [10:0] shl_ln92_51_fu_6286_p3;
wire   [11:0] zext_ln92_110_fu_6293_p1;
wire   [11:0] sub_ln92_51_fu_6297_p2;
wire  signed [12:0] sext_ln92_60_fu_6303_p1;
wire   [12:0] sub_ln92_75_fu_6004_p2;
wire  signed [12:0] sext_ln92_36_fu_5867_p1;
wire   [12:0] add_ln92_46_fu_6312_p2;
wire  signed [13:0] sext_ln92_34_fu_5832_p1;
wire  signed [13:0] sext_ln92_61_fu_6318_p1;
wire   [13:0] add_ln92_47_fu_6322_p2;
wire  signed [14:0] grp_fu_13980_p3;
wire  signed [14:0] sext_ln92_62_fu_6328_p1;
wire  signed [13:0] sext_ln92_47_fu_6140_p1;
wire  signed [13:0] sext_ln92_45_fu_6104_p1;
wire   [13:0] add_ln92_49_fu_6337_p2;
wire  signed [14:0] sext_ln92_43_fu_6047_p1;
wire  signed [14:0] sext_ln92_64_fu_6343_p1;
wire  signed [13:0] grp_fu_13997_p3;
wire   [14:0] add_ln92_50_fu_6347_p2;
wire  signed [14:0] sext_ln92_66_fu_6356_p1;
wire   [9:0] tmp_194_fu_6368_p3;
wire   [10:0] zext_ln92_112_fu_6365_p1;
wire   [10:0] zext_ln92_113_fu_6375_p1;
wire   [11:0] sub_ln92_45_fu_6203_p2;
wire   [12:0] sub_ln92_52_fu_6307_p2;
wire   [12:0] zext_ln92_105_fu_6228_p1;
wire   [10:0] zext_ln92_104_fu_6225_p1;
wire   [10:0] sub_ln92_78_fu_6379_p2;
wire   [10:0] add_ln92_59_fu_6397_p2;
wire   [12:0] add_ln92_58_fu_6391_p2;
wire  signed [12:0] sext_ln92_69_fu_6403_p1;
wire   [14:0] grp_fu_14006_p3;
wire    ap_block_pp0_stage14;
wire   [11:0] shl_ln92_32_fu_6427_p3;
wire  signed [15:0] sext_ln92_35_fu_6424_p1;
wire   [15:0] zext_ln92_70_fu_6434_p1;
wire   [15:0] zext_ln92_81_fu_6447_p1;
wire   [15:0] add_ln92_29_fu_6450_p2;
wire   [15:0] zext_ln92_16_fu_6458_p1;
wire   [10:0] shl_ln92_39_fu_6467_p3;
wire   [9:0] shl_ln92_42_fu_6478_p3;
wire   [15:0] sub_ln92_36_fu_6461_p2;
wire   [15:0] zext_ln92_91_fu_6489_p1;
wire   [12:0] zext_ln92_90_fu_6485_p1;
wire   [12:0] sub_ln92_41_fu_6499_p2;
wire   [11:0] tmp_192_fu_6511_p3;
wire   [12:0] zext_ln92_93_fu_6508_p1;
wire   [12:0] zext_ln92_97_fu_6518_p1;
wire   [12:0] sub_ln92_76_fu_6522_p2;
wire  signed [15:0] sext_ln92_56_fu_6532_p1;
wire   [15:0] zext_ln92_74_fu_6444_p1;
wire   [15:0] sub_ln92_30_fu_6438_p2;
wire   [13:0] zext_ln92_86_fu_6474_p1;
wire  signed [13:0] sext_ln92_42_fu_6455_p1;
wire  signed [13:0] sext_ln92_48_fu_6528_p1;
wire  signed [13:0] sext_ln92_46_fu_6504_p1;
wire   [12:0] grp_fu_14013_p3;
wire   [13:0] add_ln92_41_fu_6552_p2;
wire  signed [13:0] sext_ln92_58_fu_6558_p1;
wire   [8:0] shl_ln92_50_fu_6567_p3;
wire   [15:0] add_ln92_37_fu_6535_p2;
wire   [15:0] zext_ln92_109_fu_6574_p1;
wire  signed [15:0] sext_ln92_63_fu_6584_p1;
wire  signed [15:0] sext_ln92_67_fu_6587_p1;
wire   [15:0] zext_ln92_22_fu_6596_p1;
wire   [15:0] sub_ln92_50_fu_6578_p2;
wire   [15:0] sub_ln92_39_fu_6493_p2;
wire  signed [15:0] sext_ln92_68_fu_6605_p1;
wire   [15:0] add_ln92_54_fu_6590_p2;
wire   [11:0] shl_ln92_53_fu_6635_p3;
wire   [15:0] add_ln92_55_fu_6599_p2;
wire   [15:0] zext_ln92_116_fu_6643_p1;
wire   [12:0] zext_ln92_115_fu_6631_p1;
wire   [12:0] zext_ln92_118_fu_6653_p1;
wire   [12:0] sub_ln92_79_fu_6657_p2;
wire   [7:0] tmp_105_fu_6667_p8;
wire   [8:0] shl_ln92_56_fu_6682_p3;
wire   [12:0] zext_ln92_123_fu_6702_p1;
wire   [12:0] sub_ln92_57_fu_6706_p2;
wire   [11:0] shl_ln92_60_fu_6742_p3;
wire   [12:0] zext_ln92_130_fu_6749_p1;
wire   [12:0] zext_ln92_129_fu_6739_p1;
wire   [12:0] sub_ln92_60_fu_6753_p2;
wire   [10:0] shl_ln92_62_fu_6763_p3;
wire   [11:0] zext_ln92_132_fu_6770_p1;
wire   [11:0] sub_ln92_62_fu_6774_p2;
wire  signed [12:0] sext_ln92_77_fu_6780_p1;
wire  signed [15:0] sext_ln92_71_fu_6663_p1;
wire   [15:0] sub_ln92_53_fu_6614_p2;
wire   [12:0] sub_ln92_63_fu_6784_p2;
wire   [12:0] zext_ln92_127_fu_6735_p1;
wire   [12:0] add_ln92_66_fu_6796_p2;
wire  signed [13:0] sext_ln92_72_fu_6712_p1;
wire  signed [13:0] sext_ln92_78_fu_6802_p1;
wire   [8:0] shl_ln92_63_fu_6812_p3;
wire   [12:0] zext_ln92_133_fu_6819_p1;
wire   [12:0] sub_ln92_64_fu_6823_p2;
wire   [9:0] tmp_196_fu_6852_p3;
wire   [10:0] zext_ln92_134_fu_6844_p1;
wire   [10:0] zext_ln92_137_fu_6860_p1;
wire   [10:0] sub_ln92_80_fu_6864_p2;
wire   [10:0] tmp_197_fu_6874_p3;
wire   [11:0] zext_ln92_136_fu_6848_p1;
wire   [11:0] zext_ln92_139_fu_6882_p1;
wire   [10:0] shl_ln92_65_fu_6907_p3;
wire   [11:0] zext_ln92_141_fu_6915_p1;
wire   [11:0] zext_ln92_140_fu_6903_p1;
wire   [11:0] sub_ln92_67_fu_6919_p2;
wire   [11:0] sub_ln92_81_fu_6886_p2;
wire   [11:0] add_ln92_70_fu_6929_p2;
wire  signed [13:0] sext_ln92_80_fu_6829_p1;
wire  signed [13:0] sext_ln92_84_fu_6935_p1;
wire   [10:0] zext_ln92_146_fu_6968_p1;
wire   [10:0] zext_ln92_144_fu_6956_p1;
wire  signed [10:0] sub_ln92_69_fu_6972_p2;
wire  signed [13:0] sext_ln92_76_fu_6759_p1;
wire  signed [13:0] sext_ln92_83_fu_6925_p1;
wire  signed [13:0] sext_ln92_81_fu_6870_p1;
wire   [13:0] add_ln92_73_fu_6982_p2;
wire    ap_block_pp0_stage15;
wire  signed [15:0] sext_ln92_57_fu_6994_p1;
wire   [15:0] add_ln92_40_fu_6997_p2;
wire  signed [15:0] sext_ln92_59_fu_7002_p1;
wire  signed [15:0] sext_ln92_70_fu_7011_p1;
wire   [10:0] shl_ln92_52_fu_7019_p3;
wire   [15:0] add_ln92_44_fu_7005_p2;
wire   [15:0] zext_ln92_114_fu_7026_p1;
wire   [8:0] shl_ln92_54_fu_7036_p3;
wire   [15:0] add_ln92_61_fu_7014_p2;
wire   [15:0] zext_ln92_117_fu_7043_p1;
wire   [10:0] shl_ln92_55_fu_7053_p3;
wire   [15:0] zext_ln92_119_fu_7060_p1;
wire   [15:0] sub_ln92_54_fu_7030_p2;
wire   [10:0] shl_ln92_58_fu_7073_p3;
wire   [11:0] zext_ln92_126_fu_7080_p1;
wire   [11:0] zext_ln92_128_fu_7084_p1;
wire  signed [12:0] sext_ln92_74_fu_7093_p1;
wire   [12:0] add_ln92_63_fu_7097_p2;
wire   [15:0] sub_ln92_56_fu_7047_p2;
wire  signed [15:0] sext_ln92_75_fu_7102_p1;
wire   [9:0] shl_ln92_61_fu_7112_p3;
wire   [15:0] add_ln92_64_fu_7106_p2;
wire   [15:0] zext_ln92_131_fu_7119_p1;
wire  signed [15:0] sext_ln92_79_fu_7129_p1;
wire   [11:0] shl_ln92_64_fu_7143_p3;
wire   [12:0] zext_ln92_138_fu_7150_p1;
wire   [12:0] zext_ln92_135_fu_7140_p1;
wire   [12:0] sub_ln92_65_fu_7154_p2;
wire   [15:0] add_ln92_68_fu_7132_p2;
wire   [15:0] zext_ln92_27_fu_7137_p1;
wire   [9:0] shl_ln92_66_fu_7173_p3;
wire   [15:0] sub_ln92_66_fu_7164_p2;
wire   [15:0] zext_ln92_28_fu_7170_p1;
wire   [15:0] grp_fu_14028_p3;
wire  signed [15:0] sext_ln92_88_fu_7196_p1;
wire  signed [15:0] sext_ln92_87_fu_7193_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln92_77_fu_7199_p2;
wire   [11:0] tmp_198_fu_7210_p3;
wire   [12:0] zext_ln92_143_fu_7190_p1;
wire   [12:0] zext_ln92_147_fu_7217_p1;
wire   [13:0] zext_ln92_142_fu_7180_p1;
wire  signed [13:0] sext_ln92_82_fu_7160_p1;
wire   [8:0] shl_ln92_68_fu_7233_p3;
wire   [12:0] zext_ln92_148_fu_7240_p1;
wire   [12:0] sub_ln92_70_fu_7244_p2;
wire  signed [15:0] sext_ln92_91_fu_7250_p1;
wire   [15:0] sub_ln92_68_fu_7184_p2;
wire   [15:0] zext_ln92_122_fu_7264_p1;
wire  signed [15:0] sext_ln92_73_fu_7272_p1;
wire   [15:0] sub_ln92_58_fu_7267_p2;
wire   [15:0] add_ln92_69_fu_7275_p2;
wire  signed [15:0] sext_ln92_85_fu_7281_p1;
wire  signed [15:0] sext_ln92_89_fu_7293_p1;
wire  signed [15:0] sext_ln92_90_fu_7296_p1;
wire   [15:0] add_ln92_80_fu_7299_p2;
wire   [15:0] add_ln92_72_fu_7284_p2;
wire   [15:0] zext_ln92_145_fu_7290_p1;
wire   [0:0] icmp_ln124_fu_7320_p2;
wire   [0:0] icmp_ln124_2_fu_7336_p2;
wire   [15:0] add_ln135_fu_7404_p2;
wire   [0:0] icmp_ln124_1_fu_7434_p2;
wire   [0:0] icmp_ln124_3_fu_7450_p2;
wire   [7:0] add_ln139_fu_7494_p2;
wire   [0:0] icmp_ln140_fu_7499_p2;
wire   [7:0] select_ln140_fu_7505_p3;
wire   [7:0] add_ln150_fu_7519_p2;
wire   [0:0] icmp_ln151_fu_7524_p2;
wire   [0:0] tmp_199_fu_7556_p3;
wire   [0:0] icmp_ln159_fu_7550_p2;
wire   [0:0] xor_ln159_fu_7564_p2;
wire   [0:0] tmp_200_fu_7580_p3;
wire   [15:0] zext_ln164_fu_7588_p1;
wire   [15:0] local_col_index_fu_7592_p2;
wire   [16:0] add_ln179_fu_7626_p2;
wire   [2:0] trunc_ln159_fu_7542_p1;
wire   [15:0] add_ln210_fu_7660_p2;
wire   [31:0] add_ln231_fu_7686_p2;
wire   [7:0] zext_ln168_1_fu_7740_p1;
wire   [7:0] add_ln168_fu_7750_p2;
wire   [2:0] trunc_ln168_fu_7743_p1;
wire   [2:0] zext_ln168_2_fu_7747_p1;
wire   [2:0] add_ln171_fu_7762_p2;
wire   [0:0] icmp_ln169_fu_7756_p2;
wire   [2:0] add_ln169_fu_7768_p2;
wire   [7:0] tmp_138_fu_7784_p8;
wire   [7:0] tmp_139_fu_7802_p8;
wire   [16:0] add_ln179_4_fu_7827_p2;
wire   [7:0] select_ln168_fu_7848_p3;
wire   [7:0] add_ln168_1_fu_7855_p2;
wire   [2:0] add_ln171_3_fu_7867_p2;
wire   [2:0] add_ln171_1_fu_7873_p2;
wire   [0:0] icmp_ln169_1_fu_7861_p2;
wire   [2:0] add_ln169_1_fu_7879_p2;
wire   [1:0] or_ln1_fu_7895_p3;
wire   [7:0] zext_ln168_3_fu_7902_p1;
wire   [7:0] add_ln168_2_fu_7910_p2;
wire   [2:0] zext_ln168_4_fu_7906_p1;
wire   [2:0] add_ln171_2_fu_7922_p2;
wire   [0:0] icmp_ln169_2_fu_7916_p2;
wire   [2:0] add_ln169_2_fu_7928_p2;
wire   [7:0] mul_ln179_fu_7945_p1;
wire   [7:0] add_ln228_fu_7991_p2;
wire   [7:0] tmp_136_fu_8033_p8;
wire   [7:0] tmp_137_fu_8044_p8;
wire   [7:0] mul_ln179_7_fu_8062_p1;
wire   [7:0] tmp_148_fu_8104_p8;
wire   [7:0] tmp_149_fu_8115_p8;
wire   [7:0] tmp_152_fu_8133_p8;
wire   [7:0] tmp_153_fu_8144_p8;
wire   [7:0] select_ln161_12_fu_8165_p3;
wire   [7:0] mul_ln179_30_fu_8176_p1;
wire   [12:0] zext_ln179_135_fu_8172_p1;
wire   [12:0] mul_ln179_30_fu_8176_p2;
wire   [12:0] zext_ln179_124_fu_8162_p1;
wire   [7:0] mul_ln179_1_fu_8221_p1;
wire    ap_block_pp0_stage22;
wire   [7:0] tmp_156_fu_8256_p8;
wire   [7:0] tmp_157_fu_8267_p8;
wire   [7:0] mul_ln179_9_fu_8285_p1;
wire   [7:0] tmp_150_fu_8290_p8;
wire   [7:0] tmp_151_fu_8301_p8;
wire   [7:0] tmp_144_fu_8346_p8;
wire   [7:0] tmp_145_fu_8357_p8;
wire   [11:0] zext_ln179_77_fu_8389_p1;
wire   [11:0] select_ln179_56_fu_8393_p3;
wire   [12:0] zext_ln179_78_fu_8400_p1;
wire  signed [12:0] sub_ln179_59_fu_8404_p2;
wire   [7:0] mul_ln179_18_fu_8419_p1;
wire  signed [13:0] sext_ln179_97_fu_8435_p1;
wire  signed [13:0] sext_ln179_135_fu_8438_p1;
wire   [7:0] tmp_140_fu_8463_p8;
wire   [7:0] tmp_141_fu_8474_p8;
wire   [10:0] tmp_207_fu_8505_p3;
wire   [11:0] sub_ln179_44_fu_8519_p2;
wire   [12:0] sub_ln179_45_fu_8529_p2;
wire  signed [12:0] sext_ln179_55_fu_8525_p1;
wire   [12:0] select_ln179_50_fu_8534_p3;
wire   [9:0] zext_ln179_86_fu_8555_p1;
wire   [9:0] zext_ln179_85_fu_8552_p1;
wire   [9:0] sub_ln179_49_fu_8559_p2;
wire   [9:0] select_ln179_55_fu_8565_p3;
wire   [10:0] shl_ln179_21_fu_8579_p3;
wire   [11:0] zext_ln179_95_fu_8586_p1;
wire   [11:0] add_ln179_8_fu_8590_p2;
wire   [8:0] zext_ln179_94_fu_8576_p1;
wire   [8:0] sub_ln179_53_fu_8599_p2;
wire  signed [12:0] sext_ln179_67_fu_8605_p1;
wire   [12:0] zext_ln179_96_fu_8595_p1;
wire   [11:0] sub_ln179_54_fu_8616_p2;
wire  signed [12:0] sext_ln179_68_fu_8622_p1;
wire   [12:0] sub_ln179_55_fu_8626_p2;
wire   [8:0] shl_ln179_22_fu_8638_p3;
wire   [11:0] sf4_fu_8649_p3;
wire   [11:0] select_ln179_73_fu_8656_p3;
wire   [12:0] zext_ln179_98_fu_8645_p1;
wire   [12:0] zext_ln179_99_fu_8663_p1;
wire   [12:0] sub_ln179_56_fu_8667_p2;
wire   [11:0] select_ln179_64_fu_8677_p3;
wire   [9:0] shl_ln179_23_fu_8686_p3;
wire   [10:0] zext_ln179_101_fu_8693_p1;
wire   [10:0] sub_ln179_57_fu_8697_p2;
wire   [11:0] zext_ln179_102_fu_8707_p1;
wire   [11:0] sub_ln179_58_fu_8711_p2;
wire  signed [11:0] sext_ln179_70_fu_8703_p1;
wire   [11:0] select_ln179_65_fu_8717_p3;
wire   [12:0] zext_ln179_103_fu_8728_p1;
wire   [12:0] sub_ln179_60_fu_8732_p2;
wire   [8:0] select_ln179_75_fu_8745_p3;
wire   [11:0] zext_ln179_104_fu_8752_p1;
wire   [7:0] mul_ln179_23_fu_8775_p1;
wire   [11:0] mul_ln179_23_fu_8775_p2;
wire   [11:0] select_ln179_80_fu_8780_p3;
wire   [11:0] shl_ln179_32_fu_8797_p3;
wire   [12:0] zext_ln179_127_fu_8804_p1;
wire   [12:0] sub_ln179_72_fu_8808_p2;
wire   [9:0] shl_ln179_33_fu_8820_p3;
wire   [10:0] zext_ln179_129_fu_8831_p1;
wire  signed [10:0] sub_ln179_73_fu_8835_p2;
wire   [12:0] zext_ln179_128_fu_8827_p1;
wire   [12:0] sub_ln179_74_fu_8845_p2;
wire  signed [12:0] sext_ln179_91_fu_8841_p1;
wire   [12:0] select_ln179_86_fu_8851_p3;
wire   [10:0] tmp_209_fu_8862_p3;
wire   [11:0] zext_ln179_130_fu_8869_p1;
wire   [11:0] sub_ln179_89_fu_8873_p2;
wire   [11:0] select_ln179_87_fu_8878_p3;
wire   [10:0] zext_ln179_131_fu_8888_p1;
wire   [10:0] add_ln179_10_fu_8891_p2;
wire   [12:0] zext_ln179_132_fu_8897_p1;
wire   [12:0] select_ln179_88_fu_8901_p3;
wire  signed [11:0] sext_ln179_95_fu_8915_p1;
wire   [8:0] shl_ln179_34_fu_8924_p3;
wire   [11:0] zext_ln179_134_fu_8931_p1;
wire   [11:0] sub_ln179_78_fu_8935_p2;
wire   [11:0] sub_ln179_77_fu_8919_p2;
wire   [7:0] select_ln161_13_fu_8948_p3;
wire   [10:0] shl_ln179_35_fu_8958_p3;
wire   [11:0] zext_ln179_137_fu_8966_p1;
wire   [11:0] sub_ln179_79_fu_8970_p2;
wire   [8:0] shl_ln179_36_fu_8980_p3;
wire  signed [12:0] sext_ln179_98_fu_8976_p1;
wire   [12:0] zext_ln179_138_fu_8988_p1;
wire   [8:0] zext_ln179_136_fu_8954_p1;
wire   [8:0] sub_ln179_81_fu_8998_p2;
wire  signed [12:0] sext_ln179_99_fu_9004_p1;
wire   [12:0] sub_ln179_80_fu_8992_p2;
wire   [12:0] select_ln179_63_fu_8631_p3;
wire  signed [12:0] sext_ln179_62_fu_8572_p1;
wire   [12:0] add_ln179_17_fu_9015_p2;
wire  signed [13:0] sext_ln179_52_fu_8516_p1;
wire  signed [13:0] sext_ln179_104_fu_9021_p1;
wire   [12:0] select_ln179_93_fu_9008_p3;
wire   [12:0] select_ln179_85_fu_8813_p3;
wire   [9:0] shl_ln179_37_fu_9040_p3;
wire   [10:0] zext_ln179_141_fu_9047_p1;
wire   [10:0] sub_ln179_82_fu_9051_p2;
wire   [11:0] shl_ln179_38_fu_9061_p3;
wire   [12:0] zext_ln179_142_fu_9068_p1;
wire  signed [12:0] sext_ln179_109_fu_9057_p1;
wire   [12:0] select_ln179_94_fu_9072_p3;
wire   [12:0] sub_ln179_83_fu_9079_p2;
wire   [10:0] shl_ln179_39_fu_9091_p3;
wire   [11:0] zext_ln179_140_fu_9037_p1;
wire   [11:0] zext_ln179_144_fu_9098_p1;
wire   [11:0] add_ln179_24_fu_9102_p2;
wire   [11:0] sub_ln179_84_fu_9112_p2;
wire   [8:0] shl_ln179_40_fu_9122_p3;
wire  signed [12:0] sext_ln179_111_fu_9118_p1;
wire   [12:0] zext_ln179_146_fu_9129_p1;
wire   [12:0] zext_ln179_145_fu_9108_p1;
wire   [11:0] zext_ln179_147_fu_9146_p1;
wire   [11:0] sub_ln179_86_fu_9150_p2;
wire   [12:0] sub_ln179_87_fu_9160_p2;
wire  signed [12:0] sext_ln179_112_fu_9156_p1;
wire   [12:0] select_ln179_96_fu_9166_p3;
wire   [9:0] zext_ln179_148_fu_9185_p1;
wire   [9:0] sub_ln179_90_fu_9189_p2;
wire   [10:0] zext_ln179_143_fu_9088_p1;
wire   [10:0] sub_ln179_91_fu_9199_p2;
wire  signed [10:0] sext_ln179_116_fu_9195_p1;
wire   [10:0] select_ln179_99_fu_9205_p3;
wire   [7:0] tmp_166_fu_9227_p8;
wire   [7:0] tmp_167_fu_9238_p8;
wire   [7:0] select_ln161_17_fu_9249_p3;
wire   [11:0] shl_ln179_42_fu_9260_p3;
wire   [8:0] shl_ln179_43_fu_9272_p3;
wire   [12:0] zext_ln179_153_fu_9268_p1;
wire   [12:0] zext_ln179_154_fu_9280_p1;
wire   [12:0] zext_ln179_152_fu_9256_p1;
wire   [12:0] sub_ln179_125_fu_9290_p2;
wire   [12:0] sub_ln179_93_fu_9284_p2;
wire   [12:0] select_ln179_102_fu_9296_p3;
wire   [7:0] tmp_168_fu_9307_p8;
wire   [9:0] shl_ln179_44_fu_9329_p3;
wire   [10:0] zext_ln179_156_fu_9337_p1;
wire   [10:0] sub_ln179_94_fu_9341_p2;
wire  signed [11:0] sext_ln179_119_fu_9347_p1;
wire   [11:0] zext_ln179_155_fu_9325_p1;
wire   [11:0] sub_ln179_95_fu_9351_p2;
wire   [11:0] select_ln179_103_fu_9357_p3;
wire   [11:0] shl_ln179_45_fu_9368_p3;
wire   [12:0] zext_ln179_159_fu_9388_p1;
wire   [12:0] zext_ln179_158_fu_9376_p1;
wire   [12:0] sub_ln179_96_fu_9392_p2;
wire   [12:0] zext_ln179_161_fu_9409_p1;
wire   [12:0] sub_ln179_97_fu_9413_p2;
wire   [12:0] zext_ln179_160_fu_9405_p1;
wire   [12:0] select_ln179_105_fu_9419_p3;
wire   [10:0] shl_ln179_47_fu_9430_p3;
wire   [11:0] zext_ln179_162_fu_9438_p1;
wire   [11:0] sub_ln179_98_fu_9442_p2;
wire   [11:0] select_ln179_106_fu_9448_p3;
wire  signed [12:0] sext_ln179_122_fu_9455_p1;
wire   [7:0] select_ln161_23_fu_9469_p3;
wire   [7:0] tmp_178_fu_9484_p8;
wire   [7:0] tmp_179_fu_9495_p8;
wire   [7:0] tmp_180_fu_9513_p8;
wire   [7:0] tmp_181_fu_9524_p8;
wire   [7:0] tmp_182_fu_9542_p8;
wire  signed [13:0] sext_ln179_110_fu_9084_p1;
wire  signed [13:0] sext_ln179_118_fu_9303_p1;
wire  signed [13:0] sext_ln179_92_fu_8858_p1;
wire  signed [13:0] sext_ln179_69_fu_8673_p1;
wire   [12:0] select_ln179_95_fu_9139_p3;
wire  signed [12:0] sext_ln179_120_fu_9364_p1;
wire  signed [12:0] sext_ln179_93_fu_8884_p1;
wire   [12:0] zext_ln179_100_fu_8682_p1;
wire   [12:0] zext_ln179_120_fu_8786_p1;
wire   [12:0] select_ln179_104_fu_9398_p3;
wire   [12:0] add_ln179_91_fu_9584_p2;
wire  signed [13:0] sext_ln179_94_fu_8908_p1;
wire  signed [13:0] sext_ln179_113_fu_9173_p1;
wire  signed [13:0] sext_ln179_80_fu_8762_p1;
wire   [13:0] add_ln179_92_fu_9594_p2;
wire   [13:0] add_ln179_93_fu_9600_p2;
wire  signed [14:0] sext_ln179_198_fu_9590_p1;
wire  signed [14:0] sext_ln179_199_fu_9606_p1;
wire  signed [13:0] sext_ln179_71_fu_8724_p1;
wire  signed [13:0] sext_ln179_56_fu_8541_p1;
wire  signed [13:0] sext_ln179_114_fu_9177_p1;
wire  signed [13:0] sext_ln179_121_fu_9426_p1;
wire   [13:0] add_ln179_109_fu_9622_p2;
wire   [12:0] zext_ln179_133_fu_8912_p1;
wire   [12:0] select_ln179_66_fu_8738_p3;
wire   [12:0] add_ln179_110_fu_9632_p2;
wire  signed [13:0] sext_ln179_81_fu_8765_p1;
wire  signed [13:0] sext_ln179_210_fu_9638_p1;
wire   [13:0] add_ln179_111_fu_9642_p2;
wire  signed [14:0] sext_ln179_209_fu_9628_p1;
wire  signed [14:0] sext_ln179_211_fu_9648_p1;
wire   [12:0] select_ln179_21_fu_8457_p3;
wire   [12:0] zext_ln179_163_fu_9465_p1;
wire  signed [12:0] sext_ln179_117_fu_9212_p1;
wire   [12:0] add_ln179_152_fu_9658_p2;
wire   [12:0] select_ln179_fu_9670_p3;
wire   [8:0] shl_ln1_fu_9680_p3;
wire   [9:0] zext_ln179_2_fu_9687_p1;
wire   [9:0] shl_ln179_1_fu_9700_p3;
wire   [10:0] zext_ln179_4_fu_9707_p1;
wire  signed [10:0] sub_ln179_1_fu_9711_p2;
wire   [10:0] select_ln179_2_fu_9717_p3;
wire  signed [11:0] sext_ln179_2_fu_9724_p1;
wire   [11:0] zext_ln179_3_fu_9697_p1;
wire   [9:0] select_ln179_3_fu_9734_p3;
wire   [11:0] shl_ln179_3_fu_9753_p3;
wire   [12:0] zext_ln179_6_fu_9760_p1;
wire   [12:0] zext_ln179_7_fu_9764_p1;
wire  signed [12:0] sext_ln179_4_fu_9774_p1;
wire   [12:0] sub_ln179_3_fu_9768_p2;
wire   [12:0] select_ln179_4_fu_9778_p3;
wire   [9:0] select_ln179_5_fu_9793_p3;
wire   [15:0] zext_ln179_8_fu_9800_p1;
wire   [8:0] zext_ln179_56_fu_9828_p1;
wire   [8:0] select_ln179_38_fu_9838_p3;
wire   [11:0] shl_ln179_24_fu_9858_p3;
wire   [9:0] shl_ln179_25_fu_9869_p3;
wire   [12:0] zext_ln179_107_fu_9876_p1;
wire   [12:0] zext_ln179_106_fu_9865_p1;
wire   [10:0] shl_ln179_26_fu_9886_p3;
wire   [12:0] zext_ln179_108_fu_9893_p1;
wire   [12:0] sub_ln179_62_fu_9880_p2;
wire   [12:0] select_ln179_68_fu_9897_p3;
wire   [11:0] zext_ln179_105_fu_9855_p1;
wire   [11:0] zext_ln179_109_fu_9908_p1;
wire   [11:0] sub_ln179_75_fu_9912_p2;
wire   [8:0] shl_ln179_27_fu_9922_p3;
wire   [12:0] zext_ln179_110_fu_9929_p1;
wire   [12:0] sub_ln179_63_fu_9933_p2;
wire  signed [12:0] sext_ln179_75_fu_9918_p1;
wire   [12:0] select_ln179_69_fu_9939_p3;
wire  signed [11:0] sub_ln179_64_fu_9950_p2;
wire   [11:0] select_ln179_70_fu_9956_p3;
wire   [11:0] zext_ln179_111_fu_9973_p1;
wire   [11:0] sub_ln179_66_fu_9977_p2;
wire  signed [12:0] sext_ln179_78_fu_9983_p1;
wire   [12:0] sub_ln179_65_fu_9967_p2;
wire   [12:0] select_ln179_71_fu_9987_p3;
wire   [12:0] sub_ln179_68_fu_10002_p2;
wire  signed [12:0] sext_ln179_82_fu_9998_p1;
wire   [12:0] select_ln179_74_fu_10008_p3;
wire   [10:0] shl_ln179_28_fu_10025_p3;
wire   [11:0] zext_ln179_115_fu_10032_p1;
wire   [11:0] add_ln179_9_fu_10036_p2;
wire   [11:0] shl_ln179_29_fu_10045_p3;
wire   [9:0] shl_ln179_30_fu_10056_p3;
wire   [12:0] zext_ln179_118_fu_10063_p1;
wire   [12:0] zext_ln179_117_fu_10052_p1;
wire   [12:0] sub_ln179_69_fu_10067_p2;
wire   [12:0] zext_ln179_116_fu_10041_p1;
wire   [12:0] select_ln179_76_fu_10073_p3;
wire   [11:0] sub_ln179_76_fu_10090_p2;
wire  signed [12:0] sext_ln179_86_fu_10095_p1;
wire   [12:0] sub_ln179_70_fu_10084_p2;
wire   [12:0] select_ln179_77_fu_10099_p3;
wire   [10:0] zext_ln179_114_fu_10022_p1;
wire   [10:0] zext_ln179_119_fu_10110_p1;
wire   [10:0] sub_ln179_88_fu_10114_p2;
wire   [10:0] select_ln179_78_fu_10120_p3;
wire   [11:0] sub_ln179_71_fu_10131_p2;
wire   [11:0] select_ln179_79_fu_10136_p3;
wire   [7:0] mul_ln179_25_fu_10149_p1;
wire   [8:0] shl_ln179_31_fu_10154_p3;
wire   [11:0] zext_ln179_122_fu_10161_p1;
wire   [11:0] mul_ln179_25_fu_10149_p2;
wire   [11:0] select_ln179_82_fu_10165_p3;
wire  signed [13:0] sext_ln179_87_fu_10106_p1;
wire  signed [13:0] sext_ln179_76_fu_9946_p1;
wire   [13:0] add_ln179_19_fu_10182_p2;
wire  signed [14:0] sext_ln179_106_fu_10188_p1;
wire  signed [14:0] sext_ln179_107_fu_10192_p1;
wire  signed [14:0] sext_ln179_105_fu_10179_p1;
wire   [14:0] add_ln179_21_fu_10195_p2;
wire   [12:0] select_ln179_98_fu_10207_p3;
wire   [7:0] select_ln161_15_fu_10223_p3;
wire   [7:0] tmp_171_fu_10241_p8;
wire   [7:0] select_ln161_20_fu_10252_p3;
wire   [10:0] shl_ln179_50_fu_10263_p3;
wire   [8:0] shl_ln179_51_fu_10275_p3;
wire   [11:0] zext_ln179_173_fu_10283_p1;
wire   [11:0] zext_ln179_172_fu_10271_p1;
wire   [11:0] sub_ln179_101_fu_10287_p2;
wire   [11:0] sub_ln179_102_fu_10297_p2;
wire  signed [12:0] sext_ln179_127_fu_10303_p1;
wire   [12:0] zext_ln179_171_fu_10259_p1;
wire   [12:0] sub_ln179_103_fu_10307_p2;
wire  signed [12:0] sext_ln179_126_fu_10293_p1;
wire   [12:0] select_ln179_110_fu_10313_p3;
wire   [8:0] shl_ln179_52_fu_10332_p3;
wire   [11:0] shl_ln179_53_fu_10344_p3;
wire   [12:0] zext_ln179_177_fu_10352_p1;
wire   [12:0] zext_ln179_176_fu_10340_p1;
wire   [12:0] sub_ln179_104_fu_10356_p2;
wire   [12:0] select_ln179_111_fu_10362_p3;
wire   [8:0] zext_ln179_175_fu_10328_p1;
wire   [8:0] sub_ln179_105_fu_10373_p2;
wire   [10:0] shl_ln179_54_fu_10383_p3;
wire   [11:0] zext_ln179_179_fu_10395_p1;
wire   [11:0] zext_ln179_178_fu_10391_p1;
wire   [11:0] sub_ln179_106_fu_10399_p2;
wire  signed [11:0] sext_ln179_130_fu_10379_p1;
wire   [11:0] select_ln179_112_fu_10405_p3;
wire   [11:0] zext_ln179_174_fu_10324_p1;
wire   [11:0] sub_ln179_107_fu_10416_p2;
wire   [11:0] select_ln179_113_fu_10422_p3;
wire   [11:0] sub_ln179_109_fu_10439_p2;
wire  signed [12:0] sext_ln179_133_fu_10445_p1;
wire   [12:0] sub_ln179_110_fu_10449_p2;
wire   [12:0] sub_ln179_108_fu_10433_p2;
wire   [12:0] select_ln179_114_fu_10454_p3;
wire   [11:0] tmp_211_fu_10480_p3;
wire   [12:0] zext_ln179_191_fu_10474_p1;
wire   [12:0] zext_ln179_193_fu_10487_p1;
wire   [10:0] shl_ln179_59_fu_10497_p3;
wire   [8:0] shl_ln179_60_fu_10508_p3;
wire   [11:0] zext_ln179_195_fu_10515_p1;
wire   [11:0] zext_ln179_194_fu_10504_p1;
wire   [11:0] add_ln179_27_fu_10519_p2;
wire   [12:0] zext_ln179_196_fu_10525_p1;
wire   [12:0] sub_ln179_134_fu_10491_p2;
wire   [12:0] select_ln179_119_fu_10529_p3;
wire   [9:0] shl_ln179_61_fu_10540_p3;
wire   [10:0] zext_ln179_197_fu_10547_p1;
wire  signed [10:0] sub_ln179_114_fu_10551_p2;
wire  signed [12:0] sext_ln179_142_fu_10557_p1;
wire   [12:0] select_ln179_120_fu_10561_p3;
wire   [8:0] zext_ln179_192_fu_10477_p1;
wire   [8:0] sub_ln179_115_fu_10575_p2;
wire   [12:0] zext_ln179_199_fu_10585_p1;
wire   [12:0] sub_ln179_116_fu_10589_p2;
wire  signed [12:0] sext_ln179_144_fu_10581_p1;
wire   [12:0] select_ln179_121_fu_10595_p3;
wire  signed [11:0] sext_ln179_146_fu_10606_p1;
wire   [11:0] zext_ln179_198_fu_10572_p1;
wire   [9:0] zext_ln179_200_fu_10616_p1;
wire   [9:0] sub_ln179_119_fu_10620_p2;
wire  signed [11:0] sext_ln179_147_fu_10626_p1;
wire   [11:0] sub_ln179_118_fu_10610_p2;
wire   [11:0] select_ln179_122_fu_10630_p3;
wire   [9:0] tmp_212_fu_10651_p3;
wire   [10:0] st_fu_10644_p3;
wire   [10:0] zext_ln179_202_fu_10658_p1;
wire   [10:0] select_ln179_132_fu_10662_p3;
wire   [11:0] zext_ln179_203_fu_10669_p1;
wire   [11:0] zext_ln179_201_fu_10641_p1;
wire   [11:0] zext_ln179_205_fu_10682_p1;
wire   [11:0] shl_ln179_62_fu_10692_p3;
wire   [10:0] sub_ln179_122_fu_10703_p2;
wire  signed [12:0] sext_ln179_151_fu_10709_p1;
wire   [12:0] zext_ln179_206_fu_10699_p1;
wire   [12:0] select_ln179_125_fu_10713_p3;
wire   [12:0] sub_ln179_123_fu_10720_p2;
wire   [8:0] shl_ln179_63_fu_10730_p3;
wire   [8:0] select_ln179_126_fu_10737_p3;
wire   [12:0] zext_ln179_207_fu_10744_p1;
wire   [12:0] sub_ln179_124_fu_10748_p2;
wire   [11:0] zext_ln179_208_fu_10758_p1;
wire   [11:0] select_ln179_127_fu_10762_p3;
wire   [11:0] shl_ln179_64_fu_10776_p3;
wire   [8:0] shl_ln179_65_fu_10787_p3;
wire   [12:0] zext_ln179_211_fu_10794_p1;
wire   [12:0] zext_ln179_210_fu_10783_p1;
wire   [12:0] sub_ln179_126_fu_10798_p2;
wire   [12:0] zext_ln179_209_fu_10773_p1;
wire   [12:0] select_ln179_128_fu_10804_p3;
wire   [8:0] shl_ln179_66_fu_10818_p3;
wire   [9:0] zext_ln179_213_fu_10825_p1;
wire   [9:0] sub_ln179_127_fu_10829_p2;
wire   [9:0] shl_ln179_67_fu_10839_p3;
wire   [10:0] zext_ln179_212_fu_10815_p1;
wire   [10:0] zext_ln179_214_fu_10846_p1;
wire   [10:0] add_ln179_28_fu_10850_p2;
wire   [11:0] zext_ln179_215_fu_10856_p1;
wire  signed [11:0] sext_ln179_156_fu_10835_p1;
wire   [11:0] select_ln179_129_fu_10860_p3;
wire   [11:0] shl_ln179_68_fu_10871_p3;
wire   [12:0] zext_ln179_216_fu_10878_p1;
wire   [10:0] shl_ln179_69_fu_10888_p3;
wire   [11:0] zext_ln179_218_fu_10899_p1;
wire   [11:0] zext_ln179_217_fu_10895_p1;
wire   [11:0] add_ln179_29_fu_10903_p2;
wire   [12:0] zext_ln179_219_fu_10909_p1;
wire   [12:0] sub_ln179_128_fu_10882_p2;
wire   [12:0] select_ln179_130_fu_10913_p3;
wire  signed [12:0] grp_fu_14169_p3;
wire  signed [13:0] sext_ln179_74_fu_9904_p1;
wire  signed [13:0] sext_ln179_162_fu_10924_p1;
wire  signed [13:0] sext_ln179_fu_9676_p1;
wire  signed [13:0] sext_ln179_85_fu_10080_p1;
wire  signed [13:0] sext_ln179_128_fu_10320_p1;
wire  signed [13:0] sext_ln179_152_fu_10726_p1;
wire  signed [14:0] sext_ln179_77_fu_9963_p1;
wire  signed [14:0] sext_ln179_176_fu_10948_p1;
wire  signed [14:0] sext_ln179_175_fu_10945_p1;
wire   [14:0] add_ln179_57_fu_10951_p2;
wire   [11:0] sub_ln179_2_fu_9728_p2;
wire  signed [11:0] sext_ln179_88_fu_10127_p1;
wire  signed [15:0] sext_ln179_140_fu_10471_p1;
wire  signed [13:0] sext_ln179_129_fu_10369_p1;
wire  signed [13:0] sext_ln179_153_fu_10754_p1;
wire   [13:0] add_ln179_71_fu_10982_p2;
wire   [15:0] add_ln179_70_fu_10976_p2;
wire  signed [15:0] sext_ln179_184_fu_10988_p1;
wire  signed [13:0] sext_ln179_79_fu_9994_p1;
wire  signed [13:0] sext_ln179_186_fu_11001_p1;
wire   [13:0] add_ln179_75_fu_11004_p2;
wire  signed [14:0] sext_ln179_185_fu_10998_p1;
wire  signed [14:0] sext_ln179_187_fu_11010_p1;
wire  signed [12:0] sext_ln179_3_fu_9741_p1;
wire  signed [12:0] sext_ln179_89_fu_10142_p1;
wire  signed [15:0] sext_ln179_154_fu_10769_p1;
wire  signed [13:0] sext_ln179_131_fu_10412_p1;
wire  signed [13:0] sext_ln179_141_fu_10536_p1;
wire   [13:0] add_ln179_89_fu_11032_p2;
wire   [15:0] add_ln179_88_fu_11026_p2;
wire  signed [15:0] sext_ln179_197_fu_11038_p1;
wire   [15:0] add_ln179_90_fu_11042_p2;
wire  signed [15:0] sext_ln179_200_fu_11048_p1;
wire  signed [15:0] sext_ln179_143_fu_10568_p1;
wire  signed [13:0] sext_ln179_132_fu_10429_p1;
wire  signed [13:0] sext_ln179_155_fu_10811_p1;
wire   [13:0] add_ln179_107_fu_11063_p2;
wire   [15:0] add_ln179_106_fu_11057_p2;
wire  signed [15:0] sext_ln179_208_fu_11069_p1;
wire   [15:0] add_ln179_108_fu_11073_p2;
wire  signed [15:0] sext_ln179_212_fu_11079_p1;
wire  signed [13:0] sext_ln179_5_fu_9785_p1;
wire  signed [13:0] sext_ln179_90_fu_10146_p1;
wire  signed [13:0] sext_ln179_157_fu_10867_p1;
wire  signed [13:0] sext_ln179_145_fu_10602_p1;
wire  signed [13:0] sext_ln179_123_fu_10238_p1;
wire  signed [13:0] sext_ln179_134_fu_10461_p1;
wire   [13:0] add_ln179_124_fu_11094_p2;
wire   [13:0] add_ln179_125_fu_11100_p2;
wire  signed [13:0] sext_ln179_83_fu_10015_p1;
wire  signed [13:0] sext_ln179_115_fu_10212_p1;
wire   [13:0] zext_ln179_123_fu_10172_p1;
wire  signed [13:0] sext_ln179_96_fu_10176_p1;
wire  signed [13:0] sext_ln179_72_fu_9852_p1;
wire   [13:0] add_ln179_128_fu_11118_p2;
wire   [7:0] tmp_187_fu_11130_p8;
wire  signed [15:0] sext_ln179_148_fu_10637_p1;
wire  signed [14:0] sext_ln179_158_fu_10920_p1;
wire  signed [14:0] sext_ln179_230_fu_11154_p1;
wire   [14:0] add_ln179_143_fu_11157_p2;
wire   [15:0] add_ln179_141_fu_11148_p2;
wire  signed [15:0] sext_ln179_231_fu_11163_p1;
wire  signed [13:0] sext_ln179_49_fu_9849_p1;
wire  signed [13:0] sext_ln179_84_fu_10019_p1;
wire  signed [12:0] sext_ln179_1_fu_11183_p1;
wire   [10:0] shl_ln179_7_fu_11206_p3;
wire   [11:0] zext_ln179_13_fu_11213_p1;
wire   [11:0] sub_ln179_5_fu_11217_p2;
wire   [8:0] shl_ln179_8_fu_11227_p3;
wire   [11:0] sub_ln179_7_fu_11244_p2;
wire  signed [12:0] sext_ln179_7_fu_11249_p1;
wire   [12:0] sub_ln179_6_fu_11238_p2;
wire   [11:0] sf2_fu_11260_p3;
wire   [11:0] select_ln179_9_fu_11267_p3;
wire   [12:0] zext_ln179_15_fu_11274_p1;
wire   [12:0] sub_ln179_8_fu_11278_p2;
wire   [8:0] zext_ln179_12_fu_11203_p1;
wire   [8:0] sub_ln179_9_fu_11288_p2;
wire  signed [11:0] sext_ln179_9_fu_11294_p1;
wire   [11:0] select_ln179_10_fu_11298_p3;
wire   [8:0] select_ln179_14_fu_11313_p3;
wire   [12:0] zext_ln179_19_fu_11320_p1;
wire   [12:0] zext_ln179_17_fu_11309_p1;
wire   [8:0] shl_ln179_4_fu_11336_p3;
wire   [10:0] tmp_202_fu_11347_p3;
wire   [11:0] zext_ln179_23_fu_11354_p1;
wire   [11:0] sf3_fu_11358_p3;
wire   [11:0] select_ln179_17_fu_11365_p3;
wire   [12:0] zext_ln179_22_fu_11343_p1;
wire   [12:0] zext_ln179_24_fu_11372_p1;
wire   [12:0] sub_ln179_11_fu_11376_p2;
wire   [9:0] tmp_203_fu_11389_p3;
wire   [10:0] zext_ln179_25_fu_11386_p1;
wire   [10:0] zext_ln179_26_fu_11396_p1;
wire   [10:0] sub_ln179_12_fu_11400_p2;
wire   [10:0] select_ln179_15_fu_11406_p3;
wire   [11:0] zext_ln179_20_fu_11330_p1;
wire   [11:0] add_ln179_1_fu_11417_p2;
wire   [11:0] sub_ln179_13_fu_11427_p2;
wire  signed [12:0] sext_ln179_17_fu_11433_p1;
wire   [12:0] zext_ln179_27_fu_11423_p1;
wire   [12:0] select_ln179_16_fu_11437_p3;
wire   [12:0] zext_ln179_29_fu_11451_p1;
wire   [12:0] zext_ln179_30_fu_11461_p1;
wire   [12:0] sub_ln179_14_fu_11455_p2;
wire   [11:0] zext_ln179_31_fu_11477_p1;
wire  signed [11:0] sub_ln179_16_fu_11481_p2;
wire  signed [12:0] sext_ln179_21_fu_11487_p1;
wire   [12:0] sub_ln179_15_fu_11472_p2;
wire   [8:0] zext_ln179_21_fu_11333_p1;
wire   [8:0] sub_ln179_17_fu_11498_p2;
wire  signed [11:0] sext_ln179_23_fu_11504_p1;
wire   [11:0] select_ln179_20_fu_11508_p3;
wire   [9:0] shl_ln179_2_fu_11522_p3;
wire   [10:0] zext_ln179_36_fu_11529_p1;
wire   [10:0] sub_ln179_18_fu_11533_p2;
wire  signed [11:0] sext_ln179_25_fu_11539_p1;
wire   [10:0] shl_ln179_5_fu_11548_p3;
wire   [11:0] zext_ln179_37_fu_11555_p1;
wire   [11:0] zext_ln179_38_fu_11566_p1;
wire  signed [11:0] sub_ln179_20_fu_11570_p2;
wire   [11:0] sub_ln179_19_fu_11543_p2;
wire   [11:0] shl_ln179_9_fu_11583_p3;
wire   [12:0] zext_ln179_39_fu_11590_p1;
wire   [12:0] sub_ln179_21_fu_11594_p2;
wire   [12:0] select_ln179_24_fu_11604_p3;
wire   [12:0] zext_ln179_41_fu_11615_p1;
wire   [12:0] zext_ln179_42_fu_11625_p1;
wire   [11:0] add_ln179_2_fu_11634_p2;
wire   [12:0] zext_ln179_43_fu_11640_p1;
wire   [12:0] sub_ln179_24_fu_11628_p2;
wire   [12:0] select_ln179_27_fu_11644_p3;
wire   [10:0] zext_ln179_33_fu_11519_p1;
wire   [10:0] sub_ln179_25_fu_11659_p2;
wire   [10:0] zext_ln179_44_fu_11655_p1;
wire   [10:0] select_ln179_28_fu_11665_p3;
wire   [11:0] add_ln179_3_fu_11676_p2;
wire   [10:0] shl_ln179_10_fu_11688_p3;
wire   [12:0] zext_ln179_47_fu_11695_p1;
wire   [12:0] select_ln179_30_fu_11699_p3;
wire   [8:0] shl_ln179_11_fu_11709_p3;
wire   [11:0] zext_ln179_49_fu_11720_p1;
wire   [11:0] zext_ln179_48_fu_11716_p1;
wire  signed [11:0] sub_ln179_26_fu_11724_p2;
wire   [11:0] select_ln179_31_fu_11730_p3;
wire   [11:0] zext_ln179_50_fu_11741_p1;
wire   [11:0] add_ln179_5_fu_11744_p2;
wire  signed [12:0] sext_ln179_34_fu_11754_p1;
wire   [12:0] zext_ln179_51_fu_11750_p1;
wire   [12:0] select_ln179_32_fu_11758_p3;
wire   [9:0] tmp_204_fu_11769_p3;
wire   [11:0] zext_ln179_52_fu_11776_p1;
wire   [11:0] tmp_205_fu_11780_p3;
wire   [11:0] select_ln179_34_fu_11787_p3;
wire   [12:0] zext_ln179_53_fu_11794_p1;
wire   [11:0] sub_ln179_28_fu_11806_p2;
wire  signed [12:0] sext_ln179_38_fu_11812_p1;
wire   [12:0] zext_ln179_54_fu_11816_p1;
wire   [12:0] sub_ln179_29_fu_11820_p2;
wire   [12:0] select_ln179_36_fu_11826_p3;
wire   [11:0] select_ln179_37_fu_11837_p3;
wire   [10:0] tmp_206_fu_11851_p3;
wire   [11:0] zext_ln179_58_fu_11848_p1;
wire   [11:0] zext_ln179_59_fu_11858_p1;
wire   [9:0] shl_ln179_13_fu_11868_p3;
wire   [10:0] zext_ln179_60_fu_11875_p1;
wire   [10:0] sub_ln179_31_fu_11879_p2;
wire  signed [11:0] sext_ln179_40_fu_11885_p1;
wire   [11:0] sub_ln179_30_fu_11862_p2;
wire   [11:0] select_ln179_39_fu_11889_p3;
wire   [11:0] shl_ln179_14_fu_11900_p3;
wire   [12:0] zext_ln179_62_fu_11907_p1;
wire   [12:0] zext_ln179_63_fu_11916_p1;
wire   [12:0] sub_ln179_33_fu_11919_p2;
wire   [12:0] sub_ln179_32_fu_11911_p2;
wire   [12:0] select_ln179_40_fu_11925_p3;
wire   [12:0] zext_ln179_65_fu_11936_p1;
wire   [11:0] zext_ln179_66_fu_11946_p1;
wire   [11:0] sub_ln179_36_fu_11949_p2;
wire  signed [12:0] sext_ln179_44_fu_11955_p1;
wire   [12:0] sub_ln179_35_fu_11940_p2;
wire   [12:0] select_ln179_42_fu_11959_p3;
wire   [12:0] sub_ln179_46_fu_11976_p2;
wire   [12:0] sub_ln179_37_fu_11970_p2;
wire   [12:0] select_ln179_43_fu_11981_p3;
wire   [11:0] sub_ln179_39_fu_11998_p2;
wire  signed [12:0] sext_ln179_47_fu_12004_p1;
wire   [12:0] sub_ln179_40_fu_12008_p2;
wire   [12:0] sub_ln179_38_fu_11992_p2;
wire   [12:0] select_ln179_44_fu_12013_p3;
wire   [8:0] shl_ln179_16_fu_12030_p3;
wire   [12:0] zext_ln179_70_fu_12037_p1;
wire   [11:0] zext_ln179_68_fu_12027_p1;
wire   [11:0] sub_ln179_52_fu_12046_p2;
wire  signed [12:0] sext_ln179_50_fu_12051_p1;
wire   [12:0] sub_ln179_41_fu_12041_p2;
wire   [12:0] select_ln179_46_fu_12055_p3;
wire   [11:0] zext_ln179_74_fu_12069_p1;
wire   [11:0] sub_ln179_42_fu_12073_p2;
wire   [8:0] zext_ln179_67_fu_12024_p1;
wire   [8:0] sub_ln179_43_fu_12084_p2;
wire  signed [8:0] select_ln179_49_fu_12090_p3;
wire   [10:0] zext_ln179_73_fu_12066_p1;
wire   [10:0] zext_ln179_75_fu_12101_p1;
wire   [10:0] add_ln179_6_fu_12104_p2;
wire   [12:0] zext_ln179_76_fu_12110_p1;
wire   [12:0] select_ln179_51_fu_12114_p3;
wire   [11:0] sub_ln179_47_fu_12125_p2;
wire   [11:0] select_ln179_52_fu_12130_p3;
wire   [11:0] zext_ln179_83_fu_12155_p1;
wire   [11:0] zext_ln179_82_fu_12151_p1;
wire   [11:0] sub_ln179_48_fu_12158_p2;
wire   [11:0] tmp_208_fu_12168_p3;
wire   [12:0] zext_ln179_84_fu_12175_p1;
wire   [12:0] sub_ln179_61_fu_12179_p2;
wire  signed [12:0] sext_ln179_60_fu_12164_p1;
wire   [12:0] select_ln179_54_fu_12184_p3;
wire   [9:0] shl_ln179_20_fu_12198_p3;
wire   [10:0] zext_ln179_81_fu_12141_p1;
wire   [10:0] zext_ln179_88_fu_12205_p1;
wire   [10:0] add_ln179_7_fu_12209_p2;
wire   [10:0] zext_ln179_87_fu_12195_p1;
wire   [10:0] select_ln179_57_fu_12215_p3;
wire   [10:0] sub_ln179_50_fu_12229_p2;
wire  signed [12:0] sext_ln179_65_fu_12235_p1;
wire   [12:0] select_ln179_60_fu_12239_p3;
wire   [12:0] zext_ln179_92_fu_12250_p1;
wire   [12:0] sub_ln179_51_fu_12253_p2;
wire   [12:0] select_ln179_8_fu_11253_p3;
wire   [12:0] select_ln179_1_fu_11186_p3;
wire   [12:0] add_ln179_11_fu_12266_p2;
wire  signed [15:0] sext_ln179_100_fu_12272_p1;
wire   [11:0] select_ln179_23_fu_11576_p3;
wire  signed [11:0] sext_ln179_16_fu_11413_p1;
wire   [11:0] add_ln179_13_fu_12282_p2;
wire  signed [12:0] sext_ln179_41_fu_11896_p1;
wire  signed [12:0] sext_ln179_33_fu_11737_p1;
wire   [12:0] add_ln179_14_fu_12292_p2;
wire  signed [13:0] sext_ln179_101_fu_12288_p1;
wire  signed [13:0] sext_ln179_102_fu_12298_p1;
wire   [8:0] zext_ln179_157_fu_12308_p1;
wire   [8:0] select_ln179_107_fu_12311_p3;
wire   [8:0] shl_ln179_48_fu_12321_p3;
wire   [9:0] zext_ln179_165_fu_12329_p1;
wire   [9:0] sub_ln179_100_fu_12333_p2;
wire   [9:0] select_ln179_108_fu_12339_p3;
wire   [10:0] shl_ln179_55_fu_12356_p3;
wire   [11:0] zext_ln179_183_fu_12363_p1;
wire   [11:0] zext_ln179_181_fu_12350_p1;
wire   [11:0] sub_ln179_111_fu_12367_p2;
wire   [11:0] shl_ln179_56_fu_12377_p3;
wire   [9:0] shl_ln179_57_fu_12388_p3;
wire   [12:0] zext_ln179_185_fu_12395_p1;
wire   [12:0] zext_ln179_184_fu_12384_p1;
wire   [12:0] sub_ln179_112_fu_12399_p2;
wire  signed [12:0] sext_ln179_136_fu_12373_p1;
wire   [12:0] select_ln179_116_fu_12405_p3;
wire   [8:0] shl_ln179_58_fu_12416_p3;
wire   [8:0] select_ln179_117_fu_12423_p3;
wire   [10:0] zext_ln179_187_fu_12434_p1;
wire   [10:0] zext_ln179_182_fu_12353_p1;
wire   [10:0] sub_ln179_113_fu_12438_p2;
wire   [11:0] zext_ln179_188_fu_12448_p1;
wire   [11:0] add_ln179_26_fu_12452_p2;
wire   [12:0] zext_ln179_189_fu_12458_p1;
wire  signed [12:0] sext_ln179_138_fu_12444_p1;
wire   [12:0] select_ln179_118_fu_12462_p3;
wire   [7:0] mul_ln179_35_fu_12476_p1;
wire  signed [12:0] sext_ln179_150_fu_12481_p1;
wire   [12:0] mul_ln179_35_fu_12476_p2;
wire  signed [15:0] sext_ln179_137_fu_12412_p1;
wire  signed [12:0] sext_ln179_124_fu_12346_p1;
wire  signed [12:0] sext_ln179_149_fu_12473_p1;
wire   [12:0] add_ln179_31_fu_12500_p2;
wire   [15:0] add_ln179_30_fu_12494_p2;
wire  signed [15:0] sext_ln179_160_fu_12506_p1;
wire  signed [14:0] sext_ln179_161_fu_12516_p1;
wire  signed [14:0] sext_ln179_163_fu_12519_p1;
wire   [14:0] add_ln179_36_fu_12522_p2;
wire   [15:0] add_ln179_32_fu_12510_p2;
wire  signed [15:0] sext_ln179_164_fu_12528_p1;
wire  signed [13:0] sext_ln179_32_fu_11705_p1;
wire   [13:0] zext_ln179_11_fu_11200_p1;
wire  signed [13:0] sext_ln179_15_fu_11382_p1;
wire   [13:0] add_ln179_39_fu_12541_p2;
wire   [13:0] add_ln179_40_fu_12547_p2;
wire  signed [14:0] sext_ln179_165_fu_12538_p1;
wire  signed [14:0] sext_ln179_166_fu_12553_p1;
wire  signed [13:0] sext_ln179_159_fu_12491_p1;
wire  signed [13:0] sext_ln179_51_fu_12062_p1;
wire   [13:0] add_ln179_43_fu_12566_p2;
wire  signed [14:0] sext_ln179_61_fu_12191_p1;
wire  signed [14:0] sext_ln179_168_fu_12572_p1;
wire   [14:0] zext_ln179_221_fu_12563_p1;
wire   [14:0] add_ln179_44_fu_12576_p2;
wire   [12:0] select_ln179_124_fu_12484_p3;
wire   [12:0] zext_ln179_186_fu_12430_p1;
wire  signed [15:0] sext_ln179_139_fu_12469_p1;
wire   [15:0] add_ln179_52_fu_12608_p2;
wire  signed [15:0] sext_ln179_174_fu_12614_p1;
wire   [15:0] add_ln179_54_fu_12617_p2;
wire  signed [15:0] sext_ln179_177_fu_12623_p1;
wire  signed [13:0] sext_ln179_35_fu_11765_p1;
wire  signed [13:0] sext_ln179_8_fu_11284_p1;
wire   [13:0] add_ln179_61_fu_12635_p2;
wire  signed [14:0] sext_ln179_18_fu_11444_p1;
wire  signed [14:0] sext_ln179_179_fu_12641_p1;
wire  signed [14:0] sext_ln179_178_fu_12632_p1;
wire   [14:0] add_ln179_62_fu_12645_p2;
wire  signed [13:0] sext_ln179_42_fu_11932_p1;
wire  signed [13:0] sext_ln179_27_fu_11611_p1;
wire   [12:0] sub_ln179_27_fu_11798_p2;
wire  signed [12:0] sext_ln179_10_fu_11305_p1;
wire   [12:0] add_ln179_79_fu_12663_p2;
wire  signed [13:0] sext_ln179_19_fu_11448_p1;
wire  signed [13:0] sext_ln179_190_fu_12669_p1;
wire   [12:0] zext_ln179_89_fu_12222_p1;
wire  signed [12:0] grp_fu_14187_p3;
wire   [11:0] shl_ln179_71_fu_12684_p3;
wire   [12:0] zext_ln179_223_fu_12691_p1;
wire   [12:0] zext_ln179_224_fu_12695_p1;
wire   [12:0] sub_ln179_135_fu_12705_p2;
wire   [12:0] sub_ln179_130_fu_12699_p2;
wire  signed [13:0] sext_ln179_36_fu_11803_p1;
wire  signed [13:0] sext_ln179_45_fu_11966_p1;
wire   [12:0] select_ln179_136_fu_12723_p3;
wire  signed [13:0] sext_ln179_46_fu_11988_p1;
wire  signed [13:0] sext_ln179_30_fu_11651_p1;
wire   [13:0] add_ln179_118_fu_12734_p2;
wire  signed [13:0] sext_ln179_207_fu_12730_p1;
wire  signed [13:0] sext_ln179_57_fu_12121_p1;
wire   [13:0] zext_ln179_91_fu_12226_p1;
wire   [13:0] add_ln179_119_fu_12744_p2;
wire   [13:0] add_ln179_120_fu_12750_p2;
wire  signed [14:0] sext_ln179_216_fu_12740_p1;
wire  signed [14:0] sext_ln179_217_fu_12756_p1;
wire   [11:0] shl_ln179_72_fu_12766_p3;
wire   [9:0] shl_ln179_73_fu_12777_p3;
wire   [12:0] zext_ln179_225_fu_12773_p1;
wire   [12:0] zext_ln179_226_fu_12784_p1;
wire   [12:0] sub_ln179_131_fu_12788_p2;
wire  signed [14:0] sext_ln179_221_fu_12801_p1;
wire  signed [14:0] sext_ln179_222_fu_12804_p1;
wire   [14:0] add_ln179_130_fu_12807_p2;
wire  signed [15:0] sext_ln179_220_fu_12798_p1;
wire  signed [15:0] sext_ln179_223_fu_12813_p1;
wire  signed [12:0] sext_ln179_24_fu_11515_p1;
wire  signed [12:0] sext_ln179_31_fu_11672_p1;
wire  signed [13:0] sext_ln179_39_fu_11833_p1;
wire  signed [13:0] sext_ln179_48_fu_12020_p1;
wire   [13:0] add_ln179_135_fu_12829_p2;
wire  signed [13:0] sext_ln179_219_fu_12794_p1;
wire  signed [13:0] sext_ln179_58_fu_12137_p1;
wire  signed [13:0] sext_ln179_66_fu_12246_p1;
wire   [13:0] add_ln179_136_fu_12839_p2;
wire   [13:0] add_ln179_137_fu_12845_p2;
wire  signed [14:0] sext_ln179_225_fu_12835_p1;
wire  signed [14:0] sext_ln179_226_fu_12851_p1;
wire   [13:0] zext_ln179_55_fu_11844_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln179_148_fu_12864_p2;
wire  signed [14:0] sext_ln179_232_fu_12861_p1;
wire  signed [14:0] sext_ln179_233_fu_12869_p1;
wire   [12:0] zext_ln179_164_fu_12317_p1;
wire   [12:0] select_ln179_61_fu_12259_p3;
wire   [12:0] add_ln179_151_fu_12879_p2;
wire  signed [13:0] sext_ln179_235_fu_12885_p1;
wire  signed [13:0] sext_ln179_236_fu_12889_p1;
wire   [7:0] mul_ln179_4_fu_12901_p1;
wire   [9:0] shl_ln179_s_fu_12907_p3;
wire   [12:0] zext_ln179_16_fu_12914_p1;
wire   [12:0] mul_ln179_4_fu_12901_p2;
wire   [12:0] select_ln179_11_fu_12918_p3;
wire   [12:0] select_ln179_26_fu_12935_p3;
wire  signed [15:0] sext_ln179_103_fu_12944_p1;
wire   [15:0] add_ln179_16_fu_12947_p2;
wire  signed [15:0] sext_ln179_108_fu_12952_p1;
wire   [8:0] zext_ln179_150_fu_12961_p1;
wire   [8:0] shl_ln179_41_fu_12964_p3;
wire   [8:0] select_ln179_101_fu_12971_p3;
wire   [15:0] add_ln179_23_fu_12955_p2;
wire   [15:0] zext_ln179_151_fu_12978_p1;
wire  signed [15:0] sext_ln179_167_fu_12988_p1;
wire  signed [15:0] sext_ln179_169_fu_12991_p1;
wire   [15:0] add_ln179_46_fu_12994_p2;
wire  signed [15:0] sext_ln179_170_fu_13005_p1;
wire   [15:0] sub_ln179_92_fu_12982_p2;
wire  signed [13:0] sext_ln179_29_fu_12940_p1;
wire  signed [13:0] sext_ln179_11_fu_12925_p1;
wire   [15:0] add_ln179_47_fu_13000_p2;
wire   [0:0] icmp_ln189_fu_13024_p2;
wire   [15:0] select_ln189_fu_13030_p3;
wire   [7:0] mul_ln179_5_fu_13058_p1;
wire   [12:0] mul_ln179_5_fu_13058_p2;
wire   [12:0] select_ln179_12_fu_13063_p3;
wire   [10:0] shl_ln179_49_fu_13093_p3;
wire   [11:0] zext_ln179_167_fu_13089_p1;
wire   [11:0] zext_ln179_168_fu_13101_p1;
wire   [11:0] add_ln179_25_fu_13105_p2;
wire   [11:0] tmp_210_fu_13115_p3;
wire   [12:0] zext_ln179_166_fu_13085_p1;
wire   [12:0] zext_ln179_170_fu_13123_p1;
wire   [12:0] sub_ln179_133_fu_13127_p2;
wire   [12:0] zext_ln179_169_fu_13111_p1;
wire   [12:0] select_ln179_109_fu_13133_p3;
wire  signed [15:0] sext_ln179_125_fu_13140_p1;
wire  signed [15:0] sext_ln179_171_fu_13144_p1;
wire   [15:0] add_ln179_50_fu_13147_p2;
wire  signed [14:0] sext_ln179_20_fu_13076_p1;
wire  signed [14:0] sext_ln179_202_fu_13161_p1;
wire  signed [14:0] sext_ln179_201_fu_13158_p1;
wire   [14:0] add_ln179_98_fu_13164_p2;
wire  signed [13:0] sext_ln179_37_fu_13082_p1;
wire  signed [13:0] sext_ln179_12_fu_13069_p1;
wire  signed [13:0] sext_ln179_22_fu_13079_p1;
wire   [13:0] add_ln179_115_fu_13176_p2;
wire  signed [15:0] sext_ln179_13_fu_13073_p1;
wire   [15:0] add_ln179_132_fu_13188_p2;
wire  signed [15:0] sext_ln179_224_fu_13193_p1;
wire   [15:0] add_ln179_134_fu_13196_p2;
wire  signed [15:0] sext_ln179_227_fu_13202_p1;
wire   [15:0] add_ln179_139_fu_13205_p2;
wire   [9:0] zext_ln179_40_fu_13245_p1;
wire   [9:0] sub_ln179_22_fu_13248_p2;
wire   [9:0] zext_ln179_34_fu_13242_p1;
wire   [9:0] select_ln179_25_fu_13254_p3;
wire   [9:0] zext_ln179_64_fu_13265_p1;
wire   [9:0] sub_ln179_34_fu_13268_p2;
wire   [7:0] mul_ln179_12_fu_13278_p1;
wire   [12:0] mul_ln179_12_fu_13278_p2;
wire  signed [12:0] sext_ln179_43_fu_13274_p1;
wire   [12:0] select_ln179_41_fu_13283_p3;
wire  signed [12:0] sext_ln179_28_fu_13261_p1;
wire   [12:0] add_ln179_82_fu_13290_p2;
wire  signed [13:0] sext_ln179_192_fu_13296_p1;
wire  signed [13:0] sext_ln179_193_fu_13300_p1;
wire  signed [14:0] sext_ln179_213_fu_13309_p1;
wire  signed [14:0] sext_ln179_214_fu_13312_p1;
wire   [14:0] add_ln179_117_fu_13315_p2;
wire  signed [15:0] sext_ln179_215_fu_13321_p1;
wire  signed [15:0] sext_ln179_218_fu_13325_p1;
wire   [15:0] add_ln179_122_fu_13328_p2;
wire   [0:0] icmp_ln189_6_fu_13343_p2;
wire   [15:0] select_ln189_6_fu_13348_p3;
wire   [7:0] mul_ln179_16_fu_13378_p1;
wire   [12:0] zext_ln179_90_fu_13383_p1;
wire   [12:0] mul_ln179_16_fu_13378_p2;
wire   [12:0] select_ln179_58_fu_13386_p3;
wire  signed [15:0] sext_ln179_188_fu_13397_p1;
wire  signed [14:0] sext_ln179_189_fu_13405_p1;
wire  signed [14:0] sext_ln179_191_fu_13408_p1;
wire   [14:0] add_ln179_81_fu_13411_p2;
wire  signed [14:0] sext_ln179_194_fu_13417_p1;
wire   [14:0] add_ln179_86_fu_13420_p2;
wire   [15:0] add_ln179_77_fu_13400_p2;
wire  signed [15:0] sext_ln179_195_fu_13426_p1;
wire   [13:0] zext_ln179_5_fu_13375_p1;
wire  signed [13:0] sext_ln179_196_fu_13436_p1;
wire  signed [13:0] sext_ln179_64_fu_13393_p1;
wire   [13:0] add_ln179_101_fu_13439_p2;
wire   [7:0] mul_ln179_38_fu_13470_p1;
wire   [9:0] zext_ln179_222_fu_13475_p1;
wire   [9:0] sub_ln179_129_fu_13478_p2;
wire  signed [12:0] sext_ln179_172_fu_13484_p1;
wire   [12:0] mul_ln179_38_fu_13470_p2;
wire   [12:0] select_ln179_133_fu_13488_p3;
wire  signed [13:0] sext_ln179_173_fu_13495_p1;
wire  signed [13:0] sext_ln179_53_fu_13464_p1;
wire  signed [13:0] sext_ln179_63_fu_13467_p1;
wire   [13:0] add_ln179_65_fu_13499_p2;
wire  signed [14:0] sext_ln179_204_fu_13514_p1;
wire  signed [14:0] sext_ln179_205_fu_13517_p1;
wire   [14:0] add_ln179_103_fu_13520_p2;
wire  signed [15:0] sext_ln179_203_fu_13511_p1;
wire  signed [15:0] sext_ln179_206_fu_13526_p1;
wire   [15:0] add_ln179_104_fu_13530_p2;
wire   [0:0] icmp_ln189_3_fu_13545_p2;
wire   [15:0] select_ln189_3_fu_13550_p3;
wire  signed [14:0] sext_ln179_181_fu_13586_p1;
wire  signed [14:0] sext_ln179_182_fu_13589_p1;
wire   [14:0] add_ln179_67_fu_13592_p2;
wire  signed [15:0] sext_ln179_180_fu_13583_p1;
wire  signed [15:0] sext_ln179_183_fu_13598_p1;
wire   [15:0] add_ln179_68_fu_13602_p2;
wire   [7:0] mul_ln179_40_fu_13616_p1;
wire   [10:0] shl_ln179_74_fu_13622_p3;
wire   [11:0] zext_ln179_228_fu_13629_p1;
wire   [11:0] sub_ln179_132_fu_13633_p2;
wire  signed [12:0] sext_ln179_228_fu_13639_p1;
wire   [12:0] mul_ln179_40_fu_13616_p2;
wire   [12:0] select_ln179_137_fu_13643_p3;
wire  signed [13:0] sext_ln179_229_fu_13650_p1;
wire  signed [13:0] sext_ln179_14_fu_13577_p1;
wire   [13:0] zext_ln179_45_fu_13580_p1;
wire   [13:0] add_ln179_156_fu_13654_p2;
wire  signed [15:0] sext_ln179_234_fu_13679_p1;
wire  signed [14:0] sext_ln179_238_fu_13690_p1;
wire  signed [14:0] sext_ln179_239_fu_13693_p1;
wire  signed [14:0] sext_ln179_237_fu_13687_p1;
wire   [14:0] add_ln179_158_fu_13696_p2;
wire   [14:0] add_ln179_159_fu_13702_p2;
wire   [15:0] add_ln179_150_fu_13682_p2;
wire  signed [15:0] sext_ln179_240_fu_13708_p1;
wire   [7:0] add_ln214_fu_13731_p2;
wire   [0:0] icmp_ln215_fu_13736_p2;
wire   [0:0] icmp_ln189_1_fu_13770_p2;
wire   [0:0] icmp_ln189_2_fu_13782_p2;
wire   [0:0] icmp_ln189_4_fu_13794_p2;
wire   [0:0] icmp_ln189_5_fu_13806_p2;
wire   [0:0] icmp_ln189_7_fu_13818_p2;
wire   [15:0] select_ln189_1_fu_13775_p3;
wire   [15:0] select_ln189_2_fu_13787_p3;
wire   [15:0] select_ln189_4_fu_13799_p3;
wire   [15:0] select_ln189_5_fu_13811_p3;
wire   [15:0] select_ln189_7_fu_13823_p3;
wire  signed [4:0] grp_fu_13954_p0;
wire   [7:0] grp_fu_13954_p1;
wire  signed [4:0] grp_fu_13963_p0;
wire   [7:0] grp_fu_13963_p1;
wire   [12:0] grp_fu_13963_p2;
wire   [4:0] grp_fu_13972_p0;
wire   [7:0] grp_fu_13972_p1;
wire   [12:0] grp_fu_13972_p2;
wire   [4:0] grp_fu_13980_p0;
wire   [7:0] grp_fu_13980_p1;
wire   [4:0] grp_fu_13988_p0;
wire   [7:0] grp_fu_13988_p1;
wire   [10:0] grp_fu_13988_p2;
wire  signed [4:0] grp_fu_13997_p0;
wire   [7:0] grp_fu_13997_p1;
wire   [4:0] grp_fu_14006_p0;
wire   [7:0] grp_fu_14006_p1;
wire   [4:0] grp_fu_14013_p0;
wire   [7:0] grp_fu_14013_p1;
wire  signed [4:0] grp_fu_14020_p0;
wire   [7:0] grp_fu_14020_p1;
wire   [4:0] grp_fu_14028_p0;
wire   [7:0] grp_fu_14028_p1;
wire   [7:0] mul_ln179_2_fu_14036_p0;
wire  signed [4:0] mul_ln179_2_fu_14036_p1;
wire   [7:0] mul_ln179_6_fu_14042_p0;
wire  signed [4:0] mul_ln179_6_fu_14042_p1;
wire   [7:0] mul_ln179_14_fu_14048_p0;
wire  signed [4:0] mul_ln179_14_fu_14048_p1;
wire   [7:0] mul_ln179_10_fu_14054_p0;
wire  signed [4:0] mul_ln179_10_fu_14054_p1;
wire   [7:0] mul_ln179_11_fu_14060_p0;
wire  signed [4:0] mul_ln179_11_fu_14060_p1;
wire   [7:0] mul_ln179_26_fu_14066_p0;
wire  signed [4:0] mul_ln179_26_fu_14066_p1;
wire   [7:0] mul_ln179_3_fu_14072_p0;
wire  signed [4:0] mul_ln179_3_fu_14072_p1;
wire   [7:0] mul_ln179_31_fu_14078_p0;
wire  signed [4:0] mul_ln179_31_fu_14078_p1;
wire   [7:0] mul_ln179_33_fu_14084_p0;
wire  signed [4:0] mul_ln179_33_fu_14084_p1;
wire   [7:0] mul_ln179_15_fu_14090_p0;
wire  signed [4:0] mul_ln179_15_fu_14090_p1;
wire   [7:0] mul_ln179_17_fu_14096_p0;
wire  signed [4:0] mul_ln179_17_fu_14096_p1;
wire   [7:0] mul_ln179_20_fu_14102_p0;
wire  signed [4:0] mul_ln179_20_fu_14102_p1;
wire   [7:0] mul_ln179_21_fu_14108_p0;
wire  signed [4:0] mul_ln179_21_fu_14108_p1;
wire   [7:0] mul_ln179_28_fu_14113_p0;
wire  signed [4:0] mul_ln179_28_fu_14113_p1;
wire   [7:0] mul_ln179_29_fu_14119_p0;
wire  signed [4:0] mul_ln179_29_fu_14119_p1;
wire  signed [4:0] grp_fu_14125_p0;
wire   [7:0] grp_fu_14125_p1;
wire   [7:0] mul_ln179_24_fu_14133_p0;
wire  signed [4:0] mul_ln179_24_fu_14133_p1;
wire   [7:0] mul_ln179_36_fu_14139_p0;
wire  signed [4:0] mul_ln179_36_fu_14139_p1;
wire   [7:0] mul_ln179_13_fu_14145_p0;
wire  signed [4:0] mul_ln179_13_fu_14145_p1;
wire   [7:0] mul_ln179_22_fu_14151_p0;
wire  signed [4:0] mul_ln179_22_fu_14151_p1;
wire   [7:0] mul_ln179_34_fu_14156_p0;
wire  signed [4:0] mul_ln179_34_fu_14156_p1;
wire   [7:0] grp_fu_14161_p0;
wire  signed [4:0] grp_fu_14161_p1;
wire   [8:0] grp_fu_14161_p2;
wire   [7:0] grp_fu_14169_p0;
wire  signed [4:0] grp_fu_14169_p1;
wire   [7:0] grp_fu_14175_p0;
wire  signed [4:0] grp_fu_14175_p1;
wire   [7:0] mul_ln179_37_fu_14182_p0;
wire  signed [4:0] mul_ln179_37_fu_14182_p1;
wire   [7:0] grp_fu_14187_p0;
wire  signed [4:0] grp_fu_14187_p1;
reg   [26:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_reset_start_pp0;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
wire    ap_enable_pp0;
wire   [12:0] grp_fu_13954_p10;
wire   [12:0] grp_fu_13963_p10;
wire   [12:0] grp_fu_13972_p10;
wire   [12:0] grp_fu_13988_p10;
wire   [12:0] grp_fu_13988_p20;
wire   [12:0] grp_fu_14020_p10;
wire   [12:0] grp_fu_14028_p10;
wire   [12:0] grp_fu_14125_p10;
wire   [11:0] grp_fu_14161_p00;
wire  signed [11:0] grp_fu_14161_p10;
wire   [11:0] grp_fu_14161_p20;
wire   [12:0] grp_fu_14175_p00;
wire  signed [12:0] grp_fu_14175_p10;
wire  signed [12:0] mul_ln179_10_fu_14054_p10;
wire  signed [12:0] mul_ln179_11_fu_14060_p10;
wire   [12:0] mul_ln179_13_fu_14145_p00;
wire  signed [12:0] mul_ln179_13_fu_14145_p10;
wire   [12:0] mul_ln179_14_fu_14048_p00;
wire  signed [12:0] mul_ln179_14_fu_14048_p10;
wire   [12:0] mul_ln179_15_fu_14090_p00;
wire  signed [12:0] mul_ln179_15_fu_14090_p10;
wire   [11:0] mul_ln179_17_fu_14096_p00;
wire  signed [11:0] mul_ln179_17_fu_14096_p10;
wire   [11:0] mul_ln179_18_fu_8419_p10;
wire   [12:0] mul_ln179_20_fu_14102_p00;
wire  signed [12:0] mul_ln179_20_fu_14102_p10;
wire  signed [12:0] mul_ln179_21_fu_14108_p10;
wire  signed [12:0] mul_ln179_22_fu_14151_p10;
wire   [12:0] mul_ln179_24_fu_14133_p00;
wire  signed [12:0] mul_ln179_24_fu_14133_p10;
wire   [11:0] mul_ln179_26_fu_14066_p00;
wire  signed [11:0] mul_ln179_26_fu_14066_p10;
wire   [11:0] mul_ln179_28_fu_14113_p00;
wire  signed [11:0] mul_ln179_28_fu_14113_p10;
wire   [12:0] mul_ln179_29_fu_14119_p00;
wire  signed [12:0] mul_ln179_29_fu_14119_p10;
wire  signed [12:0] mul_ln179_2_fu_14036_p10;
wire   [12:0] mul_ln179_31_fu_14078_p00;
wire  signed [12:0] mul_ln179_31_fu_14078_p10;
wire   [12:0] mul_ln179_33_fu_14084_p00;
wire  signed [12:0] mul_ln179_33_fu_14084_p10;
wire   [12:0] mul_ln179_34_fu_14156_p00;
wire   [12:0] mul_ln179_36_fu_14139_p00;
wire  signed [12:0] mul_ln179_36_fu_14139_p10;
wire  signed [12:0] mul_ln179_37_fu_14182_p10;
wire   [11:0] mul_ln179_3_fu_14072_p00;
wire  signed [11:0] mul_ln179_3_fu_14072_p10;
wire   [12:0] mul_ln179_40_fu_13616_p10;
wire   [12:0] mul_ln179_4_fu_12901_p10;
wire   [12:0] mul_ln179_6_fu_14042_p00;
wire  signed [12:0] mul_ln179_6_fu_14042_p10;
reg    ap_condition_9111;
reg    ap_condition_10574;
reg    ap_condition_10577;
reg    ap_condition_73;
reg    ap_condition_10585;
reg    ap_condition_2211;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 16'd0;
#0 l1_maxes_1 = 16'd0;
#0 l1_maxes_2 = 16'd0;
#0 l1_maxes_3 = 16'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_kernel_sums_0 = 16'd0;
#0 l2_kernel_sums_1 = 16'd0;
#0 l2_kernel_sums_2 = 16'd0;
#0 l2_kernel_sums_3 = 16'd0;
#0 l2_kernel_sums_4 = 16'd0;
#0 l2_kernel_sums_5 = 16'd0;
#0 l2_kernel_sums_6 = 16'd0;
#0 l2_kernel_sums_7 = 16'd0;
#0 l2_maxes_0 = 16'd0;
#0 l2_maxes_1 = 16'd0;
#0 l2_maxes_2 = 16'd0;
#0 l2_maxes_3 = 16'd0;
#0 l2_maxes_4 = 16'd0;
#0 l2_maxes_5 = 16'd0;
#0 l2_maxes_6 = 16'd0;
#0 l2_maxes_7 = 16'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(grp_fu_3471_p7),
    .dout(grp_fu_3471_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(grp_fu_3488_p7),
    .dout(grp_fu_3488_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(l2_stripes_2_0_q0),
    .din1(l2_stripes_2_1_q0),
    .din2(l2_stripes_2_2_q0),
    .din3(l2_stripes_2_3_q0),
    .din4(l2_stripes_2_4_q0),
    .din5(l2_stripes_2_5_q0),
    .din6(grp_fu_3505_p7),
    .dout(grp_fu_3505_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(grp_fu_3522_p7),
    .dout(grp_fu_3522_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(l2_stripes_2_0_q0),
    .din1(l2_stripes_2_1_q0),
    .din2(l2_stripes_2_2_q0),
    .din3(l2_stripes_2_3_q0),
    .din4(l2_stripes_2_4_q0),
    .din5(l2_stripes_2_5_q0),
    .din6(grp_fu_3546_p7),
    .dout(grp_fu_3546_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(grp_fu_3563_p7),
    .dout(grp_fu_3563_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(l2_stripes_2_0_load_reg_16149),
    .din1(l2_stripes_2_1_load_reg_16154),
    .din2(l2_stripes_2_2_load_reg_16159),
    .din3(l2_stripes_2_3_load_reg_16164),
    .din4(l2_stripes_2_4_load_reg_16169),
    .din5(l2_stripes_2_5_load_reg_16174),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3580_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l2_stripes_0_0_load_reg_16179),
    .din1(l2_stripes_0_1_load_reg_16184),
    .din2(l2_stripes_0_2_load_reg_16189),
    .din3(l2_stripes_0_3_load_reg_16194),
    .din4(l2_stripes_0_4_load_reg_16199),
    .din5(l2_stripes_0_5_load_reg_16204),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3591_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l2_stripes_2_0_load_1_reg_16279),
    .din1(l2_stripes_2_1_load_1_reg_16286),
    .din2(l2_stripes_2_2_load_1_reg_16293),
    .din3(l2_stripes_2_3_load_1_reg_16300),
    .din4(l2_stripes_2_4_load_1_reg_16307),
    .din5(l2_stripes_2_5_load_1_reg_16314),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3602_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(l2_stripes_0_0_load_1_reg_16321),
    .din1(l2_stripes_0_1_load_1_reg_16327),
    .din2(l2_stripes_0_2_load_1_reg_16333),
    .din3(l2_stripes_0_3_load_1_reg_16339),
    .din4(l2_stripes_0_4_load_1_reg_16345),
    .din5(l2_stripes_0_5_load_1_reg_16351),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3613_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(l2_stripes_3_0_load_2_reg_16990),
    .din1(l2_stripes_3_1_load_2_reg_16997),
    .din2(l2_stripes_3_2_load_2_reg_17004),
    .din3(l2_stripes_3_3_load_2_reg_17011),
    .din4(l2_stripes_3_4_load_2_reg_17018),
    .din5(l2_stripes_3_5_load_2_reg_17025),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3631_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l2_stripes_1_0_load_2_reg_17032),
    .din1(l2_stripes_1_1_load_2_reg_17040),
    .din2(l2_stripes_1_2_load_2_reg_17048),
    .din3(l2_stripes_1_3_load_2_reg_17056),
    .din4(l2_stripes_1_4_load_2_reg_17064),
    .din5(l2_stripes_1_5_load_2_reg_17072),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3642_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(l2_stripes_1_0_load_1_reg_16723),
    .din1(l2_stripes_1_1_load_1_reg_16730),
    .din2(l2_stripes_1_2_load_1_reg_16737),
    .din3(l2_stripes_1_3_load_1_reg_16744),
    .din4(l2_stripes_1_4_load_1_reg_16751),
    .din5(l2_stripes_1_5_load_1_reg_16758),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3660_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(l2_stripes_3_0_load_1_reg_16681),
    .din1(l2_stripes_3_1_load_1_reg_16688),
    .din2(l2_stripes_3_2_load_1_reg_16695),
    .din3(l2_stripes_3_3_load_1_reg_16702),
    .din4(l2_stripes_3_4_load_1_reg_16709),
    .din5(l2_stripes_3_5_load_1_reg_16716),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3671_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l2_stripes_3_0_load_reg_16568),
    .din1(l2_stripes_3_1_load_reg_16576),
    .din2(l2_stripes_3_2_load_reg_16584),
    .din3(l2_stripes_3_3_load_reg_16592),
    .din4(l2_stripes_3_4_load_reg_16600),
    .din5(l2_stripes_3_5_load_reg_16608),
    .din6(select_ln169_2_reg_16529),
    .dout(grp_fu_3682_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_2_0_load_reg_14847),
    .din1(l1_stripes_2_1_load_reg_14854),
    .din2(l1_stripes_2_2_load_reg_14861),
    .din3(l1_stripes_2_3_load_reg_14868),
    .din4(l1_stripes_2_4_load_reg_14875),
    .din5(l1_stripes_2_5_load_reg_14882),
    .din6(select_ln79_reg_14755),
    .dout(tmp_10_fu_4821_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(l1_stripes_0_0_load_1_reg_14889),
    .din1(l1_stripes_0_1_load_1_reg_14896),
    .din2(l1_stripes_0_2_load_1_reg_14903),
    .din3(l1_stripes_0_3_load_1_reg_14910),
    .din4(l1_stripes_0_4_load_1_reg_14917),
    .din5(l1_stripes_0_5_load_1_reg_14924),
    .din6(select_ln79_reg_14755),
    .dout(tmp_15_fu_4920_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_1_0_load_1_reg_14931),
    .din1(l1_stripes_1_1_load_1_reg_14938),
    .din2(l1_stripes_1_2_load_1_reg_14945),
    .din3(l1_stripes_1_3_load_1_reg_14952),
    .din4(l1_stripes_1_4_load_1_reg_14959),
    .din5(l1_stripes_1_5_load_1_reg_14966),
    .din6(select_ln79_reg_14755),
    .dout(tmp_20_fu_5043_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln79_reg_14755),
    .dout(tmp_25_fu_5090_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(l1_stripes_2_0_load_2_reg_15063),
    .din1(l1_stripes_2_1_load_2_reg_15070),
    .din2(l1_stripes_2_2_load_2_reg_15077),
    .din3(l1_stripes_2_3_load_2_reg_15084),
    .din4(l1_stripes_2_4_load_2_reg_15091),
    .din5(l1_stripes_2_5_load_2_reg_15098),
    .din6(select_ln79_reg_14755),
    .dout(tmp_40_fu_5187_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(l1_stripes_0_0_load_reg_14766),
    .din1(l1_stripes_0_1_load_reg_14772),
    .din2(l1_stripes_0_2_load_reg_14778),
    .din3(l1_stripes_0_3_load_reg_14784),
    .din4(l1_stripes_0_4_load_reg_14790),
    .din5(l1_stripes_0_5_load_reg_14796),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_45_fu_5234_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_1_0_load_reg_14802),
    .din1(l1_stripes_1_1_load_reg_14808),
    .din2(l1_stripes_1_2_load_reg_14814),
    .din3(l1_stripes_1_3_load_reg_14820),
    .din4(l1_stripes_1_4_load_reg_14826),
    .din5(l1_stripes_1_5_load_reg_14832),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_50_fu_5604_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_2_0_load_reg_14847),
    .din1(l1_stripes_2_1_load_reg_14854),
    .din2(l1_stripes_2_2_load_reg_14861),
    .din3(l1_stripes_2_3_load_reg_14868),
    .din4(l1_stripes_2_4_load_reg_14875),
    .din5(l1_stripes_2_5_load_reg_14882),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_55_fu_5637_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U24(
    .din0(l1_stripes_0_0_load_1_reg_14889),
    .din1(l1_stripes_0_1_load_1_reg_14896),
    .din2(l1_stripes_0_2_load_1_reg_14903),
    .din3(l1_stripes_0_3_load_1_reg_14910),
    .din4(l1_stripes_0_4_load_1_reg_14917),
    .din5(l1_stripes_0_5_load_1_reg_14924),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_60_fu_5648_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U25(
    .din0(l1_stripes_1_0_load_1_reg_14931),
    .din1(l1_stripes_1_1_load_1_reg_14938),
    .din2(l1_stripes_1_2_load_1_reg_14945),
    .din3(l1_stripes_1_3_load_1_reg_14952),
    .din4(l1_stripes_1_4_load_1_reg_14959),
    .din5(l1_stripes_1_5_load_1_reg_14966),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_65_fu_5659_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U26(
    .din0(l1_stripes_2_0_load_1_reg_15162),
    .din1(l1_stripes_2_1_load_1_reg_15168),
    .din2(l1_stripes_2_2_load_1_reg_15174),
    .din3(l1_stripes_2_3_load_1_reg_15180),
    .din4(l1_stripes_2_4_load_1_reg_15186),
    .din5(l1_stripes_2_5_load_1_reg_15192),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_70_fu_5670_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U27(
    .din0(l1_stripes_0_0_load_2_reg_15219),
    .din1(l1_stripes_0_1_load_2_reg_15225),
    .din2(l1_stripes_0_2_load_2_reg_15231),
    .din3(l1_stripes_0_3_load_2_reg_15237),
    .din4(l1_stripes_0_4_load_2_reg_15243),
    .din5(l1_stripes_0_5_load_2_reg_15249),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_75_fu_5681_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U28(
    .din0(l1_stripes_1_0_load_2_reg_15260),
    .din1(l1_stripes_1_1_load_2_reg_15266),
    .din2(l1_stripes_1_2_load_2_reg_15272),
    .din3(l1_stripes_1_3_load_2_reg_15278),
    .din4(l1_stripes_1_4_load_2_reg_15284),
    .din5(l1_stripes_1_5_load_2_reg_15290),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_80_fu_5692_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U29(
    .din0(l1_stripes_2_0_load_2_reg_15063),
    .din1(l1_stripes_2_1_load_2_reg_15070),
    .din2(l1_stripes_2_2_load_2_reg_15077),
    .din3(l1_stripes_2_3_load_2_reg_15084),
    .din4(l1_stripes_2_4_load_2_reg_15091),
    .din5(l1_stripes_2_5_load_2_reg_15098),
    .din6(select_ln79_1_reg_15105),
    .dout(tmp_85_fu_5703_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U30(
    .din0(l1_stripes_0_0_load_reg_14766),
    .din1(l1_stripes_0_1_load_reg_14772),
    .din2(l1_stripes_0_2_load_reg_14778),
    .din3(l1_stripes_0_3_load_reg_14784),
    .din4(l1_stripes_0_4_load_reg_14790),
    .din5(l1_stripes_0_5_load_reg_14796),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_90_fu_5736_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U31(
    .din0(l1_stripes_1_0_load_reg_14802),
    .din1(l1_stripes_1_1_load_reg_14808),
    .din2(l1_stripes_1_2_load_reg_14814),
    .din3(l1_stripes_1_3_load_reg_14820),
    .din4(l1_stripes_1_4_load_reg_14826),
    .din5(l1_stripes_1_5_load_reg_14832),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_95_fu_5769_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U32(
    .din0(l1_stripes_2_0_load_1_reg_15162),
    .din1(l1_stripes_2_1_load_1_reg_15168),
    .din2(l1_stripes_2_2_load_1_reg_15174),
    .din3(l1_stripes_2_3_load_1_reg_15180),
    .din4(l1_stripes_2_4_load_1_reg_15186),
    .din5(l1_stripes_2_5_load_1_reg_15192),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_115_fu_6413_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U33(
    .din0(l1_stripes_2_0_load_reg_14847),
    .din1(l1_stripes_2_1_load_reg_14854),
    .din2(l1_stripes_2_2_load_reg_14861),
    .din3(l1_stripes_2_3_load_reg_14868),
    .din4(l1_stripes_2_4_load_reg_14875),
    .din5(l1_stripes_2_5_load_reg_14882),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_100_fu_6620_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U34(
    .din0(l1_stripes_0_0_load_1_reg_14889),
    .din1(l1_stripes_0_1_load_1_reg_14896),
    .din2(l1_stripes_0_2_load_1_reg_14903),
    .din3(l1_stripes_0_3_load_1_reg_14910),
    .din4(l1_stripes_0_4_load_1_reg_14917),
    .din5(l1_stripes_0_5_load_1_reg_14924),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_105_fu_6667_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U35(
    .din0(l1_stripes_1_0_load_1_reg_14931),
    .din1(l1_stripes_1_1_load_1_reg_14938),
    .din2(l1_stripes_1_2_load_1_reg_14945),
    .din3(l1_stripes_1_3_load_1_reg_14952),
    .din4(l1_stripes_1_4_load_1_reg_14959),
    .din5(l1_stripes_1_5_load_1_reg_14966),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_110_fu_6716_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U36(
    .din0(l1_stripes_0_0_load_2_reg_15219),
    .din1(l1_stripes_0_1_load_2_reg_15225),
    .din2(l1_stripes_0_2_load_2_reg_15231),
    .din3(l1_stripes_0_3_load_2_reg_15237),
    .din4(l1_stripes_0_4_load_2_reg_15243),
    .din5(l1_stripes_0_5_load_2_reg_15249),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_120_fu_6833_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U37(
    .din0(l1_stripes_1_0_load_2_reg_15260),
    .din1(l1_stripes_1_1_load_2_reg_15266),
    .din2(l1_stripes_1_2_load_2_reg_15272),
    .din3(l1_stripes_1_3_load_2_reg_15278),
    .din4(l1_stripes_1_4_load_2_reg_15284),
    .din5(l1_stripes_1_5_load_2_reg_15290),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_125_fu_6892_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U38(
    .din0(l1_stripes_2_0_load_2_reg_15063),
    .din1(l1_stripes_2_1_load_2_reg_15070),
    .din2(l1_stripes_2_2_load_2_reg_15077),
    .din3(l1_stripes_2_3_load_2_reg_15084),
    .din4(l1_stripes_2_4_load_2_reg_15091),
    .din5(l1_stripes_2_5_load_2_reg_15098),
    .din6(select_ln79_2_reg_15118),
    .dout(tmp_130_fu_6945_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U39(
    .din0(l2_stripes_2_0_q1),
    .din1(l2_stripes_2_1_q1),
    .din2(l2_stripes_2_2_q1),
    .din3(l2_stripes_2_3_q1),
    .din4(l2_stripes_2_4_q1),
    .din5(l2_stripes_2_5_q1),
    .din6(select_ln169_fu_7774_p3),
    .dout(tmp_138_fu_7784_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U40(
    .din0(l2_stripes_0_0_q1),
    .din1(l2_stripes_0_1_q1),
    .din2(l2_stripes_0_2_q1),
    .din3(l2_stripes_0_3_q1),
    .din4(l2_stripes_0_4_q1),
    .din5(l2_stripes_0_5_q1),
    .din6(select_ln169_fu_7774_p3),
    .dout(tmp_139_fu_7802_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U41(
    .din0(l2_stripes_3_0_load_reg_16568),
    .din1(l2_stripes_3_1_load_reg_16576),
    .din2(l2_stripes_3_2_load_reg_16584),
    .din3(l2_stripes_3_3_load_reg_16592),
    .din4(l2_stripes_3_4_load_reg_16600),
    .din5(l2_stripes_3_5_load_reg_16608),
    .din6(select_ln169_reg_16137),
    .dout(tmp_136_fu_8033_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U42(
    .din0(l2_stripes_1_0_load_reg_16616),
    .din1(l2_stripes_1_1_load_reg_16625),
    .din2(l2_stripes_1_2_load_reg_16634),
    .din3(l2_stripes_1_3_load_reg_16643),
    .din4(l2_stripes_1_4_load_reg_16652),
    .din5(l2_stripes_1_5_load_reg_16661),
    .din6(select_ln169_reg_16137),
    .dout(tmp_137_fu_8044_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U43(
    .din0(l2_stripes_3_0_load_reg_16568),
    .din1(l2_stripes_3_1_load_reg_16576),
    .din2(l2_stripes_3_2_load_reg_16584),
    .din3(l2_stripes_3_3_load_reg_16592),
    .din4(l2_stripes_3_4_load_reg_16600),
    .din5(l2_stripes_3_5_load_reg_16608),
    .din6(select_ln169_1_reg_16505),
    .dout(tmp_148_fu_8104_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U44(
    .din0(l2_stripes_1_0_load_reg_16616),
    .din1(l2_stripes_1_1_load_reg_16625),
    .din2(l2_stripes_1_2_load_reg_16634),
    .din3(l2_stripes_1_3_load_reg_16643),
    .din4(l2_stripes_1_4_load_reg_16652),
    .din5(l2_stripes_1_5_load_reg_16661),
    .din6(select_ln169_1_reg_16505),
    .dout(tmp_149_fu_8115_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U45(
    .din0(l2_stripes_3_0_load_1_reg_16681),
    .din1(l2_stripes_3_1_load_1_reg_16688),
    .din2(l2_stripes_3_2_load_1_reg_16695),
    .din3(l2_stripes_3_3_load_1_reg_16702),
    .din4(l2_stripes_3_4_load_1_reg_16709),
    .din5(l2_stripes_3_5_load_1_reg_16716),
    .din6(select_ln169_1_reg_16505),
    .dout(tmp_152_fu_8133_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U46(
    .din0(l2_stripes_1_0_load_1_reg_16723),
    .din1(l2_stripes_1_1_load_1_reg_16730),
    .din2(l2_stripes_1_2_load_1_reg_16737),
    .din3(l2_stripes_1_3_load_1_reg_16744),
    .din4(l2_stripes_1_4_load_1_reg_16751),
    .din5(l2_stripes_1_5_load_1_reg_16758),
    .din6(select_ln169_1_reg_16505),
    .dout(tmp_153_fu_8144_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U47(
    .din0(l2_stripes_3_0_load_2_reg_16990),
    .din1(l2_stripes_3_1_load_2_reg_16997),
    .din2(l2_stripes_3_2_load_2_reg_17004),
    .din3(l2_stripes_3_3_load_2_reg_17011),
    .din4(l2_stripes_3_4_load_2_reg_17018),
    .din5(l2_stripes_3_5_load_2_reg_17025),
    .din6(select_ln169_1_reg_16505),
    .dout(tmp_156_fu_8256_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U48(
    .din0(l2_stripes_1_0_load_2_reg_17032),
    .din1(l2_stripes_1_1_load_2_reg_17040),
    .din2(l2_stripes_1_2_load_2_reg_17048),
    .din3(l2_stripes_1_3_load_2_reg_17056),
    .din4(l2_stripes_1_4_load_2_reg_17064),
    .din5(l2_stripes_1_5_load_2_reg_17072),
    .din6(select_ln169_1_reg_16505),
    .dout(tmp_157_fu_8267_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U49(
    .din0(l2_stripes_2_0_load_1_reg_16279),
    .din1(l2_stripes_2_1_load_1_reg_16286),
    .din2(l2_stripes_2_2_load_1_reg_16293),
    .din3(l2_stripes_2_3_load_1_reg_16300),
    .din4(l2_stripes_2_4_load_1_reg_16307),
    .din5(l2_stripes_2_5_load_1_reg_16314),
    .din6(select_ln169_1_reg_16505),
    .dout(tmp_150_fu_8290_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U50(
    .din0(l2_stripes_0_0_load_1_reg_16321),
    .din1(l2_stripes_0_1_load_1_reg_16327),
    .din2(l2_stripes_0_2_load_1_reg_16333),
    .din3(l2_stripes_0_3_load_1_reg_16339),
    .din4(l2_stripes_0_4_load_1_reg_16345),
    .din5(l2_stripes_0_5_load_1_reg_16351),
    .din6(select_ln169_1_reg_16505),
    .dout(tmp_151_fu_8301_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U51(
    .din0(l2_stripes_3_0_load_2_reg_16990),
    .din1(l2_stripes_3_1_load_2_reg_16997),
    .din2(l2_stripes_3_2_load_2_reg_17004),
    .din3(l2_stripes_3_3_load_2_reg_17011),
    .din4(l2_stripes_3_4_load_2_reg_17018),
    .din5(l2_stripes_3_5_load_2_reg_17025),
    .din6(select_ln169_reg_16137),
    .dout(tmp_144_fu_8346_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U52(
    .din0(l2_stripes_1_0_load_2_reg_17032),
    .din1(l2_stripes_1_1_load_2_reg_17040),
    .din2(l2_stripes_1_2_load_2_reg_17048),
    .din3(l2_stripes_1_3_load_2_reg_17056),
    .din4(l2_stripes_1_4_load_2_reg_17064),
    .din5(l2_stripes_1_5_load_2_reg_17072),
    .din6(select_ln169_reg_16137),
    .dout(tmp_145_fu_8357_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U53(
    .din0(l2_stripes_3_0_load_1_reg_16681),
    .din1(l2_stripes_3_1_load_1_reg_16688),
    .din2(l2_stripes_3_2_load_1_reg_16695),
    .din3(l2_stripes_3_3_load_1_reg_16702),
    .din4(l2_stripes_3_4_load_1_reg_16709),
    .din5(l2_stripes_3_5_load_1_reg_16716),
    .din6(select_ln169_reg_16137),
    .dout(tmp_140_fu_8463_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U54(
    .din0(l2_stripes_1_0_load_1_reg_16723),
    .din1(l2_stripes_1_1_load_1_reg_16730),
    .din2(l2_stripes_1_2_load_1_reg_16737),
    .din3(l2_stripes_1_3_load_1_reg_16744),
    .din4(l2_stripes_1_4_load_1_reg_16751),
    .din5(l2_stripes_1_5_load_1_reg_16758),
    .din6(select_ln169_reg_16137),
    .dout(tmp_141_fu_8474_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U55(
    .din0(l2_stripes_1_0_load_reg_16616),
    .din1(l2_stripes_1_1_load_reg_16625),
    .din2(l2_stripes_1_2_load_reg_16634),
    .din3(l2_stripes_1_3_load_reg_16643),
    .din4(l2_stripes_1_4_load_reg_16652),
    .din5(l2_stripes_1_5_load_reg_16661),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_164_fu_9216_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U56(
    .din0(l2_stripes_3_0_load_reg_16568),
    .din1(l2_stripes_3_1_load_reg_16576),
    .din2(l2_stripes_3_2_load_reg_16584),
    .din3(l2_stripes_3_3_load_reg_16592),
    .din4(l2_stripes_3_4_load_reg_16600),
    .din5(l2_stripes_3_5_load_reg_16608),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_166_fu_9227_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U57(
    .din0(l2_stripes_1_0_load_reg_16616),
    .din1(l2_stripes_1_1_load_reg_16625),
    .din2(l2_stripes_1_2_load_reg_16634),
    .din3(l2_stripes_1_3_load_reg_16643),
    .din4(l2_stripes_1_4_load_reg_16652),
    .din5(l2_stripes_1_5_load_reg_16661),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_167_fu_9238_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U58(
    .din0(l2_stripes_1_0_load_reg_16616),
    .din1(l2_stripes_1_1_load_reg_16625),
    .din2(l2_stripes_1_2_load_reg_16634),
    .din3(l2_stripes_1_3_load_reg_16643),
    .din4(l2_stripes_1_4_load_reg_16652),
    .din5(l2_stripes_1_5_load_reg_16661),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_168_fu_9307_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U59(
    .din0(l2_stripes_2_0_load_2_reg_16765),
    .din1(l2_stripes_2_1_load_2_reg_16771),
    .din2(l2_stripes_2_2_load_2_reg_16777),
    .din3(l2_stripes_2_3_load_2_reg_16783),
    .din4(l2_stripes_2_4_load_2_reg_16789),
    .din5(l2_stripes_2_5_load_2_reg_16795),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_178_fu_9484_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U60(
    .din0(l2_stripes_0_0_load_2_reg_16801),
    .din1(l2_stripes_0_1_load_2_reg_16808),
    .din2(l2_stripes_0_2_load_2_reg_16815),
    .din3(l2_stripes_0_3_load_2_reg_16822),
    .din4(l2_stripes_0_4_load_2_reg_16829),
    .din5(l2_stripes_0_5_load_2_reg_16836),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_179_fu_9495_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U61(
    .din0(l2_stripes_2_0_load_2_reg_16765),
    .din1(l2_stripes_2_1_load_2_reg_16771),
    .din2(l2_stripes_2_2_load_2_reg_16777),
    .din3(l2_stripes_2_3_load_2_reg_16783),
    .din4(l2_stripes_2_4_load_2_reg_16789),
    .din5(l2_stripes_2_5_load_2_reg_16795),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_180_fu_9513_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U62(
    .din0(l2_stripes_0_0_load_2_reg_16801),
    .din1(l2_stripes_0_1_load_2_reg_16808),
    .din2(l2_stripes_0_2_load_2_reg_16815),
    .din3(l2_stripes_0_3_load_2_reg_16822),
    .din4(l2_stripes_0_4_load_2_reg_16829),
    .din5(l2_stripes_0_5_load_2_reg_16836),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_181_fu_9524_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U63(
    .din0(l2_stripes_0_0_load_2_reg_16801),
    .din1(l2_stripes_0_1_load_2_reg_16808),
    .din2(l2_stripes_0_2_load_2_reg_16815),
    .din3(l2_stripes_0_3_load_2_reg_16822),
    .din4(l2_stripes_0_4_load_2_reg_16829),
    .din5(l2_stripes_0_5_load_2_reg_16836),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_182_fu_9542_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U64(
    .din0(l2_stripes_2_0_load_1_reg_16279),
    .din1(l2_stripes_2_1_load_1_reg_16286),
    .din2(l2_stripes_2_2_load_1_reg_16293),
    .din3(l2_stripes_2_3_load_1_reg_16300),
    .din4(l2_stripes_2_4_load_1_reg_16307),
    .din5(l2_stripes_2_5_load_1_reg_16314),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_171_fu_10241_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U65(
    .din0(l2_stripes_1_0_load_2_reg_17032),
    .din1(l2_stripes_1_1_load_2_reg_17040),
    .din2(l2_stripes_1_2_load_2_reg_17048),
    .din3(l2_stripes_1_3_load_2_reg_17056),
    .din4(l2_stripes_1_4_load_2_reg_17064),
    .din5(l2_stripes_1_5_load_2_reg_17072),
    .din6(select_ln169_2_reg_16529),
    .dout(tmp_187_fu_11130_p8)
);

cnn_mac_muladd_5sRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sRg6_U66(
    .din0(grp_fu_13954_p0),
    .din1(grp_fu_13954_p1),
    .din2(sub_ln92_22_fu_5562_p2),
    .dout(grp_fu_13954_p3)
);

cnn_mac_muladd_5sShg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sShg_U67(
    .din0(grp_fu_13963_p0),
    .din1(grp_fu_13963_p1),
    .din2(grp_fu_13963_p2),
    .dout(grp_fu_13963_p3)
);

cnn_mac_muladd_5nThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nThq_U68(
    .din0(grp_fu_13972_p0),
    .din1(grp_fu_13972_p1),
    .din2(grp_fu_13972_p2),
    .dout(grp_fu_13972_p3)
);

cnn_mac_muladd_5nUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nUhA_U69(
    .din0(grp_fu_13980_p0),
    .din1(grp_fu_13980_p1),
    .din2(sub_ln92_21_reg_15342),
    .dout(grp_fu_13980_p3)
);

cnn_mac_muladd_5nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nVhK_U70(
    .din0(grp_fu_13988_p0),
    .din1(grp_fu_13988_p1),
    .din2(grp_fu_13988_p2),
    .dout(grp_fu_13988_p3)
);

cnn_mac_muladd_5sWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sWhU_U71(
    .din0(grp_fu_13997_p0),
    .din1(grp_fu_13997_p1),
    .din2(add_ln92_51_reg_15452),
    .dout(grp_fu_13997_p3)
);

cnn_mac_muladd_5nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nXh4_U72(
    .din0(grp_fu_14006_p0),
    .din1(grp_fu_14006_p1),
    .din2(sub_ln92_26_reg_15347),
    .dout(grp_fu_14006_p3)
);

cnn_mac_muladd_5nThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nThq_U73(
    .din0(grp_fu_14013_p0),
    .din1(grp_fu_14013_p1),
    .din2(sub_ln92_47_reg_15495),
    .dout(grp_fu_14013_p3)
);

cnn_mac_muladd_5sYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sYie_U74(
    .din0(grp_fu_14020_p0),
    .din1(grp_fu_14020_p1),
    .din2(sub_ln92_69_fu_6972_p2),
    .dout(grp_fu_14020_p3)
);

cnn_mac_muladd_5nZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_5nZio_U75(
    .din0(grp_fu_14028_p0),
    .din1(grp_fu_14028_p1),
    .din2(sub_ln92_55_reg_15565),
    .dout(grp_fu_14028_p3)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U76(
    .din0(mul_ln179_2_fu_14036_p0),
    .din1(mul_ln179_2_fu_14036_p1),
    .dout(mul_ln179_2_fu_14036_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U77(
    .din0(mul_ln179_6_fu_14042_p0),
    .din1(mul_ln179_6_fu_14042_p1),
    .dout(mul_ln179_6_fu_14042_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U78(
    .din0(mul_ln179_14_fu_14048_p0),
    .din1(mul_ln179_14_fu_14048_p1),
    .dout(mul_ln179_14_fu_14048_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U79(
    .din0(mul_ln179_10_fu_14054_p0),
    .din1(mul_ln179_10_fu_14054_p1),
    .dout(mul_ln179_10_fu_14054_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U80(
    .din0(mul_ln179_11_fu_14060_p0),
    .din1(mul_ln179_11_fu_14060_p1),
    .dout(mul_ln179_11_fu_14060_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_51iI_U81(
    .din0(mul_ln179_26_fu_14066_p0),
    .din1(mul_ln179_26_fu_14066_p1),
    .dout(mul_ln179_26_fu_14066_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_51iI_U82(
    .din0(mul_ln179_3_fu_14072_p0),
    .din1(mul_ln179_3_fu_14072_p1),
    .dout(mul_ln179_3_fu_14072_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U83(
    .din0(mul_ln179_31_fu_14078_p0),
    .din1(mul_ln179_31_fu_14078_p1),
    .dout(mul_ln179_31_fu_14078_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U84(
    .din0(mul_ln179_33_fu_14084_p0),
    .din1(mul_ln179_33_fu_14084_p1),
    .dout(mul_ln179_33_fu_14084_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U85(
    .din0(mul_ln179_15_fu_14090_p0),
    .din1(mul_ln179_15_fu_14090_p1),
    .dout(mul_ln179_15_fu_14090_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_51iI_U86(
    .din0(mul_ln179_17_fu_14096_p0),
    .din1(mul_ln179_17_fu_14096_p1),
    .dout(mul_ln179_17_fu_14096_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U87(
    .din0(mul_ln179_20_fu_14102_p0),
    .din1(mul_ln179_20_fu_14102_p1),
    .dout(mul_ln179_20_fu_14102_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U88(
    .din0(mul_ln179_21_fu_14108_p0),
    .din1(mul_ln179_21_fu_14108_p1),
    .dout(mul_ln179_21_fu_14108_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_51iI_U89(
    .din0(mul_ln179_28_fu_14113_p0),
    .din1(mul_ln179_28_fu_14113_p1),
    .dout(mul_ln179_28_fu_14113_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U90(
    .din0(mul_ln179_29_fu_14119_p0),
    .din1(mul_ln179_29_fu_14119_p1),
    .dout(mul_ln179_29_fu_14119_p2)
);

cnn_mac_muladd_5sWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sWhU_U91(
    .din0(grp_fu_14125_p0),
    .din1(grp_fu_14125_p1),
    .din2(sub_ln179_59_fu_8404_p2),
    .dout(grp_fu_14125_p3)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U92(
    .din0(mul_ln179_24_fu_14133_p0),
    .din1(mul_ln179_24_fu_14133_p1),
    .dout(mul_ln179_24_fu_14133_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U93(
    .din0(mul_ln179_36_fu_14139_p0),
    .din1(mul_ln179_36_fu_14139_p1),
    .dout(mul_ln179_36_fu_14139_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U94(
    .din0(mul_ln179_13_fu_14145_p0),
    .din1(mul_ln179_13_fu_14145_p1),
    .dout(mul_ln179_13_fu_14145_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U95(
    .din0(mul_ln179_22_fu_14151_p0),
    .din1(mul_ln179_22_fu_14151_p1),
    .dout(mul_ln179_22_fu_14151_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U96(
    .din0(mul_ln179_34_fu_14156_p0),
    .din1(mul_ln179_34_fu_14156_p1),
    .dout(mul_ln179_34_fu_14156_p2)
);

cnn_mac_muladd_8n2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
cnn_mac_muladd_8n2iS_U97(
    .din0(grp_fu_14161_p0),
    .din1(grp_fu_14161_p1),
    .din2(grp_fu_14161_p2),
    .dout(grp_fu_14161_p3)
);

cnn_mac_muladd_8n3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_8n3i2_U98(
    .din0(grp_fu_14169_p0),
    .din1(grp_fu_14169_p1),
    .din2(select_ln179_62_reg_17396),
    .dout(grp_fu_14169_p3)
);

cnn_mac_muladd_8n3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_8n3i2_U99(
    .din0(grp_fu_14175_p0),
    .din1(grp_fu_14175_p1),
    .din2(select_ln179_92_reg_17139),
    .dout(grp_fu_14175_p3)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U100(
    .din0(mul_ln179_37_fu_14182_p0),
    .din1(mul_ln179_37_fu_14182_p1),
    .dout(mul_ln179_37_fu_14182_p2)
);

cnn_mac_muladd_8n4jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_8n4jc_U101(
    .din0(grp_fu_14187_p0),
    .din1(grp_fu_14187_p1),
    .din2(select_ln179_49_fu_12090_p3),
    .dout(grp_fu_14187_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage26_subdone) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9111)) begin
        if ((icmp_ln127_reg_14223 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211 <= select_ln124_reg_15698;
        end else if ((icmp_ln127_reg_14223 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9111)) begin
        if ((icmp_ln127_reg_14223 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222 <= select_ln124_1_fu_7439_p3;
        end else if ((icmp_ln127_reg_14223 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9111)) begin
        if ((icmp_ln127_reg_14223 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233 <= select_ln124_2_reg_15703;
        end else if ((icmp_ln127_reg_14223 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9111)) begin
        if ((icmp_ln127_reg_14223 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244 <= select_ln124_3_fu_7455_p3;
        end else if ((icmp_ln127_reg_14223 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9111)) begin
        if ((icmp_ln127_reg_14223 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187 <= 1'd0;
        end else if ((icmp_ln127_reg_14223 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187 <= icmp_ln147_reg_14745;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10577)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277 <= 1'd0;
        end else if ((1'b1 == ap_condition_10574)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln56_fu_3719_p2 == 1'd0) & (icmp_ln32_fu_3713_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln50_reg_14202 == 1'd0) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= or_ln41_6_reg_14524;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln56_reg_14198 == 1'd1) & (icmp_ln32_reg_14194 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln50_reg_14202 == 1'd1) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln50_reg_14202 == 1'd0) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170 <= select_ln41_14_fu_4406_p3;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln56_reg_14198 == 1'd1) & (icmp_ln32_reg_14194 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln50_reg_14202 == 1'd1) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln56_fu_3719_p2 == 1'd0) & (icmp_ln32_fu_3713_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10577)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313 <= l2_write_row_offset;
        end else if ((1'b1 == ap_condition_10574)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9111)) begin
        if ((icmp_ln127_reg_14223 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255 <= 1'd0;
        end else if ((icmp_ln127_reg_14223 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255 <= icmp_ln136_reg_15728;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9111)) begin
        if ((icmp_ln127_reg_14223 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267 <= l2_write_row_offset_2_reg_15678;
        end else if ((icmp_ln127_reg_14223 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267 <= select_ln136_1_fu_7513_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10577)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301 <= 1'd0;
        end else if ((1'b1 == ap_condition_10574)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343 <= 1'd1;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431 <= 16'd0;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323 <= icmp_ln211_reg_16121;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10585)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333 <= select_ln215_fu_13742_p3;
        end else if ((1'b1 == ap_condition_73)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2211)) begin
        if (((icmp_ln50_reg_14202 == 1'd1) & (icmp_ln32_reg_14194 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_3466_p2;
        end else if (((icmp_ln56_reg_14198 == 1'd1) & (icmp_ln32_reg_14194 == 1'd0))) begin
            l1_write_row_offset <= select_ln60_fu_3806_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        add_ln179_100_reg_17534 <= add_ln179_100_fu_9616_p2;
        add_ln179_112_reg_17539 <= add_ln179_112_fu_9652_p2;
        add_ln179_153_reg_17544 <= add_ln179_153_fu_9664_p2;
        add_ln179_18_reg_17421 <= add_ln179_18_fu_9025_p2;
        add_ln179_20_reg_17426 <= add_ln179_20_fu_9031_p2;
        add_ln179_55_reg_17509 <= add_ln179_55_fu_9560_p2;
        add_ln179_56_reg_17514[13 : 1] <= add_ln179_56_fu_9566_p2[13 : 1];
        add_ln179_73_reg_17519 <= add_ln179_73_fu_9572_p2;
        add_ln179_74_reg_17524 <= add_ln179_74_fu_9578_p2;
        add_ln179_94_reg_17529 <= add_ln179_94_fu_9610_p2;
        mul_ln179_13_reg_17371 <= mul_ln179_13_fu_14145_p2;
        mul_ln179_22_reg_17406 <= mul_ln179_22_fu_14151_p2;
        mul_ln179_34_reg_17467 <= mul_ln179_34_fu_14156_p2;
        select_ln161_18_reg_17452 <= select_ln161_18_fu_9318_p3;
        select_ln161_24_reg_17472 <= select_ln161_24_fu_9478_p3;
        select_ln161_25_reg_17483 <= select_ln161_25_fu_9506_p3;
        select_ln161_26_reg_17493 <= select_ln161_26_fu_9535_p3;
        select_ln161_27_reg_17500 <= select_ln161_27_fu_9553_p3;
        select_ln161_3_reg_17351 <= select_ln161_3_fu_8485_p3;
        select_ln179_62_reg_17396 <= select_ln179_62_fu_8609_p3;
        select_ln179_90_reg_17416 <= select_ln179_90_fu_8941_p3;
        select_ln179_97_reg_17411[1] <= select_ln179_97_fu_8790_p3[1];
select_ln179_97_reg_17411[12 : 4] <= select_ln179_97_fu_8790_p3[12 : 4];
        shl_ln179_19_reg_17389[8 : 1] <= shl_ln179_19_fu_8545_p3[8 : 1];
        shl_ln179_46_reg_17457[8 : 1] <= shl_ln179_46_fu_9380_p3[8 : 1];
        sub_ln179_67_reg_17401 <= sub_ln179_67_fu_8756_p2;
        sub_ln179_85_reg_17431[12 : 1] <= sub_ln179_85_fu_9133_p2[12 : 1];
        sub_ln179_99_reg_17462 <= sub_ln179_99_fu_9459_p2;
        tmp_164_reg_17446 <= tmp_164_fu_9216_p8;
        zext_ln179_61_reg_17363[7 : 0] <= zext_ln179_61_fu_8492_p1[7 : 0];
        zext_ln179_69_reg_17376[11 : 4] <= zext_ln179_69_fu_8502_p1[11 : 4];
        zext_ln179_71_reg_17381[10 : 3] <= zext_ln179_71_fu_8512_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln179_102_reg_17946 <= add_ln179_102_fu_13445_p2;
        add_ln179_87_reg_17940 <= add_ln179_87_fu_13430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln179_105_reg_17956 <= add_ln179_105_fu_13536_p2;
        add_ln179_66_reg_17951 <= add_ln179_66_fu_13505_p2;
        select_ln185_11_reg_17962 <= select_ln185_11_fu_13564_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        add_ln179_113_reg_17668 <= add_ln179_113_fu_11082_p2;
        add_ln179_114_reg_17673 <= add_ln179_114_fu_11088_p2;
        add_ln179_126_reg_17684 <= add_ln179_126_fu_11106_p2;
        add_ln179_127_reg_17689 <= add_ln179_127_fu_11112_p2;
        add_ln179_129_reg_17694 <= add_ln179_129_fu_11124_p2;
        add_ln179_144_reg_17705 <= add_ln179_144_fu_11167_p2;
        add_ln179_146_reg_17710 <= add_ln179_146_fu_11173_p2;
        add_ln179_22_reg_17572 <= add_ln179_22_fu_10201_p2;
        add_ln179_35_reg_17613 <= add_ln179_35_fu_10927_p2;
        add_ln179_38_reg_17618 <= add_ln179_38_fu_10933_p2;
        add_ln179_53_reg_17628 <= add_ln179_53_fu_10939_p2;
        add_ln179_58_reg_17633 <= add_ln179_58_fu_10957_p2;
        add_ln179_60_reg_17638 <= add_ln179_60_fu_10963_p2;
        add_ln179_72_reg_17648 <= add_ln179_72_fu_10992_p2;
        add_ln179_76_reg_17653 <= add_ln179_76_fu_11014_p2;
        add_ln179_78_reg_17658 <= add_ln179_78_fu_11020_p2;
        add_ln179_95_reg_17663 <= add_ln179_95_fu_11051_p2;
        select_ln161_16_reg_17577 <= select_ln161_16_fu_10232_p3;
        select_ln161_22_reg_17583 <= select_ln161_22_fu_10465_p3;
        select_ln161_30_reg_17699 <= select_ln161_30_fu_11141_p3;
        select_ln179_140_reg_17643[12 : 3] <= select_ln179_140_fu_10969_p3[12 : 3];
        shl_ln179_12_reg_17565[8 : 1] <= shl_ln179_12_fu_9831_p3[8 : 1];
        sub_ln179_120_reg_17593 <= sub_ln179_120_fu_10673_p2;
        sub_ln179_121_reg_17603[11 : 3] <= sub_ln179_121_fu_10686_p2[11 : 3];
        sub_ln179_4_reg_17554 <= sub_ln179_4_fu_9808_p2;
        sub_ln179_reg_17549[9 : 1] <= sub_ln179_fu_9691_p2[9 : 1];
        zext_ln179_204_reg_17598[7 : 0] <= zext_ln179_204_fu_10679_p1[7 : 0];
        zext_ln179_32_reg_17559[7 : 0] <= zext_ln179_32_fu_9825_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln179_116_reg_17912 <= add_ln179_116_fu_13182_p2;
        add_ln179_140_reg_17917 <= add_ln179_140_fu_13211_p2;
        add_ln179_51_reg_17901 <= add_ln179_51_fu_13152_p2;
        add_ln179_99_reg_17907 <= add_ln179_99_fu_13170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln179_121_reg_17845 <= add_ln179_121_fu_12760_p2;
        add_ln179_12_reg_17770 <= add_ln179_12_fu_12276_p2;
        add_ln179_131_reg_17850 <= add_ln179_131_fu_12817_p2;
        add_ln179_133_reg_17855 <= add_ln179_133_fu_12823_p2;
        add_ln179_138_reg_17860 <= add_ln179_138_fu_12855_p2;
        add_ln179_149_reg_17865 <= add_ln179_149_fu_12873_p2;
        add_ln179_154_reg_17870 <= add_ln179_154_fu_12892_p2;
        add_ln179_15_reg_17775 <= add_ln179_15_fu_12302_p2;
        add_ln179_37_reg_17780 <= add_ln179_37_fu_12532_p2;
        add_ln179_41_reg_17785 <= add_ln179_41_fu_12557_p2;
        add_ln179_45_reg_17790 <= add_ln179_45_fu_12582_p2;
        add_ln179_48_reg_17800 <= add_ln179_48_fu_12595_p2;
        add_ln179_59_reg_17810 <= add_ln179_59_fu_12626_p2;
        add_ln179_63_reg_17815 <= add_ln179_63_fu_12651_p2;
        add_ln179_64_reg_17820 <= add_ln179_64_fu_12657_p2;
        add_ln179_80_reg_17825 <= add_ln179_80_fu_12673_p2;
        add_ln179_84_reg_17830 <= add_ln179_84_fu_12679_p2;
        add_ln179_97_reg_17840 <= add_ln179_97_fu_12717_p2;
        mul_ln179_37_reg_17795 <= mul_ln179_37_fu_14182_p2;
        select_ln179_135_reg_17835 <= select_ln179_135_fu_12710_p3;
        select_ln179_18_reg_17730[12 : 1] <= select_ln179_18_fu_11465_p3[12 : 1];
        select_ln179_19_reg_17735 <= select_ln179_19_fu_11491_p3;
        select_ln179_29_reg_17755 <= select_ln179_29_fu_11681_p3;
        select_ln179_48_reg_17760[11 : 1] <= select_ln179_48_fu_12078_p3[11 : 1];
        sext_ln179_26_reg_17745[12 : 1] <= sext_ln179_26_fu_11600_p1[12 : 1];
        sext_ln179_6_reg_17715[12 : 3] <= sext_ln179_6_fu_11223_p1[12 : 3];
        shl_ln179_18_reg_17765[10 : 3] <= shl_ln179_18_fu_12144_p3[10 : 3];
        shl_ln179_6_reg_17740[8 : 1] <= shl_ln179_6_fu_11559_p3[8 : 1];
        shl_ln179_70_reg_17805[8 : 1] <= shl_ln179_70_fu_12601_p3[8 : 1];
        sub_ln179_10_reg_17725[12 : 1] <= sub_ln179_10_fu_11324_p2[12 : 1];
        zext_ln179_14_reg_17720[8 : 1] <= zext_ln179_14_fu_11234_p1[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln179_123_reg_17928 <= add_ln179_123_fu_13334_p2;
        add_ln179_85_reg_17923 <= add_ln179_85_fu_13303_p2;
        select_ln185_14_reg_17934 <= select_ln185_14_fu_13362_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        add_ln179_142_reg_17341 <= add_ln179_142_fu_8451_p2;
        mul_ln179_24_reg_17311 <= mul_ln179_24_fu_14133_p2;
        mul_ln179_36_reg_17336 <= mul_ln179_36_fu_14139_p2;
        select_ln161_5_reg_17274 <= select_ln161_5_fu_8368_p3;
        shl_ln179_15_reg_17285[11 : 4] <= shl_ln179_15_fu_8375_p3[11 : 4];
        shl_ln179_17_reg_17290[9 : 2] <= shl_ln179_17_fu_8382_p3[9 : 2];
        zext_ln179_220_reg_17328[7 : 0] <= zext_ln179_220_fu_8448_p1[7 : 0];
        zext_ln179_93_reg_17295[7 : 0] <= zext_ln179_93_fu_8413_p1[7 : 0];
        zext_ln179_97_reg_17301[7 : 0] <= zext_ln179_97_fu_8416_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln179_145_reg_17979 <= add_ln179_145_fu_13712_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        add_ln179_147_reg_17346 <= grp_fu_14125_p3;
        tmp_175_reg_17316 <= grp_fu_3660_p8;
        tmp_176_reg_17322 <= grp_fu_3671_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        add_ln179_155_reg_17175 <= add_ln179_155_fu_8216_p2;
        mul_ln179_31_reg_17160 <= mul_ln179_31_fu_14078_p2;
        mul_ln179_33_reg_17170 <= mul_ln179_33_fu_14084_p2;
        mul_ln179_3_reg_17112 <= mul_ln179_3_fu_14072_p2;
        select_ln161_14_reg_17144 <= select_ln161_14_fu_8189_p3;
        select_ln161_7_reg_17117 <= select_ln161_7_fu_8126_p3;
        select_ln161_9_reg_17129 <= select_ln161_9_fu_8155_p3;
        select_ln179_92_reg_17139 <= select_ln179_92_fu_8182_p3;
        zext_ln179_10_reg_17107[7 : 0] <= zext_ln179_10_fu_8101_p1[7 : 0];
        zext_ln179_139_reg_17154[7 : 0] <= zext_ln179_139_fu_8194_p1[7 : 0];
        zext_ln179_180_reg_17165[7 : 0] <= zext_ln179_180_fu_8205_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln179_157_reg_17974 <= add_ln179_157_fu_13660_p2;
        add_ln179_69_reg_17968 <= add_ln179_69_fu_13608_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln179_33_reg_17608 <= grp_fu_14175_p3;
        add_ln179_42_reg_17623 <= grp_fu_14161_p3;
        select_ln161_29_reg_17678 <= grp_fu_3653_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln179_49_reg_17885 <= add_ln179_49_fu_13008_p2;
        add_ln179_96_reg_17890 <= add_ln179_96_fu_13014_p2;
        select_ln179_13_reg_17880 <= select_ln179_13_fu_12929_p3;
        select_ln185_8_reg_17895 <= select_ln185_8_fu_13045_p3;
        zext_ln179_9_reg_17875[7 : 0] <= zext_ln179_9_fu_12898_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln40_1_reg_14280 <= add_ln40_1_fu_3970_p2;
        icmp_ln41_reg_14265 <= icmp_ln41_fu_3891_p2;
        p_Result_3_reg_14308 <= {{tmp_data_V_1_reg_14241[31:24]}};
        p_Result_4_reg_14330 <= {{tmp_data_V_1_reg_14241[39:32]}};
        p_Result_5_reg_14352 <= {{tmp_data_V_1_reg_14241[47:40]}};
        p_Result_6_reg_14374 <= {{tmp_data_V_1_reg_14241[55:48]}};
        p_Result_7_reg_14396 <= {{tmp_data_V_1_reg_14241[63:56]}};
        p_Result_s_reg_14286 <= {{tmp_data_V_1_reg_14241[23:16]}};
        select_ln41_reg_14270 <= select_ln41_fu_3902_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln40_4_reg_14459 <= add_ln40_4_fu_4174_p2;
        icmp_ln41_4_reg_14464 <= icmp_ln41_4_fu_4180_p2;
        or_ln41_2_reg_14471 <= or_ln41_2_fu_4195_p2;
        select_ln41_6_reg_14448 <= select_ln41_6_fu_4154_p3;
        trunc_ln39_5_reg_14455 <= trunc_ln39_5_fu_4170_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln40_6_reg_14497 <= add_ln40_6_fu_4267_p2;
        icmp_ln41_5_reg_14487 <= icmp_ln41_5_fu_4249_p2;
        select_ln41_8_reg_14476 <= select_ln41_8_fu_4227_p3;
        trunc_ln39_6_reg_14483 <= trunc_ln39_6_fu_4239_p1;
        trunc_ln39_7_reg_14493 <= trunc_ln39_7_fu_4263_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln92_14_reg_15305 <= add_ln92_14_fu_5181_p2;
        add_ln92_1_reg_15136 <= add_ln92_1_fu_5031_p2;
        add_ln92_23_reg_15332 <= add_ln92_23_fu_5257_p2;
        add_ln92_2_reg_15141[13 : 2] <= add_ln92_2_fu_5037_p2[13 : 2];
        add_ln92_4_reg_15209[13 : 1] <= add_ln92_4_fu_5141_p2[13 : 1];
        add_ln92_8_reg_15255[13 : 1] <= add_ln92_8_fu_5175_p2[13 : 1];
        sext_ln92_15_reg_15157 <= sext_ln92_15_fu_5086_p1;
        sub_ln92_17_reg_15204[12 : 2] <= sub_ln92_17_fu_5135_p2[12 : 2];
        sub_ln92_1_reg_15131[12 : 1] <= sub_ln92_1_fu_4733_p2[12 : 1];
        sub_ln92_73_reg_15214 <= sub_ln92_73_fu_5159_p2;
        tmp_20_reg_15146 <= tmp_20_fu_5043_p8;
        tmp_25_reg_15198 <= tmp_25_fu_5090_p8;
        tmp_40_reg_15310 <= tmp_40_fu_5187_p8;
        tmp_45_reg_15325 <= tmp_45_fu_5234_p8;
        zext_ln92_32_reg_15152[10 : 3] <= zext_ln92_32_fu_5066_p1[10 : 3];
        zext_ln92_55_reg_15315[7 : 0] <= zext_ln92_55_fu_5198_p1[7 : 0];
        zext_ln92_56_reg_15320[10 : 3] <= zext_ln92_56_fu_5210_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln92_19_reg_15337 <= add_ln92_19_fu_5550_p2;
        add_ln92_22_reg_15352 <= add_ln92_22_fu_5598_p2;
        shl_ln92_49_reg_15431[10 : 3] <= shl_ln92_49_fu_5718_p3[10 : 3];
        sub_ln92_21_reg_15342 <= sub_ln92_21_fu_5556_p2;
        sub_ln92_26_reg_15347 <= sub_ln92_26_fu_5592_p2;
        sub_ln92_29_reg_15365 <= sub_ln92_29_fu_5631_p2;
        sub_ln92_48_reg_15436[11 : 3] <= sub_ln92_48_fu_5730_p2[11 : 3];
        tmp_50_reg_15357 <= tmp_50_fu_5604_p8;
        tmp_55_reg_15370 <= tmp_55_fu_5637_p8;
        tmp_60_reg_15378 <= tmp_60_fu_5648_p8;
        tmp_65_reg_15386 <= tmp_65_fu_5659_p8;
        tmp_70_reg_15395 <= tmp_70_fu_5670_p8;
        tmp_75_reg_15403 <= tmp_75_fu_5681_p8;
        tmp_80_reg_15411 <= tmp_80_fu_5692_p8;
        tmp_85_reg_15420 <= tmp_85_fu_5703_p8;
        tmp_90_reg_15441 <= tmp_90_fu_5736_p8;
        tmp_95_reg_15457 <= tmp_95_fu_5769_p8;
        zext_ln92_103_reg_15425[7 : 0] <= zext_ln92_103_fu_5714_p1[7 : 0];
        zext_ln92_108_reg_15447[7 : 0] <= zext_ln92_108_fu_5747_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        add_ln92_26_reg_15475[11 : 1] <= add_ln92_26_fu_5971_p2[11 : 1];
        add_ln92_28_reg_15480 <= add_ln92_28_fu_5987_p2;
        add_ln92_32_reg_15500 <= add_ln92_32_fu_6248_p2;
        add_ln92_36_reg_15505 <= add_ln92_36_fu_6280_p2;
        add_ln92_48_reg_15510 <= add_ln92_48_fu_6332_p2;
        add_ln92_53_reg_15515 <= add_ln92_53_fu_6359_p2;
        add_ln92_56_reg_15520 <= add_ln92_56_fu_6385_p2;
        add_ln92_60_reg_15525 <= add_ln92_60_fu_6407_p2;
        shl_ln92_34_reg_15470[9 : 2] <= shl_ln92_34_fu_5907_p3[9 : 2];
        sub_ln92_35_reg_15485[12 : 1] <= sub_ln92_35_fu_6010_p2[12 : 1];
        sub_ln92_47_reg_15495 <= sub_ln92_47_fu_6219_p2;
        tmp_115_reg_15530 <= tmp_115_fu_6413_p8;
        zext_ln92_60_reg_15465[7 : 0] <= zext_ln92_60_fu_5787_p1[7 : 0];
        zext_ln92_92_reg_15490[11 : 4] <= zext_ln92_92_fu_6094_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        add_ln92_38_reg_15539 <= add_ln92_38_fu_6540_p2;
        add_ln92_39_reg_15544[13 : 1] <= add_ln92_39_fu_6546_p2[13 : 1];
        add_ln92_43_reg_15549 <= add_ln92_43_fu_6561_p2;
        add_ln92_57_reg_15554 <= add_ln92_57_fu_6608_p2;
        add_ln92_65_reg_15591 <= add_ln92_65_fu_6790_p2;
        add_ln92_67_reg_15596 <= add_ln92_67_fu_6806_p2;
        add_ln92_71_reg_15614 <= add_ln92_71_fu_6939_p2;
        add_ln92_74_reg_15631 <= add_ln92_74_fu_6988_p2;
        shl_ln92_57_reg_15575[11 : 4] <= shl_ln92_57_fu_6694_p3[11 : 4];
        shl_ln92_59_reg_15586[8 : 1] <= shl_ln92_59_fu_6727_p3[8 : 1];
        shl_ln92_67_reg_15626[9 : 2] <= shl_ln92_67_fu_6960_p3[9 : 2];
        sub_ln92_55_reg_15565 <= sub_ln92_55_fu_6647_p2;
        tmp_100_reg_15559 <= tmp_100_fu_6620_p8;
        tmp_110_reg_15580 <= tmp_110_fu_6716_p8;
        tmp_120_reg_15601 <= tmp_120_fu_6833_p8;
        tmp_125_reg_15608 <= tmp_125_fu_6892_p8;
        tmp_130_reg_15619 <= tmp_130_fu_6945_p8;
        zext_ln92_121_reg_15570[8 : 1] <= zext_ln92_121_fu_6690_p1[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln92_51_reg_15452 <= grp_fu_13972_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        add_ln92_62_reg_15641 <= add_ln92_62_fu_7064_p2;
        add_ln92_78_reg_15656 <= add_ln92_78_fu_7204_p2;
        add_ln92_79_reg_15667 <= add_ln92_79_fu_7227_p2;
        add_ln92_82_reg_15672 <= add_ln92_82_fu_7254_p2;
        sub_ln92_59_reg_15646[11 : 1] <= sub_ln92_59_fu_7087_p2[11 : 1];
        sub_ln92_61_reg_15651 <= sub_ln92_61_fu_7123_p2;
        sub_ln92_82_reg_15662 <= sub_ln92_82_fu_7221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        add_ln92_76_reg_15636 <= grp_fu_14020_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        add_ln92_81_reg_15686 <= add_ln92_81_fu_7304_p2;
        select_ln124_2_reg_15703 <= select_ln124_2_fu_7341_p3;
        select_ln124_reg_15698 <= select_ln124_fu_7325_p3;
        sub_ln92_71_reg_15692 <= sub_ln92_71_fu_7310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        and_ln159_reg_15943 <= and_ln159_fu_7570_p2;
        icmp_ln232_reg_16126 <= icmp_ln232_fu_7692_p2;
        trunc_ln159_1_reg_15754 <= trunc_ln159_1_fu_7546_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199 <= select_ln151_fu_7530_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199;
        l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211;
        l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222;
        l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233;
        l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln66_fu_3741_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln127_reg_14223 <= icmp_ln127_fu_3759_p2;
        tmp_195_reg_14215 <= l1_iteration[32'd1];
        trunc_ln70_reg_14210 <= trunc_ln70_fu_3747_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        icmp_ln136_reg_15728 <= icmp_ln136_fu_7410_p2;
        trunc_ln131_reg_15724 <= trunc_ln131_fu_7384_p1;
        zext_ln131_reg_15708[15 : 0] <= zext_ln131_fu_7368_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        icmp_ln147_reg_14745 <= icmp_ln147_fu_4519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_fu_7570_p2) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        icmp_ln194_reg_16112 <= icmp_ln194_fu_7648_p2;
        tmp_201_reg_15947 <= l2_iteration[32'd2];
        zext_ln168_reg_15955[15 : 0] <= zext_ln168_fu_7606_p1[15 : 0];
        zext_ln179_18_reg_16036[16 : 0] <= zext_ln179_18_fu_7632_p1[16 : 0];
        zext_ln179_reg_15960[15 : 0] <= zext_ln179_fu_7610_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln194_fu_7648_p2 == 1'd1) & (1'd1 == and_ln159_fu_7570_p2) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        icmp_ln211_reg_16121 <= icmp_ln211_fu_7666_p2;
        tmp_last_V_reg_16116 <= tmp_last_V_fu_7654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln224_reg_14227 <= icmp_ln224_fu_3771_p2;
        icmp_ln32_reg_14194 <= icmp_ln32_fu_3713_p2;
        icmp_ln66_reg_14206 <= icmp_ln66_fu_3741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln41_1_reg_14418 <= icmp_ln41_1_fu_4030_p2;
        icmp_ln41_2_reg_14433 <= icmp_ln41_2_fu_4086_p2;
        select_ln41_2_reg_14423 <= select_ln41_2_fu_4040_p3;
        select_ln41_5_reg_14439 <= select_ln41_5_fu_4092_p3;
        trunc_ln39_4_reg_14444 <= trunc_ln39_4_fu_4100_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln41_6_reg_14510 <= icmp_ln41_6_fu_4305_p2;
        icmp_ln41_7_reg_14519 <= icmp_ln41_7_fu_4327_p2;
        or_ln41_6_reg_14524 <= or_ln41_6_fu_4349_p2;
        select_ln41_10_reg_14503 <= select_ln41_10_fu_4299_p3;
        trunc_ln39_8_reg_14515 <= trunc_ln39_8_fu_4317_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln32_fu_3713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln50_reg_14202 <= icmp_ln50_fu_3725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln32_fu_3713_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln56_reg_14198 <= icmp_ln56_fu_3719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_channel_idx <= select_ln41_15_fu_4354_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_channel_idx_load_reg_14252 <= l1_channel_idx;
        tmp_data_V_1_reg_14241 <= in_r_TDATA;
        trunc_ln39_1_reg_14261 <= trunc_ln39_1_fu_3876_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_iteration <= select_ln224_fu_3777_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_read_col_offset <= select_ln147_fu_4525_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln224_fu_7997_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        l1_read_row_offset <= select_ln224_1_fu_8002_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        l1_read_row_offset_l_reg_14750 <= l1_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_load_1_reg_14889 <= l1_stripes_0_0_q1;
        l1_stripes_0_0_load_reg_14766 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_1_reg_14896 <= l1_stripes_0_1_q1;
        l1_stripes_0_1_load_reg_14772 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_1_reg_14903 <= l1_stripes_0_2_q1;
        l1_stripes_0_2_load_reg_14778 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_1_reg_14910 <= l1_stripes_0_3_q1;
        l1_stripes_0_3_load_reg_14784 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_1_reg_14917 <= l1_stripes_0_4_q1;
        l1_stripes_0_4_load_reg_14790 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_1_reg_14924 <= l1_stripes_0_5_q1;
        l1_stripes_0_5_load_reg_14796 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_1_reg_14931 <= l1_stripes_1_0_q1;
        l1_stripes_1_0_load_reg_14802 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_1_reg_14938 <= l1_stripes_1_1_q1;
        l1_stripes_1_1_load_reg_14808 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_1_reg_14945 <= l1_stripes_1_2_q1;
        l1_stripes_1_2_load_reg_14814 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_1_reg_14952 <= l1_stripes_1_3_q1;
        l1_stripes_1_3_load_reg_14820 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_1_reg_14959 <= l1_stripes_1_4_q1;
        l1_stripes_1_4_load_reg_14826 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_1_reg_14966 <= l1_stripes_1_5_q1;
        l1_stripes_1_5_load_reg_14832 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_2_reg_15063 <= l1_stripes_2_0_q1;
        l1_stripes_2_0_load_reg_14847 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_2_reg_15070 <= l1_stripes_2_1_q1;
        l1_stripes_2_1_load_reg_14854 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_2_reg_15077 <= l1_stripes_2_2_q1;
        l1_stripes_2_2_load_reg_14861 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_2_reg_15084 <= l1_stripes_2_3_q1;
        l1_stripes_2_3_load_reg_14868 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_2_reg_15091 <= l1_stripes_2_4_q1;
        l1_stripes_2_4_load_reg_14875 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_2_reg_15098 <= l1_stripes_2_5_q1;
        l1_stripes_2_5_load_reg_14882 <= l1_stripes_2_5_q0;
        tmp_6_reg_14838 <= grp_fu_3488_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_load_2_reg_15219 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_2_reg_15225 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_2_reg_15231 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_2_reg_15237 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_2_reg_15243 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_2_reg_15249 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_2_reg_15260 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_2_reg_15266 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_2_reg_15272 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_2_reg_15278 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_2_reg_15284 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_2_reg_15290 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_1_reg_15162 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_1_reg_15168 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_1_reg_15174 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_1_reg_15180 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_1_reg_15186 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_1_reg_15192 <= l1_stripes_2_5_q0;
        tmp_35_reg_15296 <= grp_fu_3488_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_write_col_offset_s_reg_14235 <= l1_write_col_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_iteration <= select_ln232_fu_7698_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_0 <= select_ln185_fu_13038_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_1 <= select_ln185_1_fu_13216_p3;
        l2_kernel_sums_6 <= select_ln185_6_fu_13223_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_2 <= select_ln185_2_fu_13666_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_3 <= select_ln185_3_fu_13451_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_4 <= select_ln185_4_fu_13557_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_5 <= select_ln185_5_fu_13355_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_7 <= select_ln185_7_fu_13718_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4;
        l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4;
        l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4;
        l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4;
        l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4;
        l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4;
        l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4;
        l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln194_fu_7648_p2 == 1'd1) & (1'd1 == and_ln159_fu_7570_p2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_read_col_offset <= select_ln211_fu_7672_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln232_fu_13936_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_read_row_offset <= select_ln232_1_fu_13941_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_read_row_offset_l_reg_16132 <= l2_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_stripes_0_0_load_1_reg_16321 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_16179 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_16327 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_16184 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_16333 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_16189 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_16339 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_16194 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_16345 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_16199 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_16351 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_16204 <= l2_stripes_0_5_q0;
        l2_stripes_2_0_load_1_reg_16279 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_16149 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_16286 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_16154 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_16293 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_16159 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_16300 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_16164 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_16307 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_16169 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_16314 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_16174 <= l2_stripes_2_5_q0;
        select_ln161_reg_16209 <= grp_fu_3539_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        l2_stripes_0_0_load_2_reg_16801 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_16808 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_16815 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_16822 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_16829 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_16836 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_1_reg_16723 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_16616 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_16730 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_16625 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_16737 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_16634 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_16744 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_16643 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_16751 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_16652 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_16758 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_16661 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_2_reg_16765 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_16771 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_16777 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_16783 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_16789 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_16795 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_1_reg_16681 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_16568 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_16688 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_16576 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_16695 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_16584 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_16702 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_16592 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_16709 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_16600 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_16716 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_16608 <= l2_stripes_3_5_q0;
        select_ln161_4_reg_16843 <= grp_fu_3539_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l2_stripes_1_0_load_2_reg_17032 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_2_reg_17040 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_2_reg_17048 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_2_reg_17056 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_2_reg_17064 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_2_reg_17072 <= l2_stripes_1_5_q0;
        l2_stripes_3_0_load_2_reg_16990 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_16997 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_17004 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_17011 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_17018 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_17025 <= l2_stripes_3_5_q0;
        tmp_160_reg_17096 <= grp_fu_3580_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_write_col_offset <= select_ln136_fu_7416_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln224_1_fu_8009_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        l2_write_row_offset <= select_ln224_2_fu_8014_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_write_row_offset_2_reg_15678 <= l2_write_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_ln179_10_reg_16980 <= mul_ln179_10_fu_14054_p2;
        mul_ln179_11_reg_16985 <= mul_ln179_11_fu_14060_p2;
        mul_ln179_26_reg_17091 <= mul_ln179_26_fu_14066_p2;
        select_ln161_1_reg_16958 <= select_ln161_1_fu_8055_p3;
        zext_ln179_113_reg_17080[7 : 0] <= zext_ln179_113_fu_8084_p1[7 : 0];
        zext_ln179_46_reg_16974[7 : 0] <= zext_ln179_46_fu_8067_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mul_ln179_14_reg_16935 <= mul_ln179_14_fu_14048_p2;
        mul_ln179_2_reg_16563 <= mul_ln179_2_fu_14036_p2;
        mul_ln179_6_reg_16676 <= mul_ln179_6_fu_14042_p2;
        select_ln161_10_reg_16940 <= select_ln161_10_fu_7984_p3;
        select_ln161_6_reg_16913 <= select_ln161_6_fu_7968_p3;
        select_ln179_53_reg_16924[1] <= select_ln179_53_fu_7973_p3[1];
        zext_ln179_1_reg_16553[7 : 0] <= zext_ln179_1_fu_7942_p1[7 : 0];
        zext_ln179_28_reg_16670[7 : 0] <= zext_ln179_28_fu_7965_p1[7 : 0];
        zext_ln179_72_reg_16929[7 : 0] <= zext_ln179_72_fu_7980_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul_ln179_15_reg_17191 <= mul_ln179_15_fu_14090_p2;
        mul_ln179_17_reg_17196 <= mul_ln179_17_fu_14096_p2;
        mul_ln179_20_reg_17207 <= mul_ln179_20_fu_14102_p2;
        select_ln161_11_reg_17212 <= select_ln161_11_fu_8278_p3;
        zext_ln179_112_reg_17201[7 : 0] <= zext_ln179_112_fu_8253_p1[7 : 0];
        zext_ln179_79_reg_17185[7 : 0] <= zext_ln179_79_fu_8226_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln159_1_reg_15754 == 1'd0) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul_ln179_18_reg_17306 <= mul_ln179_18_fu_8419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln159_1_reg_15754 == 1'd0) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul_ln179_1_reg_17180 <= mul_ln179_1_fu_8221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        mul_ln179_21_reg_17239 <= mul_ln179_21_fu_14108_p2;
        mul_ln179_28_reg_17257 <= mul_ln179_28_fu_14113_p2;
        mul_ln179_29_reg_17262 <= mul_ln179_29_fu_14119_p2;
        select_ln161_8_reg_17228 <= select_ln161_8_fu_8312_p3;
        zext_ln179_125_reg_17244[7 : 0] <= zext_ln179_125_fu_8326_p1[7 : 0];
        zext_ln179_126_reg_17250[7 : 0] <= zext_ln179_126_fu_8329_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (trunc_ln159_1_reg_15754 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_ln179_7_reg_16969 <= mul_ln179_7_fu_8062_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln159_1_reg_15754 == 1'd0) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        mul_ln179_9_reg_17223 <= mul_ln179_9_fu_8285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln159_1_reg_15754 == 1'd0) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mul_ln179_reg_16558 <= mul_ln179_fu_7945_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_3693 <= grp_fu_3471_p8;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_3697 <= grp_fu_3624_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        select_ln161_28_reg_17267 <= grp_fu_3653_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        select_ln161_2_reg_16357 <= select_ln161_2_fu_7820_p3;
        select_ln169_1_reg_16505 <= select_ln169_1_fu_7885_p3;
        select_ln169_2_reg_16529 <= select_ln169_2_fu_7934_p3;
        select_ln169_reg_16137 <= select_ln169_fu_7774_p3;
        zext_ln179_35_reg_16429[16 : 0] <= zext_ln179_35_fu_7832_p1[16 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        select_ln41_12_reg_14529 <= select_ln41_12_fu_4394_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        select_ln79_1_reg_15105 <= select_ln79_1_fu_4624_p3;
        select_ln79_2_reg_15118 <= select_ln79_2_fu_4671_p3;
        select_ln79_reg_14755 <= select_ln79_fu_4577_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln159_1_reg_15754 == 1'd0) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        sub_ln179_117_reg_17436 <= sub_ln179_117_fu_9180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (trunc_ln159_1_reg_15754 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_ln179_23_reg_17750[12 : 2] <= sub_ln179_23_fu_11619_p2[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (trunc_ln159_1_reg_15754 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        tmp_146_reg_16519 <= grp_fu_3546_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln159_1_reg_15754 == 1'd0) & (1'd1 == and_ln159_reg_15943) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        tmp_147_reg_16524 <= grp_fu_3563_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_ce) & (trunc_ln159_1_reg_15754 == 1'd0) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_162_reg_17102 <= grp_fu_3591_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln159_reg_15943) & (trunc_ln159_1_reg_15754 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        tmp_163_reg_17441 <= grp_fu_3682_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        zext_ln92_4_reg_14629[15 : 0] <= zext_ln92_4_fu_4481_p1[15 : 0];
        zext_ln92_8_reg_14699[15 : 0] <= zext_ln92_8_fu_4503_p1[15 : 0];
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 = trunc_ln159_1_reg_15754;
    end else begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 = ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 = select_ln185_8_reg_17895;
    end else begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 = ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 = select_ln185_9_fu_13830_p3;
    end else begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 = ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 = select_ln185_10_fu_13838_p3;
    end else begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 = ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 = select_ln185_11_reg_17962;
    end else begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 = ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 = select_ln185_12_fu_13846_p3;
    end else begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 = ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 = select_ln185_13_fu_13854_p3;
    end else begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 = ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 = select_ln185_14_reg_17934;
    end else begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 = ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 = select_ln185_15_fu_13862_p3;
    end else begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 = ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln159_reg_15943)) begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 = ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_16112 == 1'd0) & (1'd1 == and_ln159_reg_15943))) begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 = 1'd0;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln159_reg_15943)) begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3454;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_start_pp0 = 1'b1;
    end else begin
        ap_reset_start_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_3471_p7 = select_ln79_reg_14755;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_3471_p7 = select_ln79_fu_4577_p3;
        end else begin
            grp_fu_3471_p7 = 'bx;
        end
    end else begin
        grp_fu_3471_p7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_3488_p7 = select_ln79_reg_14755;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_3488_p7 = select_ln79_fu_4577_p3;
        end else begin
            grp_fu_3488_p7 = 'bx;
        end
    end else begin
        grp_fu_3488_p7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_3505_p7 = select_ln169_reg_16137;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_3505_p7 = select_ln169_fu_7774_p3;
        end else begin
            grp_fu_3505_p7 = 'bx;
        end
    end else begin
        grp_fu_3505_p7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_3522_p7 = select_ln169_reg_16137;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_3522_p7 = select_ln169_fu_7774_p3;
        end else begin
            grp_fu_3522_p7 = 'bx;
        end
    end else begin
        grp_fu_3522_p7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_3546_p7 = select_ln169_1_reg_16505;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_3546_p7 = select_ln169_1_fu_7885_p3;
        end else begin
            grp_fu_3546_p7 = 'bx;
        end
    end else begin
        grp_fu_3546_p7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_3563_p7 = select_ln169_1_reg_16505;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_3563_p7 = select_ln169_1_fu_7885_p3;
        end else begin
            grp_fu_3563_p7 = 'bx;
        end
    end else begin
        grp_fu_3563_p7 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_0_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_0_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd0) & (trunc_ln39_fu_3872_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_1_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_0_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd1) & (trunc_ln39_fu_3872_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_2_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_0_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd2) & (trunc_ln39_fu_3872_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_3_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_0_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd3) & (trunc_ln39_fu_3872_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_4_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_0_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd0) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd4) & (trunc_ln39_fu_3872_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_5_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_0_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (trunc_ln39_3_fu_4076_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (trunc_ln39_2_fu_3966_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (trunc_ln39_8_reg_14515 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_fu_3876_p1 == 3'd0) & ~(trunc_ln39_1_fu_3876_p1 == 3'd1) & ~(trunc_ln39_1_fu_3876_p1 == 3'd2) & ~(trunc_ln39_1_fu_3876_p1 == 3'd3) & ~(trunc_ln39_1_fu_3876_p1 == 3'd4) & (trunc_ln39_fu_3872_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_0_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_1_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd0) & (trunc_ln39_fu_3872_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_1_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_1_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd1) & (trunc_ln39_fu_3872_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_2_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_1_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd2) & (trunc_ln39_fu_3872_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_3_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_1_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd3) & (trunc_ln39_fu_3872_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_4_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_1_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln39_1_fu_3876_p1 == 3'd4) & (trunc_ln39_fu_3872_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_5_address0 = zext_ln92_8_reg_14699;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address1 = zext_ln92_4_fu_4481_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_1_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_7_reg_14493 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_6_reg_14483 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_5_reg_14455 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_4_reg_14444 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (trunc_ln39_8_reg_14515 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_1_fu_3876_p1 == 3'd0) & ~(trunc_ln39_1_fu_3876_p1 == 3'd1) & ~(trunc_ln39_1_fu_3876_p1 == 3'd2) & ~(trunc_ln39_1_fu_3876_p1 == 3'd3) & ~(trunc_ln39_1_fu_3876_p1 == 3'd4) & (trunc_ln39_fu_3872_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_0_address0 = zext_ln92_4_reg_14629;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address1 = zext_ln92_8_fu_4503_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_2_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln39_7_reg_14493 == 2'd0) & ~(trunc_ln39_7_reg_14493 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_6_reg_14483 == 2'd0) & ~(trunc_ln39_6_reg_14483 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_5_reg_14455 == 2'd0) & ~(trunc_ln39_5_reg_14455 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_4_reg_14444 == 2'd0) & ~(trunc_ln39_4_reg_14444 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_3_fu_4076_p1 == 2'd0) & ~(trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_2_fu_3966_p1 == 2'd0) & ~(trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_8_reg_14515 == 2'd0) & ~(trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_fu_3872_p1 == 2'd0) & ~(trunc_ln39_fu_3872_p1 == 2'd1) & (trunc_ln39_1_fu_3876_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_1_address0 = zext_ln92_4_reg_14629;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address1 = zext_ln92_8_fu_4503_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_2_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln39_7_reg_14493 == 2'd0) & ~(trunc_ln39_7_reg_14493 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_6_reg_14483 == 2'd0) & ~(trunc_ln39_6_reg_14483 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_5_reg_14455 == 2'd0) & ~(trunc_ln39_5_reg_14455 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_4_reg_14444 == 2'd0) & ~(trunc_ln39_4_reg_14444 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_3_fu_4076_p1 == 2'd0) & ~(trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_2_fu_3966_p1 == 2'd0) & ~(trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_8_reg_14515 == 2'd0) & ~(trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_fu_3872_p1 == 2'd0) & ~(trunc_ln39_fu_3872_p1 == 2'd1) & (trunc_ln39_1_fu_3876_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_2_address0 = zext_ln92_4_reg_14629;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address1 = zext_ln92_8_fu_4503_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_2_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln39_7_reg_14493 == 2'd0) & ~(trunc_ln39_7_reg_14493 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_6_reg_14483 == 2'd0) & ~(trunc_ln39_6_reg_14483 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_5_reg_14455 == 2'd0) & ~(trunc_ln39_5_reg_14455 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_4_reg_14444 == 2'd0) & ~(trunc_ln39_4_reg_14444 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_3_fu_4076_p1 == 2'd0) & ~(trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_2_fu_3966_p1 == 2'd0) & ~(trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_8_reg_14515 == 2'd0) & ~(trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_fu_3872_p1 == 2'd0) & ~(trunc_ln39_fu_3872_p1 == 2'd1) & (trunc_ln39_1_fu_3876_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_3_address0 = zext_ln92_4_reg_14629;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address1 = zext_ln92_8_fu_4503_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_2_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln39_7_reg_14493 == 2'd0) & ~(trunc_ln39_7_reg_14493 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_6_reg_14483 == 2'd0) & ~(trunc_ln39_6_reg_14483 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_5_reg_14455 == 2'd0) & ~(trunc_ln39_5_reg_14455 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_4_reg_14444 == 2'd0) & ~(trunc_ln39_4_reg_14444 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_3_fu_4076_p1 == 2'd0) & ~(trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_2_fu_3966_p1 == 2'd0) & ~(trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_8_reg_14515 == 2'd0) & ~(trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_fu_3872_p1 == 2'd0) & ~(trunc_ln39_fu_3872_p1 == 2'd1) & (trunc_ln39_1_fu_3876_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_4_address0 = zext_ln92_4_reg_14629;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address1 = zext_ln92_8_fu_4503_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_2_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln39_7_reg_14493 == 2'd0) & ~(trunc_ln39_7_reg_14493 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_6_reg_14483 == 2'd0) & ~(trunc_ln39_6_reg_14483 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_5_reg_14455 == 2'd0) & ~(trunc_ln39_5_reg_14455 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_4_reg_14444 == 2'd0) & ~(trunc_ln39_4_reg_14444 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_3_fu_4076_p1 == 2'd0) & ~(trunc_ln39_3_fu_4076_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_2_fu_3966_p1 == 2'd0) & ~(trunc_ln39_2_fu_3966_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_8_reg_14515 == 2'd0) & ~(trunc_ln39_8_reg_14515 == 2'd1) & (trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_fu_3872_p1 == 2'd0) & ~(trunc_ln39_fu_3872_p1 == 2'd1) & (trunc_ln39_1_fu_3876_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_5_address0 = zext_ln92_4_reg_14629;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address0 = zext_ln92_fu_4453_p1;
        end else begin
            l1_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address1 = zext_ln92_8_fu_4503_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_address1 = zext_ln39_7_fu_4413_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_address1 = zext_ln39_6_fu_4368_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_address1 = zext_ln39_5_fu_4273_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_address1 = zext_ln39_4_fu_4201_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_address1 = zext_ln39_3_fu_4115_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_address1 = zext_ln39_2_fu_4054_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_address1 = zext_ln39_1_fu_3944_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_address1 = zext_ln39_fu_3846_p1;
        end else begin
            l1_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_d1 = p_Result_7_reg_14396;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_d1 = p_Result_6_reg_14374;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_d1 = p_Result_5_reg_14352;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_d1 = p_Result_4_reg_14330;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_d1 = p_Result_3_reg_14308;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_d1 = p_Result_s_reg_14286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_14241[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_d1 = trunc_ln681_fu_3824_p1;
        end else begin
            l1_stripes_2_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln39_7_reg_14493 == 2'd0) & ~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_7_reg_14493 == 2'd1) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_6_reg_14483 == 2'd0) & ~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_6_reg_14483 == 2'd1) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_5_reg_14455 == 2'd0) & ~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_5_reg_14455 == 2'd1) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_4_reg_14444 == 2'd0) & ~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_4_reg_14444 == 2'd1) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_3_fu_4076_p1 == 2'd0) & ~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_3_fu_4076_p1 == 2'd1) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_2_fu_3966_p1 == 2'd0) & ~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_2_fu_3966_p1 == 2'd1) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_8_reg_14515 == 2'd0) & ~(trunc_ln39_1_reg_14261 == 3'd0) & ~(trunc_ln39_1_reg_14261 == 3'd1) & ~(trunc_ln39_1_reg_14261 == 3'd2) & ~(trunc_ln39_1_reg_14261 == 3'd3) & ~(trunc_ln39_8_reg_14515 == 2'd1) & ~(trunc_ln39_1_reg_14261 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln39_fu_3872_p1 == 2'd0) & ~(trunc_ln39_1_fu_3876_p1 == 3'd0) & ~(trunc_ln39_1_fu_3876_p1 == 3'd1) & ~(trunc_ln39_1_fu_3876_p1 == 3'd2) & ~(trunc_ln39_1_fu_3876_p1 == 3'd3) & ~(trunc_ln39_1_fu_3876_p1 == 3'd4) & ~(trunc_ln39_fu_3872_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln32_reg_14194 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_0_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_0_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_0_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_0_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_1_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_1_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_1_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_1_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_2_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_2_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_2_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_2_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_3_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_3_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_3_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_3_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_4_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_4_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_4_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_4_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_5_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_5_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_5_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_5_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_fu_7384_p1 == 3'd0) & ~(trunc_ln131_fu_7384_p1 == 3'd1) & ~(trunc_ln131_fu_7384_p1 == 3'd2) & ~(trunc_ln131_fu_7384_p1 == 3'd3) & ~(trunc_ln131_fu_7384_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_0_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_0_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_0_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_0_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd0))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_1_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_1_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_1_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_1_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd1))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_2_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_2_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_2_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_2_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd2))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_3_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_3_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_3_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_3_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd3))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_4_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_4_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_4_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_4_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd4))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_5_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_5_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_5_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_5_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_reg_15724 == 3'd0) & ~(trunc_ln131_reg_15724 == 3'd1) & ~(trunc_ln131_reg_15724 == 3'd2) & ~(trunc_ln131_reg_15724 == 3'd3) & ~(trunc_ln131_reg_15724 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_0_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_0_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_0_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_0_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_1_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_1_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_1_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_1_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_2_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_2_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_2_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_2_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_3_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_3_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_3_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_3_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_4_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_4_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_4_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_4_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (trunc_ln131_fu_7384_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_5_address0 = zext_ln179_35_fu_7832_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_5_address0 = zext_ln179_fu_7610_p1;
        end else begin
            l2_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_5_address1 = zext_ln179_18_fu_7632_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_5_address1 = zext_ln131_fu_7368_p1;
        end else begin
            l2_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_fu_7384_p1 == 3'd0) & ~(trunc_ln131_fu_7384_p1 == 3'd1) & ~(trunc_ln131_fu_7384_p1 == 3'd2) & ~(trunc_ln131_fu_7384_p1 == 3'd3) & ~(trunc_ln131_fu_7384_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_0_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_0_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_3_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_0_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_0_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_3_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd0))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_1_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_1_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_3_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_1_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_1_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_3_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd1))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_2_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_2_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_3_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_2_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_2_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_3_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd2))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_3_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_3_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_3_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_3_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_3_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_3_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd3))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_4_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_4_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_3_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_4_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_4_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_3_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln131_reg_15724 == 3'd4))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_5_address0 = zext_ln179_35_reg_16429;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_5_address0 = zext_ln179_reg_15960;
        end else begin
            l2_stripes_3_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_5_address1 = zext_ln179_18_reg_16036;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_3_5_address1 = zext_ln131_reg_15708;
        end else begin
            l2_stripes_3_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_reg_15724 == 3'd0) & ~(trunc_ln131_reg_15724 == 3'd1) & ~(trunc_ln131_reg_15724 == 3'd2) & ~(trunc_ln131_reg_15724 == 3'd3) & ~(trunc_ln131_reg_15724 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (icmp_ln127_reg_14223 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (icmp_ln194_reg_16112 == 1'd1) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (ap_predicate_op3288_write_state36 == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((~((1'b0 == ap_block_pp0_stage8_subdone) & (ap_reset_start_pp0 == 1'b1)) & (1'b0 == ap_block_pp0_stage8_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else if ((((1'b0 == ap_block_pp0_stage8_subdone) & (ap_reset_start_pp0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln135_fu_7404_p2 = (l2_write_col_offset + 16'd1);

assign add_ln139_fu_7494_p2 = (l2_write_row_offset_2_reg_15678 + 8'd1);

assign add_ln146_fu_4513_p2 = (l1_read_col_offset + 16'd2);

assign add_ln150_fu_7519_p2 = (l1_read_row_offset_l_reg_14750 + 8'd2);

assign add_ln168_1_fu_7855_p2 = (l2_read_row_offset + select_ln168_fu_7848_p3);

assign add_ln168_2_fu_7910_p2 = (zext_ln168_3_fu_7902_p1 + l2_read_row_offset);

assign add_ln168_fu_7750_p2 = (zext_ln168_1_fu_7740_p1 + l2_read_row_offset);

assign add_ln169_1_fu_7879_p2 = (3'd2 + add_ln171_1_fu_7873_p2);

assign add_ln169_2_fu_7928_p2 = (3'd2 + add_ln171_2_fu_7922_p2);

assign add_ln169_fu_7768_p2 = (3'd2 + add_ln171_fu_7762_p2);

assign add_ln171_1_fu_7873_p2 = (zext_ln168_2_fu_7747_p1 + add_ln171_3_fu_7867_p2);

assign add_ln171_2_fu_7922_p2 = (trunc_ln168_fu_7743_p1 + zext_ln168_4_fu_7906_p1);

assign add_ln171_3_fu_7867_p2 = (3'd1 + trunc_ln168_fu_7743_p1);

assign add_ln171_fu_7762_p2 = (trunc_ln168_fu_7743_p1 + zext_ln168_2_fu_7747_p1);

assign add_ln179_100_fu_9616_p2 = ($signed(sext_ln179_71_fu_8724_p1) + $signed(sext_ln179_56_fu_8541_p1));

assign add_ln179_101_fu_13439_p2 = ($signed(zext_ln179_5_fu_13375_p1) + $signed(sext_ln179_196_fu_13436_p1));

assign add_ln179_102_fu_13445_p2 = ($signed(sext_ln179_64_fu_13393_p1) + $signed(add_ln179_101_fu_13439_p2));

assign add_ln179_103_fu_13520_p2 = ($signed(sext_ln179_204_fu_13514_p1) + $signed(sext_ln179_205_fu_13517_p1));

assign add_ln179_104_fu_13530_p2 = ($signed(sext_ln179_203_fu_13511_p1) + $signed(sext_ln179_206_fu_13526_p1));

assign add_ln179_105_fu_13536_p2 = (add_ln179_95_reg_17663 + add_ln179_104_fu_13530_p2);

assign add_ln179_106_fu_11057_p2 = ($signed(sext_ln179_143_fu_10568_p1) + $signed(l2_kernel_sums_5));

assign add_ln179_107_fu_11063_p2 = ($signed(sext_ln179_132_fu_10429_p1) + $signed(sext_ln179_155_fu_10811_p1));

assign add_ln179_108_fu_11073_p2 = ($signed(add_ln179_106_fu_11057_p2) + $signed(sext_ln179_208_fu_11069_p1));

assign add_ln179_109_fu_9622_p2 = ($signed(sext_ln179_114_fu_9177_p1) + $signed(sext_ln179_121_fu_9426_p1));

assign add_ln179_10_fu_8891_p2 = (zext_ln179_131_fu_8888_p1 + zext_ln179_129_fu_8831_p1);

assign add_ln179_110_fu_9632_p2 = (zext_ln179_133_fu_8912_p1 + select_ln179_66_fu_8738_p3);

assign add_ln179_111_fu_9642_p2 = ($signed(sext_ln179_81_fu_8765_p1) + $signed(sext_ln179_210_fu_9638_p1));

assign add_ln179_112_fu_9652_p2 = ($signed(sext_ln179_209_fu_9628_p1) + $signed(sext_ln179_211_fu_9648_p1));

assign add_ln179_113_fu_11082_p2 = ($signed(add_ln179_108_fu_11073_p2) + $signed(sext_ln179_212_fu_11079_p1));

assign add_ln179_114_fu_11088_p2 = ($signed(sext_ln179_5_fu_9785_p1) + $signed(sext_ln179_90_fu_10146_p1));

assign add_ln179_115_fu_13176_p2 = ($signed(sext_ln179_37_fu_13082_p1) + $signed(sext_ln179_12_fu_13069_p1));

assign add_ln179_116_fu_13182_p2 = ($signed(sext_ln179_22_fu_13079_p1) + $signed(add_ln179_115_fu_13176_p2));

assign add_ln179_117_fu_13315_p2 = ($signed(sext_ln179_213_fu_13309_p1) + $signed(sext_ln179_214_fu_13312_p1));

assign add_ln179_118_fu_12734_p2 = ($signed(sext_ln179_46_fu_11988_p1) + $signed(sext_ln179_30_fu_11651_p1));

assign add_ln179_119_fu_12744_p2 = ($signed(sext_ln179_207_fu_12730_p1) + $signed(sext_ln179_57_fu_12121_p1));

assign add_ln179_11_fu_12266_p2 = (select_ln179_8_fu_11253_p3 + select_ln179_1_fu_11186_p3);

assign add_ln179_120_fu_12750_p2 = (zext_ln179_91_fu_12226_p1 + add_ln179_119_fu_12744_p2);

assign add_ln179_121_fu_12760_p2 = ($signed(sext_ln179_216_fu_12740_p1) + $signed(sext_ln179_217_fu_12756_p1));

assign add_ln179_122_fu_13328_p2 = ($signed(sext_ln179_215_fu_13321_p1) + $signed(sext_ln179_218_fu_13325_p1));

assign add_ln179_123_fu_13334_p2 = (add_ln179_113_reg_17668 + add_ln179_122_fu_13328_p2);

assign add_ln179_124_fu_11094_p2 = ($signed(sext_ln179_157_fu_10867_p1) + $signed(sext_ln179_145_fu_10602_p1));

assign add_ln179_125_fu_11100_p2 = ($signed(sext_ln179_123_fu_10238_p1) + $signed(sext_ln179_134_fu_10461_p1));

assign add_ln179_126_fu_11106_p2 = (add_ln179_124_fu_11094_p2 + add_ln179_125_fu_11100_p2);

assign add_ln179_127_fu_11112_p2 = ($signed(sext_ln179_83_fu_10015_p1) + $signed(sext_ln179_115_fu_10212_p1));

assign add_ln179_128_fu_11118_p2 = ($signed(zext_ln179_123_fu_10172_p1) + $signed(sext_ln179_96_fu_10176_p1));

assign add_ln179_129_fu_11124_p2 = ($signed(sext_ln179_72_fu_9852_p1) + $signed(add_ln179_128_fu_11118_p2));

assign add_ln179_12_fu_12276_p2 = ($signed(l2_kernel_sums_1) + $signed(sext_ln179_100_fu_12272_p1));

assign add_ln179_130_fu_12807_p2 = ($signed(sext_ln179_221_fu_12801_p1) + $signed(sext_ln179_222_fu_12804_p1));

assign add_ln179_131_fu_12817_p2 = ($signed(sext_ln179_220_fu_12798_p1) + $signed(sext_ln179_223_fu_12813_p1));

assign add_ln179_132_fu_13188_p2 = ($signed(sext_ln179_13_fu_13073_p1) + $signed(sub_ln179_4_reg_17554));

assign add_ln179_133_fu_12823_p2 = ($signed(sext_ln179_24_fu_11515_p1) + $signed(sext_ln179_31_fu_11672_p1));

assign add_ln179_134_fu_13196_p2 = ($signed(add_ln179_132_fu_13188_p2) + $signed(sext_ln179_224_fu_13193_p1));

assign add_ln179_135_fu_12829_p2 = ($signed(sext_ln179_39_fu_11833_p1) + $signed(sext_ln179_48_fu_12020_p1));

assign add_ln179_136_fu_12839_p2 = ($signed(sext_ln179_219_fu_12794_p1) + $signed(sext_ln179_58_fu_12137_p1));

assign add_ln179_137_fu_12845_p2 = ($signed(sext_ln179_66_fu_12246_p1) + $signed(add_ln179_136_fu_12839_p2));

assign add_ln179_138_fu_12855_p2 = ($signed(sext_ln179_225_fu_12835_p1) + $signed(sext_ln179_226_fu_12851_p1));

assign add_ln179_139_fu_13205_p2 = ($signed(add_ln179_134_fu_13196_p2) + $signed(sext_ln179_227_fu_13202_p1));

assign add_ln179_13_fu_12282_p2 = ($signed(select_ln179_23_fu_11576_p3) + $signed(sext_ln179_16_fu_11413_p1));

assign add_ln179_140_fu_13211_p2 = (add_ln179_131_reg_17850 + add_ln179_139_fu_13205_p2);

assign add_ln179_141_fu_11148_p2 = ($signed(sext_ln179_148_fu_10637_p1) + $signed(l2_kernel_sums_7));

assign add_ln179_142_fu_8451_p2 = ($signed(sext_ln179_97_fu_8435_p1) + $signed(sext_ln179_135_fu_8438_p1));

assign add_ln179_143_fu_11157_p2 = ($signed(sext_ln179_158_fu_10920_p1) + $signed(sext_ln179_230_fu_11154_p1));

assign add_ln179_144_fu_11167_p2 = ($signed(add_ln179_141_fu_11148_p2) + $signed(sext_ln179_231_fu_11163_p1));

assign add_ln179_145_fu_13712_p2 = ($signed(add_ln179_150_fu_13682_p2) + $signed(sext_ln179_240_fu_13708_p1));

assign add_ln179_146_fu_11173_p2 = ($signed(sext_ln179_49_fu_9849_p1) + $signed(sext_ln179_84_fu_10019_p1));

assign add_ln179_148_fu_12864_p2 = ($signed(zext_ln179_55_fu_11844_p1) + $signed(add_ln179_147_reg_17346));

assign add_ln179_149_fu_12873_p2 = ($signed(sext_ln179_232_fu_12861_p1) + $signed(sext_ln179_233_fu_12869_p1));

assign add_ln179_14_fu_12292_p2 = ($signed(sext_ln179_41_fu_11896_p1) + $signed(sext_ln179_33_fu_11737_p1));

assign add_ln179_150_fu_13682_p2 = ($signed(add_ln179_144_reg_17705) + $signed(sext_ln179_234_fu_13679_p1));

assign add_ln179_151_fu_12879_p2 = (zext_ln179_164_fu_12317_p1 + select_ln179_61_fu_12259_p3);

assign add_ln179_152_fu_9658_p2 = (select_ln179_21_fu_8457_p3 + zext_ln179_163_fu_9465_p1);

assign add_ln179_153_fu_9664_p2 = ($signed(sext_ln179_117_fu_9212_p1) + $signed(add_ln179_152_fu_9658_p2));

assign add_ln179_154_fu_12892_p2 = ($signed(sext_ln179_235_fu_12885_p1) + $signed(sext_ln179_236_fu_12889_p1));

assign add_ln179_155_fu_8216_p2 = ($signed(mul_ln179_2_reg_16563) + $signed(zext_ln179_124_fu_8162_p1));

assign add_ln179_156_fu_13654_p2 = ($signed(sext_ln179_229_fu_13650_p1) + $signed(sext_ln179_14_fu_13577_p1));

assign add_ln179_157_fu_13660_p2 = (zext_ln179_45_fu_13580_p1 + add_ln179_156_fu_13654_p2);

assign add_ln179_158_fu_13696_p2 = ($signed(sext_ln179_238_fu_13690_p1) + $signed(sext_ln179_239_fu_13693_p1));

assign add_ln179_159_fu_13702_p2 = ($signed(sext_ln179_237_fu_13687_p1) + $signed(add_ln179_158_fu_13696_p2));

assign add_ln179_15_fu_12302_p2 = ($signed(sext_ln179_101_fu_12288_p1) + $signed(sext_ln179_102_fu_12298_p1));

assign add_ln179_16_fu_12947_p2 = ($signed(add_ln179_12_reg_17770) + $signed(sext_ln179_103_fu_12944_p1));

assign add_ln179_17_fu_9015_p2 = ($signed(select_ln179_63_fu_8631_p3) + $signed(sext_ln179_62_fu_8572_p1));

assign add_ln179_18_fu_9025_p2 = ($signed(sext_ln179_52_fu_8516_p1) + $signed(sext_ln179_104_fu_9021_p1));

assign add_ln179_19_fu_10182_p2 = ($signed(sext_ln179_87_fu_10106_p1) + $signed(sext_ln179_76_fu_9946_p1));

assign add_ln179_1_fu_11417_p2 = (zext_ln179_20_fu_11330_p1 + zext_ln179_23_fu_11354_p1);

assign add_ln179_20_fu_9031_p2 = (select_ln179_93_fu_9008_p3 + select_ln179_85_fu_8813_p3);

assign add_ln179_21_fu_10195_p2 = ($signed(sext_ln179_106_fu_10188_p1) + $signed(sext_ln179_107_fu_10192_p1));

assign add_ln179_22_fu_10201_p2 = ($signed(sext_ln179_105_fu_10179_p1) + $signed(add_ln179_21_fu_10195_p2));

assign add_ln179_23_fu_12955_p2 = ($signed(add_ln179_16_fu_12947_p2) + $signed(sext_ln179_108_fu_12952_p1));

assign add_ln179_24_fu_9102_p2 = (zext_ln179_140_fu_9037_p1 + zext_ln179_144_fu_9098_p1);

assign add_ln179_25_fu_13105_p2 = (zext_ln179_167_fu_13089_p1 + zext_ln179_168_fu_13101_p1);

assign add_ln179_26_fu_12452_p2 = (zext_ln179_188_fu_12448_p1 + zext_ln179_183_fu_12363_p1);

assign add_ln179_27_fu_10519_p2 = (zext_ln179_195_fu_10515_p1 + zext_ln179_194_fu_10504_p1);

assign add_ln179_28_fu_10850_p2 = (zext_ln179_212_fu_10815_p1 + zext_ln179_214_fu_10846_p1);

assign add_ln179_29_fu_10903_p2 = (zext_ln179_218_fu_10899_p1 + zext_ln179_217_fu_10895_p1);

assign add_ln179_2_fu_11634_p2 = (zext_ln179_38_fu_11566_p1 + zext_ln179_37_fu_11555_p1);

assign add_ln179_30_fu_12494_p2 = ($signed(sext_ln179_137_fu_12412_p1) + $signed(l2_kernel_sums_0));

assign add_ln179_31_fu_12500_p2 = ($signed(sext_ln179_124_fu_12346_p1) + $signed(sext_ln179_149_fu_12473_p1));

assign add_ln179_32_fu_12510_p2 = ($signed(add_ln179_30_fu_12494_p2) + $signed(sext_ln179_160_fu_12506_p1));

assign add_ln179_35_fu_10927_p2 = ($signed(sext_ln179_74_fu_9904_p1) + $signed(sext_ln179_162_fu_10924_p1));

assign add_ln179_36_fu_12522_p2 = ($signed(sext_ln179_161_fu_12516_p1) + $signed(sext_ln179_163_fu_12519_p1));

assign add_ln179_37_fu_12532_p2 = ($signed(add_ln179_32_fu_12510_p2) + $signed(sext_ln179_164_fu_12528_p1));

assign add_ln179_38_fu_10933_p2 = ($signed(sext_ln179_fu_9676_p1) + $signed(sext_ln179_85_fu_10080_p1));

assign add_ln179_39_fu_12541_p2 = ($signed(sext_ln179_32_fu_11705_p1) + $signed(zext_ln179_11_fu_11200_p1));

assign add_ln179_3_fu_11676_p2 = (zext_ln179_32_reg_17559 + zext_ln179_37_fu_11555_p1);

assign add_ln179_40_fu_12547_p2 = ($signed(sext_ln179_15_fu_11382_p1) + $signed(add_ln179_39_fu_12541_p2));

assign add_ln179_41_fu_12557_p2 = ($signed(sext_ln179_165_fu_12538_p1) + $signed(sext_ln179_166_fu_12553_p1));

assign add_ln179_43_fu_12566_p2 = ($signed(sext_ln179_159_fu_12491_p1) + $signed(sext_ln179_51_fu_12062_p1));

assign add_ln179_44_fu_12576_p2 = ($signed(sext_ln179_61_fu_12191_p1) + $signed(sext_ln179_168_fu_12572_p1));

assign add_ln179_45_fu_12582_p2 = (zext_ln179_221_fu_12563_p1 + add_ln179_44_fu_12576_p2);

assign add_ln179_46_fu_12994_p2 = ($signed(sext_ln179_167_fu_12988_p1) + $signed(sext_ln179_169_fu_12991_p1));

assign add_ln179_47_fu_13000_p2 = (add_ln179_37_reg_17780 + add_ln179_46_fu_12994_p2);

assign add_ln179_48_fu_12595_p2 = (select_ln179_124_fu_12484_p3 + zext_ln179_186_fu_12430_p1);

assign add_ln179_49_fu_13008_p2 = ($signed(sext_ln179_170_fu_13005_p1) + $signed(sub_ln179_92_fu_12982_p2));

assign add_ln179_4_fu_7827_p2 = (17'd2 + zext_ln168_reg_15955);

assign add_ln179_50_fu_13147_p2 = ($signed(sext_ln179_125_fu_13140_p1) + $signed(add_ln179_49_reg_17885));

assign add_ln179_51_fu_13152_p2 = ($signed(sext_ln179_171_fu_13144_p1) + $signed(add_ln179_50_fu_13147_p2));

assign add_ln179_52_fu_12608_p2 = ($signed(sext_ln179_139_fu_12469_p1) + $signed(l2_kernel_sums_2));

assign add_ln179_53_fu_10939_p2 = ($signed(sext_ln179_128_fu_10320_p1) + $signed(sext_ln179_152_fu_10726_p1));

assign add_ln179_54_fu_12617_p2 = ($signed(add_ln179_52_fu_12608_p2) + $signed(sext_ln179_174_fu_12614_p1));

assign add_ln179_55_fu_9560_p2 = ($signed(sext_ln179_110_fu_9084_p1) + $signed(sext_ln179_118_fu_9303_p1));

assign add_ln179_56_fu_9566_p2 = ($signed(sext_ln179_92_fu_8858_p1) + $signed(sext_ln179_69_fu_8673_p1));

assign add_ln179_57_fu_10951_p2 = ($signed(sext_ln179_77_fu_9963_p1) + $signed(sext_ln179_176_fu_10948_p1));

assign add_ln179_58_fu_10957_p2 = ($signed(sext_ln179_175_fu_10945_p1) + $signed(add_ln179_57_fu_10951_p2));

assign add_ln179_59_fu_12626_p2 = ($signed(add_ln179_54_fu_12617_p2) + $signed(sext_ln179_177_fu_12623_p1));

assign add_ln179_5_fu_11744_p2 = (zext_ln179_50_fu_11741_p1 + zext_ln179_49_fu_11720_p1);

assign add_ln179_60_fu_10963_p2 = ($signed(sub_ln179_2_fu_9728_p2) + $signed(sext_ln179_88_fu_10127_p1));

assign add_ln179_61_fu_12635_p2 = ($signed(sext_ln179_35_fu_11765_p1) + $signed(sext_ln179_8_fu_11284_p1));

assign add_ln179_62_fu_12645_p2 = ($signed(sext_ln179_18_fu_11444_p1) + $signed(sext_ln179_179_fu_12641_p1));

assign add_ln179_63_fu_12651_p2 = ($signed(sext_ln179_178_fu_12632_p1) + $signed(add_ln179_62_fu_12645_p2));

assign add_ln179_64_fu_12657_p2 = ($signed(sext_ln179_42_fu_11932_p1) + $signed(sext_ln179_27_fu_11611_p1));

assign add_ln179_65_fu_13499_p2 = ($signed(sext_ln179_173_fu_13495_p1) + $signed(sext_ln179_53_fu_13464_p1));

assign add_ln179_66_fu_13505_p2 = ($signed(sext_ln179_63_fu_13467_p1) + $signed(add_ln179_65_fu_13499_p2));

assign add_ln179_67_fu_13592_p2 = ($signed(sext_ln179_181_fu_13586_p1) + $signed(sext_ln179_182_fu_13589_p1));

assign add_ln179_68_fu_13602_p2 = ($signed(sext_ln179_180_fu_13583_p1) + $signed(sext_ln179_183_fu_13598_p1));

assign add_ln179_69_fu_13608_p2 = (add_ln179_59_reg_17810 + add_ln179_68_fu_13602_p2);

assign add_ln179_6_fu_12104_p2 = (zext_ln179_73_fu_12066_p1 + zext_ln179_75_fu_12101_p1);

assign add_ln179_70_fu_10976_p2 = ($signed(sext_ln179_140_fu_10471_p1) + $signed(l2_kernel_sums_3));

assign add_ln179_71_fu_10982_p2 = ($signed(sext_ln179_129_fu_10369_p1) + $signed(sext_ln179_153_fu_10754_p1));

assign add_ln179_72_fu_10992_p2 = ($signed(add_ln179_70_fu_10976_p2) + $signed(sext_ln179_184_fu_10988_p1));

assign add_ln179_73_fu_9572_p2 = ($signed(select_ln179_95_fu_9139_p3) + $signed(sext_ln179_120_fu_9364_p1));

assign add_ln179_74_fu_9578_p2 = ($signed(sext_ln179_93_fu_8884_p1) + $signed(zext_ln179_100_fu_8682_p1));

assign add_ln179_75_fu_11004_p2 = ($signed(sext_ln179_79_fu_9994_p1) + $signed(sext_ln179_186_fu_11001_p1));

assign add_ln179_76_fu_11014_p2 = ($signed(sext_ln179_185_fu_10998_p1) + $signed(sext_ln179_187_fu_11010_p1));

assign add_ln179_77_fu_13400_p2 = ($signed(add_ln179_72_reg_17648) + $signed(sext_ln179_188_fu_13397_p1));

assign add_ln179_78_fu_11020_p2 = ($signed(sext_ln179_3_fu_9741_p1) + $signed(sext_ln179_89_fu_10142_p1));

assign add_ln179_79_fu_12663_p2 = ($signed(sub_ln179_27_fu_11798_p2) + $signed(sext_ln179_10_fu_11305_p1));

assign add_ln179_7_fu_12209_p2 = (zext_ln179_81_fu_12141_p1 + zext_ln179_88_fu_12205_p1);

assign add_ln179_80_fu_12673_p2 = ($signed(sext_ln179_19_fu_11448_p1) + $signed(sext_ln179_190_fu_12669_p1));

assign add_ln179_81_fu_13411_p2 = ($signed(sext_ln179_189_fu_13405_p1) + $signed(sext_ln179_191_fu_13408_p1));

assign add_ln179_82_fu_13290_p2 = ($signed(select_ln179_41_fu_13283_p3) + $signed(sext_ln179_28_fu_13261_p1));

assign add_ln179_84_fu_12679_p2 = ($signed(zext_ln179_89_fu_12222_p1) + $signed(grp_fu_14187_p3));

assign add_ln179_85_fu_13303_p2 = ($signed(sext_ln179_192_fu_13296_p1) + $signed(sext_ln179_193_fu_13300_p1));

assign add_ln179_86_fu_13420_p2 = ($signed(add_ln179_81_fu_13411_p2) + $signed(sext_ln179_194_fu_13417_p1));

assign add_ln179_87_fu_13430_p2 = ($signed(add_ln179_77_fu_13400_p2) + $signed(sext_ln179_195_fu_13426_p1));

assign add_ln179_88_fu_11026_p2 = ($signed(sext_ln179_154_fu_10769_p1) + $signed(l2_kernel_sums_4));

assign add_ln179_89_fu_11032_p2 = ($signed(sext_ln179_131_fu_10412_p1) + $signed(sext_ln179_141_fu_10536_p1));

assign add_ln179_8_fu_8590_p2 = (zext_ln179_93_reg_17295 + zext_ln179_95_fu_8586_p1);

assign add_ln179_90_fu_11042_p2 = ($signed(add_ln179_88_fu_11026_p2) + $signed(sext_ln179_197_fu_11038_p1));

assign add_ln179_91_fu_9584_p2 = (zext_ln179_120_fu_8786_p1 + select_ln179_104_fu_9398_p3);

assign add_ln179_92_fu_9594_p2 = ($signed(sext_ln179_94_fu_8908_p1) + $signed(sext_ln179_113_fu_9173_p1));

assign add_ln179_93_fu_9600_p2 = ($signed(sext_ln179_80_fu_8762_p1) + $signed(add_ln179_92_fu_9594_p2));

assign add_ln179_94_fu_9610_p2 = ($signed(sext_ln179_198_fu_9590_p1) + $signed(sext_ln179_199_fu_9606_p1));

assign add_ln179_95_fu_11051_p2 = ($signed(add_ln179_90_fu_11042_p2) + $signed(sext_ln179_200_fu_11048_p1));

assign add_ln179_96_fu_13014_p2 = ($signed(sext_ln179_29_fu_12940_p1) + $signed(sext_ln179_11_fu_12925_p1));

assign add_ln179_97_fu_12717_p2 = ($signed(sext_ln179_36_fu_11803_p1) + $signed(sext_ln179_45_fu_11966_p1));

assign add_ln179_98_fu_13164_p2 = ($signed(sext_ln179_20_fu_13076_p1) + $signed(sext_ln179_202_fu_13161_p1));

assign add_ln179_99_fu_13170_p2 = ($signed(sext_ln179_201_fu_13158_p1) + $signed(add_ln179_98_fu_13164_p2));

assign add_ln179_9_fu_10036_p2 = (zext_ln179_113_reg_17080 + zext_ln179_115_fu_10032_p1);

assign add_ln179_fu_7626_p2 = (17'd1 + zext_ln168_fu_7606_p1);

assign add_ln210_fu_7660_p2 = (l2_read_col_offset + 16'd2);

assign add_ln214_fu_13731_p2 = (l2_read_row_offset_l_reg_16132 + 8'd2);

assign add_ln223_fu_3765_p2 = (l1_iteration + 32'd1);

assign add_ln228_fu_7991_p2 = ($signed(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313) + $signed(8'd255));

assign add_ln231_fu_7686_p2 = (l2_iteration + 32'd1);

assign add_ln40_1_fu_3970_p2 = (8'd1 + select_ln41_1_fu_3909_p3);

assign add_ln40_2_fu_4080_p2 = (8'd1 + select_ln41_3_fu_4047_p3);

assign add_ln40_3_fu_4137_p2 = (8'd1 + select_ln41_5_reg_14439);

assign add_ln40_4_fu_4174_p2 = (8'd1 + select_ln41_7_fu_4162_p3);

assign add_ln40_5_fu_4243_p2 = (8'd1 + select_ln41_9_fu_4233_p3);

assign add_ln40_6_fu_4267_p2 = (8'd1 + select_ln41_11_fu_4255_p3);

assign add_ln40_7_fu_4321_p2 = (select_ln41_13_fu_4310_p3 + 8'd1);

assign add_ln40_fu_3886_p2 = (8'd1 + l1_channel_idx_load_reg_14252);

assign add_ln44_1_fu_4035_p2 = (16'd1 + select_ln41_reg_14270);

assign add_ln44_2_fu_4104_p2 = (16'd1 + select_ln41_2_reg_14423);

assign add_ln44_3_fu_4148_p2 = (16'd1 + select_ln41_4_fu_4109_p3);

assign add_ln44_4_fu_4222_p2 = (16'd1 + select_ln41_6_reg_14448);

assign add_ln44_5_fu_4294_p2 = (16'd1 + select_ln41_8_reg_14476);

assign add_ln44_6_fu_4389_p2 = (16'd1 + select_ln41_10_reg_14503);

assign add_ln44_7_fu_4400_p2 = (select_ln41_12_fu_4394_p3 + 16'd1);

assign add_ln44_fu_3897_p2 = (16'd1 + l1_write_col_offset_s_reg_14235);

assign add_ln78_1_fu_4594_p2 = (l1_read_row_offset + select_ln78_fu_4587_p3);

assign add_ln78_2_fu_4647_p2 = (zext_ln78_2_fu_4639_p1 + l1_read_row_offset);

assign add_ln78_fu_4553_p2 = (zext_ln78_fu_4543_p1 + l1_read_row_offset);

assign add_ln79_1_fu_4618_p2 = (3'd2 + add_ln81_1_fu_4612_p2);

assign add_ln79_2_fu_4665_p2 = (3'd2 + add_ln81_2_fu_4659_p2);

assign add_ln79_fu_4571_p2 = (3'd2 + add_ln81_fu_4565_p2);

assign add_ln81_1_fu_4612_p2 = (zext_ln78_1_fu_4550_p1 + add_ln81_3_fu_4606_p2);

assign add_ln81_2_fu_4659_p2 = (zext_ln78_3_fu_4643_p1 + trunc_ln78_fu_4546_p1);

assign add_ln81_3_fu_4606_p2 = (3'd1 + trunc_ln78_fu_4546_p1);

assign add_ln81_fu_4565_p2 = (zext_ln78_1_fu_4550_p1 + trunc_ln78_fu_4546_p1);

assign add_ln85_1_fu_4475_p2 = (16'd1 + add_ln85_fu_4447_p2);

assign add_ln85_2_fu_4497_p2 = (16'd2 + add_ln85_fu_4447_p2);

assign add_ln85_fu_4447_p2 = (zext_ln70_fu_4444_p1 + l1_read_col_offset);

assign add_ln92_10_fu_5416_p2 = (zext_ln92_43_fu_5369_p1 + zext_ln92_45_fu_5403_p1);

assign add_ln92_11_fu_5426_p2 = (zext_ln92_46_fu_5412_p1 + zext_ln92_47_fu_5422_p1);

assign add_ln92_12_fu_5436_p2 = (add_ln92_8_reg_15255 + zext_ln92_48_fu_5432_p1);

assign add_ln92_13_fu_5508_p2 = ($signed(zext_ln92_11_fu_5273_p1) + $signed(sext_ln92_1_fu_5263_p1));

assign add_ln92_14_fu_5181_p2 = ($signed(sext_ln92_9_fu_4995_p1) + $signed(sub_ln92_72_fu_4870_p2));

assign add_ln92_15_fu_5517_p2 = ($signed(add_ln92_13_fu_5508_p2) + $signed(sext_ln92_23_fu_5514_p1));

assign add_ln92_16_fu_5527_p2 = ($signed(sext_ln92_19_fu_5351_p1) + $signed(sub_ln92_15_fu_5315_p2));

assign add_ln92_18_fu_5540_p2 = ($signed(sext_ln92_25_fu_5533_p1) + $signed(sext_ln92_26_fu_5537_p1));

assign add_ln92_19_fu_5550_p2 = ($signed(sext_ln92_24_fu_5523_p1) + $signed(sext_ln92_27_fu_5546_p1));

assign add_ln92_1_fu_5031_p2 = ($signed(sext_ln92_5_fu_4817_p1) + $signed(sext_ln92_3_fu_4755_p1));

assign add_ln92_21_fu_5575_p2 = ($signed(sub_ln92_16_fu_5321_p2) + $signed(sext_ln92_30_fu_5572_p1));

assign add_ln92_22_fu_5598_p2 = ($signed(sext_ln92_22_fu_5472_p1) + $signed(sext_ln92_20_fu_5391_p1));

assign add_ln92_23_fu_5257_p2 = (zext_ln92_62_fu_5253_p1 + sub_ln92_24_fu_5228_p2);

assign add_ln92_24_fu_5796_p2 = ($signed(add_ln92_22_reg_15352) + $signed(sext_ln92_32_fu_5793_p1));

assign add_ln92_26_fu_5971_p2 = (zext_ln92_68_fu_5863_p1 + zext_ln92_67_fu_5852_p1);

assign add_ln92_27_fu_5977_p2 = ($signed(sext_ln92_40_fu_5967_p1) + $signed(sext_ln92_39_fu_5924_p1));

assign add_ln92_28_fu_5987_p2 = ($signed(sext_ln92_33_fu_5818_p1) + $signed(sext_ln92_41_fu_5983_p1));

assign add_ln92_29_fu_6450_p2 = (zext_ln92_81_fu_6447_p1 + add_ln92_28_reg_15480);

assign add_ln92_2_fu_5037_p2 = ($signed(sext_ln92_11_fu_5027_p1) + $signed(sext_ln92_7_fu_4916_p1));

assign add_ln92_30_fu_6239_p2 = ($signed(sext_ln92_38_fu_5903_p1) + $signed(sub_ln92_28_fu_5839_p2));

assign add_ln92_32_fu_6248_p2 = (add_ln92_30_fu_6239_p2 + zext_ln92_107_fu_6245_p1);

assign add_ln92_33_fu_6254_p2 = ($signed(zext_ln92_94_fu_6115_p1) + $signed(sext_ln92_44_fu_6083_p1));

assign add_ln92_34_fu_6264_p2 = (zext_ln92_76_fu_5928_p1 + sub_ln92_49_fu_6234_p2);

assign add_ln92_35_fu_6274_p2 = ($signed(sext_ln92_49_fu_6178_p1) + $signed(sext_ln92_55_fu_6270_p1));

assign add_ln92_36_fu_6280_p2 = ($signed(sext_ln92_54_fu_6260_p1) + $signed(add_ln92_35_fu_6274_p2));

assign add_ln92_37_fu_6535_p2 = ($signed(add_ln92_32_reg_15500) + $signed(sext_ln92_56_fu_6532_p1));

assign add_ln92_38_fu_6540_p2 = (zext_ln92_74_fu_6444_p1 + sub_ln92_30_fu_6438_p2);

assign add_ln92_39_fu_6546_p2 = ($signed(zext_ln92_86_fu_6474_p1) + $signed(sext_ln92_42_fu_6455_p1));

assign add_ln92_3_fu_5283_p2 = ($signed(sext_ln92_12_fu_5277_p1) + $signed(sext_ln92_13_fu_5280_p1));

assign add_ln92_40_fu_6997_p2 = ($signed(add_ln92_38_reg_15539) + $signed(sext_ln92_57_fu_6994_p1));

assign add_ln92_41_fu_6552_p2 = ($signed(sext_ln92_48_fu_6528_p1) + $signed(sext_ln92_46_fu_6504_p1));

assign add_ln92_43_fu_6561_p2 = ($signed(add_ln92_41_fu_6552_p2) + $signed(sext_ln92_58_fu_6558_p1));

assign add_ln92_44_fu_7005_p2 = ($signed(add_ln92_40_fu_6997_p2) + $signed(sext_ln92_59_fu_7002_p1));

assign add_ln92_46_fu_6312_p2 = ($signed(sub_ln92_75_fu_6004_p2) + $signed(sext_ln92_36_fu_5867_p1));

assign add_ln92_47_fu_6322_p2 = ($signed(sext_ln92_34_fu_5832_p1) + $signed(sext_ln92_61_fu_6318_p1));

assign add_ln92_48_fu_6332_p2 = ($signed(grp_fu_13980_p3) + $signed(sext_ln92_62_fu_6328_p1));

assign add_ln92_49_fu_6337_p2 = ($signed(sext_ln92_47_fu_6140_p1) + $signed(sext_ln92_45_fu_6104_p1));

assign add_ln92_4_fu_5141_p2 = ($signed(sext_ln92_8_fu_4969_p1) + $signed(sub_ln92_6_fu_4852_p2));

assign add_ln92_50_fu_6347_p2 = ($signed(sext_ln92_43_fu_6047_p1) + $signed(sext_ln92_64_fu_6343_p1));

assign add_ln92_53_fu_6359_p2 = ($signed(add_ln92_50_fu_6347_p2) + $signed(sext_ln92_66_fu_6356_p1));

assign add_ln92_54_fu_6590_p2 = ($signed(sext_ln92_63_fu_6584_p1) + $signed(sext_ln92_67_fu_6587_p1));

assign add_ln92_55_fu_6599_p2 = (zext_ln92_22_fu_6596_p1 + sub_ln92_50_fu_6578_p2);

assign add_ln92_56_fu_6385_p2 = ($signed(sub_ln92_45_fu_6203_p2) + $signed(sub_ln92_42_fu_6134_p2));

assign add_ln92_57_fu_6608_p2 = ($signed(sub_ln92_39_fu_6493_p2) + $signed(sext_ln92_68_fu_6605_p1));

assign add_ln92_58_fu_6391_p2 = (sub_ln92_52_fu_6307_p2 + zext_ln92_105_fu_6228_p1);

assign add_ln92_59_fu_6397_p2 = (zext_ln92_104_fu_6225_p1 + sub_ln92_78_fu_6379_p2);

assign add_ln92_5_fu_5336_p2 = ($signed(sext_ln92_16_fu_5330_p1) + $signed(sext_ln92_15_reg_15157));

assign add_ln92_60_fu_6407_p2 = ($signed(add_ln92_58_fu_6391_p2) + $signed(sext_ln92_69_fu_6403_p1));

assign add_ln92_61_fu_7014_p2 = ($signed(add_ln92_57_reg_15554) + $signed(sext_ln92_70_fu_7011_p1));

assign add_ln92_62_fu_7064_p2 = (zext_ln92_119_fu_7060_p1 + sub_ln92_54_fu_7030_p2);

assign add_ln92_63_fu_7097_p2 = ($signed(sext_ln92_74_fu_7093_p1) + $signed(zext_ln92_121_reg_15570));

assign add_ln92_64_fu_7106_p2 = ($signed(sub_ln92_56_fu_7047_p2) + $signed(sext_ln92_75_fu_7102_p1));

assign add_ln92_65_fu_6790_p2 = ($signed(sext_ln92_71_fu_6663_p1) + $signed(sub_ln92_53_fu_6614_p2));

assign add_ln92_66_fu_6796_p2 = (sub_ln92_63_fu_6784_p2 + zext_ln92_127_fu_6735_p1);

assign add_ln92_67_fu_6806_p2 = ($signed(sext_ln92_72_fu_6712_p1) + $signed(sext_ln92_78_fu_6802_p1));

assign add_ln92_68_fu_7132_p2 = ($signed(add_ln92_65_reg_15591) + $signed(sext_ln92_79_fu_7129_p1));

assign add_ln92_69_fu_7275_p2 = ($signed(sext_ln92_73_fu_7272_p1) + $signed(sub_ln92_58_fu_7267_p2));

assign add_ln92_6_fu_5345_p2 = ($signed(sext_ln92_17_fu_5333_p1) + $signed(sext_ln92_18_fu_5341_p1));

assign add_ln92_70_fu_6929_p2 = (zext_ln92_140_fu_6903_p1 + sub_ln92_81_fu_6886_p2);

assign add_ln92_71_fu_6939_p2 = ($signed(sext_ln92_80_fu_6829_p1) + $signed(sext_ln92_84_fu_6935_p1));

assign add_ln92_72_fu_7284_p2 = ($signed(add_ln92_69_fu_7275_p2) + $signed(sext_ln92_85_fu_7281_p1));

assign add_ln92_73_fu_6982_p2 = ($signed(sext_ln92_76_fu_6759_p1) + $signed(sext_ln92_83_fu_6925_p1));

assign add_ln92_74_fu_6988_p2 = ($signed(sext_ln92_81_fu_6870_p1) + $signed(add_ln92_73_fu_6982_p2));

assign add_ln92_77_fu_7199_p2 = ($signed(grp_fu_14028_p3) + $signed(sext_ln92_88_fu_7196_p1));

assign add_ln92_78_fu_7204_p2 = ($signed(sext_ln92_87_fu_7193_p1) + $signed(add_ln92_77_fu_7199_p2));

assign add_ln92_79_fu_7227_p2 = ($signed(zext_ln92_142_fu_7180_p1) + $signed(sext_ln92_82_fu_7160_p1));

assign add_ln92_7_fu_5165_p2 = ($signed(sext_ln92_10_fu_5017_p1) + $signed(sext_ln92_6_fu_4894_p1));

assign add_ln92_80_fu_7299_p2 = ($signed(sext_ln92_89_fu_7293_p1) + $signed(sub_ln92_61_reg_15651));

assign add_ln92_81_fu_7304_p2 = ($signed(sext_ln92_90_fu_7296_p1) + $signed(add_ln92_80_fu_7299_p2));

assign add_ln92_82_fu_7254_p2 = ($signed(sext_ln92_91_fu_7250_p1) + $signed(sub_ln92_68_fu_7184_p2));

assign add_ln92_8_fu_5175_p2 = ($signed(sext_ln92_2_fu_4745_p1) + $signed(sext_ln92_21_fu_5171_p1));

assign add_ln92_9_fu_5407_p2 = (zext_ln92_41_fu_5361_p1 + zext_ln92_32_reg_15152);

assign add_ln92_fu_4794_p2 = ($signed(sext_ln92_4_fu_4790_p1) + $signed(sext_ln92_fu_4717_p1));

assign and_ln159_fu_7570_p2 = (xor_ln159_fu_7564_p2 & icmp_ln159_fu_7550_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln32_reg_14194 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((icmp_ln32_reg_14194 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b0 == ap_ce) | ((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln32_reg_14194 == 1'd1) & (in_r_TVALID == 1'b0));
end

assign ap_block_state30_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_io = ((ap_predicate_op3288_write_state36 == 1'b1) & (out_r_TREADY == 1'b0));
end

assign ap_block_state36_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_10574 = ((icmp_ln66_reg_14206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001));
end

always @ (*) begin
    ap_condition_10577 = ((icmp_ln66_reg_14206 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001));
end

always @ (*) begin
    ap_condition_10585 = ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln194_reg_16112 == 1'd1) & (1'd1 == and_ln159_reg_15943) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2211 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_73 = ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_9111 = ((1'b1 == ap_ce) & (icmp_ln66_reg_14206 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 = ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333 = 'bx;

assign ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3454 = 'bx;

always @ (*) begin
    ap_predicate_op3288_write_state36 = ((icmp_ln194_reg_16112 == 1'd1) & (1'd1 == and_ln159_reg_15943));
end

assign grp_fu_13954_p0 = 13'd8181;

assign grp_fu_13954_p1 = grp_fu_13954_p10;

assign grp_fu_13954_p10 = tmp_25_reg_15198;

assign grp_fu_13963_p0 = 13'd8181;

assign grp_fu_13963_p1 = grp_fu_13963_p10;

assign grp_fu_13963_p10 = reg_3693;

assign grp_fu_13963_p2 = (zext_ln92_52_fu_5483_p1 - zext_ln92_54_fu_5498_p1);

assign grp_fu_13972_p0 = 13'd11;

assign grp_fu_13972_p1 = grp_fu_13972_p10;

assign grp_fu_13972_p10 = tmp_85_fu_5703_p8;

assign grp_fu_13972_p2 = (zext_ln92_108_fu_5747_p1 - zext_ln92_111_fu_5759_p1);

assign grp_fu_13980_p0 = 13'd13;

assign grp_fu_13980_p1 = zext_ln92_55_reg_15315;

assign grp_fu_13988_p0 = 13'd11;

assign grp_fu_13988_p1 = grp_fu_13988_p10;

assign grp_fu_13988_p10 = tmp_65_reg_15386;

assign grp_fu_13988_p2 = grp_fu_13988_p20;

assign grp_fu_13988_p20 = shl_ln92_35_fu_5931_p3;

assign grp_fu_13997_p0 = 13'd8181;

assign grp_fu_13997_p1 = zext_ln92_98_fu_6144_p1;

assign grp_fu_14006_p0 = 13'd13;

assign grp_fu_14006_p1 = zext_ln92_60_reg_15465;

assign grp_fu_14013_p0 = 13'd13;

assign grp_fu_14013_p1 = zext_ln92_103_reg_15425;

assign grp_fu_14020_p0 = 13'd8179;

assign grp_fu_14020_p1 = grp_fu_14020_p10;

assign grp_fu_14020_p10 = tmp_105_fu_6667_p8;

assign grp_fu_14028_p0 = 13'd13;

assign grp_fu_14028_p1 = grp_fu_14028_p10;

assign grp_fu_14028_p10 = tmp_110_reg_15580;

assign grp_fu_14125_p0 = 13'd8179;

assign grp_fu_14125_p1 = grp_fu_14125_p10;

assign grp_fu_14125_p10 = select_ln161_8_reg_17228;

assign grp_fu_14161_p0 = grp_fu_14161_p00;

assign grp_fu_14161_p00 = select_ln161_3_reg_17351;

assign grp_fu_14161_p1 = grp_fu_14161_p10;

assign grp_fu_14161_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 12'd10 : 12'd13);

assign grp_fu_14161_p2 = grp_fu_14161_p20;

assign grp_fu_14161_p20 = select_ln179_38_fu_9838_p3;

assign grp_fu_14169_p0 = zext_ln179_125_reg_17244;

assign grp_fu_14169_p1 = select_ln179_97_reg_17411;

assign grp_fu_14175_p0 = grp_fu_14175_p00;

assign grp_fu_14175_p00 = select_ln161_15_fu_10223_p3;

assign grp_fu_14175_p1 = grp_fu_14175_p10;

assign grp_fu_14175_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8189 : 13'd11);

assign grp_fu_14187_p0 = zext_ln179_220_reg_17328;

assign grp_fu_14187_p1 = select_ln179_140_reg_17643;

assign grp_fu_3466_p2 = (l1_write_row_offset + 8'd1);

assign grp_fu_3539_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? grp_fu_3505_p8 : grp_fu_3522_p8);

assign grp_fu_3624_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? grp_fu_3602_p8 : grp_fu_3613_p8);

assign grp_fu_3653_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? grp_fu_3631_p8 : grp_fu_3642_p8);

assign icmp_ln124_1_fu_7434_p2 = (($signed(add_ln92_81_reg_15686) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln124_2_fu_7336_p2 = (($signed(add_ln92_82_reg_15672) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln124_3_fu_7450_p2 = (($signed(sub_ln92_71_reg_15692) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_7320_p2 = (($signed(add_ln92_78_reg_15656) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_3759_p2 = ((trunc_ln32_fu_3705_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_7410_p2 = ((add_ln135_fu_7404_p2 == 16'd257) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_7499_p2 = ((add_ln139_fu_7494_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_4519_p2 = ((add_ln146_fu_4513_p2 == 16'd512) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_7524_p2 = ((add_ln150_fu_7519_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_7550_p2 = ((l2_iteration > 32'd6143) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_7861_p2 = ((add_ln168_1_fu_7855_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_7916_p2 = ((add_ln168_2_fu_7910_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_7756_p2 = ((add_ln168_fu_7750_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln189_1_fu_13770_p2 = (($signed(add_ln179_51_reg_17901) > $signed(l2_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln189_2_fu_13782_p2 = (($signed(add_ln179_69_reg_17968) > $signed(l2_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln189_3_fu_13545_p2 = (($signed(add_ln179_87_reg_17940) > $signed(l2_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln189_4_fu_13794_p2 = (($signed(add_ln179_105_reg_17956) > $signed(l2_maxes_4)) ? 1'b1 : 1'b0);

assign icmp_ln189_5_fu_13806_p2 = (($signed(add_ln179_123_reg_17928) > $signed(l2_maxes_5)) ? 1'b1 : 1'b0);

assign icmp_ln189_6_fu_13343_p2 = (($signed(add_ln179_140_reg_17917) > $signed(l2_maxes_6)) ? 1'b1 : 1'b0);

assign icmp_ln189_7_fu_13818_p2 = (($signed(add_ln179_145_reg_17979) > $signed(l2_maxes_7)) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_13024_p2 = (($signed(add_ln179_47_fu_13000_p2) > $signed(l2_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_7648_p2 = ((trunc_ln159_fu_7542_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_7666_p2 = ((add_ln210_fu_7660_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_13736_p2 = ((add_ln214_fu_13731_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_3771_p2 = ((add_ln223_fu_3765_p2 == 32'd263168) ? 1'b1 : 1'b0);

assign icmp_ln232_fu_7692_p2 = ((add_ln231_fu_7686_p2 == 32'd264192) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_3713_p2 = ((trunc_ln32_1_fu_3709_p1 < 10'd384) ? 1'b1 : 1'b0);

assign icmp_ln41_1_fu_4030_p2 = ((add_ln40_1_reg_14280 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln41_2_fu_4086_p2 = ((add_ln40_2_fu_4080_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln41_3_fu_4142_p2 = ((add_ln40_3_fu_4137_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln41_4_fu_4180_p2 = ((add_ln40_4_fu_4174_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln41_5_fu_4249_p2 = ((add_ln40_5_fu_4243_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln41_6_fu_4305_p2 = ((add_ln40_6_reg_14497 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln41_7_fu_4327_p2 = ((add_ln40_7_fu_4321_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_3891_p2 = ((add_ln40_fu_3886_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_3725_p2 = ((trunc_ln32_1_fu_3709_p1 == 10'd191) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_3719_p2 = ((trunc_ln32_1_fu_3709_p1 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_3800_p2 = ((grp_fu_3466_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_3741_p2 = ((tmp_190_fu_3731_p4 == 21'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_4600_p2 = ((add_ln78_1_fu_4594_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln79_2_fu_4653_p2 = ((add_ln78_2_fu_4647_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_4559_p2 = ((add_ln78_fu_4553_p2 > 8'd5) ? 1'b1 : 1'b0);

assign l2_stripes_0_0_d1 = {{select_ln124_fu_7325_p3[12:5]}};

assign l2_stripes_0_1_d1 = {{select_ln124_fu_7325_p3[12:5]}};

assign l2_stripes_0_2_d1 = {{select_ln124_fu_7325_p3[12:5]}};

assign l2_stripes_0_3_d1 = {{select_ln124_fu_7325_p3[12:5]}};

assign l2_stripes_0_4_d1 = {{select_ln124_fu_7325_p3[12:5]}};

assign l2_stripes_0_5_d1 = {{select_ln124_fu_7325_p3[12:5]}};

assign l2_stripes_1_0_d1 = {{select_ln124_1_fu_7439_p3[12:5]}};

assign l2_stripes_1_1_d1 = {{select_ln124_1_fu_7439_p3[12:5]}};

assign l2_stripes_1_2_d1 = {{select_ln124_1_fu_7439_p3[12:5]}};

assign l2_stripes_1_3_d1 = {{select_ln124_1_fu_7439_p3[12:5]}};

assign l2_stripes_1_4_d1 = {{select_ln124_1_fu_7439_p3[12:5]}};

assign l2_stripes_1_5_d1 = {{select_ln124_1_fu_7439_p3[12:5]}};

assign l2_stripes_2_0_d1 = {{select_ln124_2_fu_7341_p3[12:5]}};

assign l2_stripes_2_1_d1 = {{select_ln124_2_fu_7341_p3[12:5]}};

assign l2_stripes_2_2_d1 = {{select_ln124_2_fu_7341_p3[12:5]}};

assign l2_stripes_2_3_d1 = {{select_ln124_2_fu_7341_p3[12:5]}};

assign l2_stripes_2_4_d1 = {{select_ln124_2_fu_7341_p3[12:5]}};

assign l2_stripes_2_5_d1 = {{select_ln124_2_fu_7341_p3[12:5]}};

assign l2_stripes_3_0_d1 = {{select_ln124_3_fu_7455_p3[12:5]}};

assign l2_stripes_3_1_d1 = {{select_ln124_3_fu_7455_p3[12:5]}};

assign l2_stripes_3_2_d1 = {{select_ln124_3_fu_7455_p3[12:5]}};

assign l2_stripes_3_3_d1 = {{select_ln124_3_fu_7455_p3[12:5]}};

assign l2_stripes_3_4_d1 = {{select_ln124_3_fu_7455_p3[12:5]}};

assign l2_stripes_3_5_d1 = {{select_ln124_3_fu_7455_p3[12:5]}};

assign local_col_index_fu_7592_p2 = (zext_ln164_fu_7588_p1 + l2_read_col_offset);

assign mul_ln179_10_fu_14054_p0 = zext_ln179_46_fu_8067_p1;

assign mul_ln179_10_fu_14054_p1 = mul_ln179_10_fu_14054_p10;

assign mul_ln179_10_fu_14054_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8179 : 13'd14);

assign mul_ln179_11_fu_14060_p0 = zext_ln179_46_fu_8067_p1;

assign mul_ln179_11_fu_14060_p1 = mul_ln179_11_fu_14060_p10;

assign mul_ln179_11_fu_14060_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd13 : 13'd8185);

assign mul_ln179_12_fu_13278_p1 = zext_ln179_61_reg_17363;

assign mul_ln179_12_fu_13278_p2 = (13'd11 * mul_ln179_12_fu_13278_p1);

assign mul_ln179_13_fu_14145_p0 = mul_ln179_13_fu_14145_p00;

assign mul_ln179_13_fu_14145_p00 = select_ln161_5_reg_17274;

assign mul_ln179_13_fu_14145_p1 = mul_ln179_13_fu_14145_p10;

assign mul_ln179_13_fu_14145_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8180 : 13'd13);

assign mul_ln179_14_fu_14048_p0 = mul_ln179_14_fu_14048_p00;

assign mul_ln179_14_fu_14048_p00 = select_ln161_6_fu_7968_p3;

assign mul_ln179_14_fu_14048_p1 = mul_ln179_14_fu_14048_p10;

assign mul_ln179_14_fu_14048_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign mul_ln179_15_fu_14090_p0 = mul_ln179_15_fu_14090_p00;

assign mul_ln179_15_fu_14090_p00 = select_ln161_7_reg_17117;

assign mul_ln179_15_fu_14090_p1 = mul_ln179_15_fu_14090_p10;

assign mul_ln179_15_fu_14090_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd3 : 13'd8181);

assign mul_ln179_16_fu_13378_p1 = zext_ln179_79_reg_17185;

assign mul_ln179_16_fu_13378_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln179_16_fu_13378_p1}}));

assign mul_ln179_17_fu_14096_p0 = mul_ln179_17_fu_14096_p00;

assign mul_ln179_17_fu_14096_p00 = select_ln161_7_reg_17117;

assign mul_ln179_17_fu_14096_p1 = mul_ln179_17_fu_14096_p10;

assign mul_ln179_17_fu_14096_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 12'd7 : 12'd13);

assign mul_ln179_18_fu_8419_p1 = mul_ln179_18_fu_8419_p10;

assign mul_ln179_18_fu_8419_p10 = select_ln161_8_reg_17228;

assign mul_ln179_18_fu_8419_p2 = (12'd11 * mul_ln179_18_fu_8419_p1);

assign mul_ln179_1_fu_8221_p1 = zext_ln179_1_reg_16553;

assign mul_ln179_1_fu_8221_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln179_1_fu_8221_p1}}));

assign mul_ln179_20_fu_14102_p0 = mul_ln179_20_fu_14102_p00;

assign mul_ln179_20_fu_14102_p00 = select_ln161_9_reg_17129;

assign mul_ln179_20_fu_14102_p1 = mul_ln179_20_fu_14102_p10;

assign mul_ln179_20_fu_14102_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd13 : 13'd8178);

assign mul_ln179_21_fu_14108_p0 = zext_ln179_112_reg_17201;

assign mul_ln179_21_fu_14108_p1 = mul_ln179_21_fu_14108_p10;

assign mul_ln179_21_fu_14108_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8183 : 13'd8181);

assign mul_ln179_22_fu_14151_p0 = zext_ln179_112_reg_17201;

assign mul_ln179_22_fu_14151_p1 = mul_ln179_22_fu_14151_p10;

assign mul_ln179_22_fu_14151_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8183 : 13'd8179);

assign mul_ln179_23_fu_8775_p1 = zext_ln179_113_reg_17080;

assign mul_ln179_23_fu_8775_p2 = (12'd13 * mul_ln179_23_fu_8775_p1);

assign mul_ln179_24_fu_14133_p0 = mul_ln179_24_fu_14133_p00;

assign mul_ln179_24_fu_14133_p00 = select_ln161_10_reg_16940;

assign mul_ln179_24_fu_14133_p1 = mul_ln179_24_fu_14133_p10;

assign mul_ln179_24_fu_14133_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8179 : 13'd8181);

assign mul_ln179_25_fu_10149_p1 = zext_ln179_113_reg_17080;

assign mul_ln179_25_fu_10149_p2 = (12'd11 * mul_ln179_25_fu_10149_p1);

assign mul_ln179_26_fu_14066_p0 = mul_ln179_26_fu_14066_p00;

assign mul_ln179_26_fu_14066_p00 = select_ln161_10_reg_16940;

assign mul_ln179_26_fu_14066_p1 = mul_ln179_26_fu_14066_p10;

assign mul_ln179_26_fu_14066_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 12'd10 : 12'd11);

assign mul_ln179_28_fu_14113_p0 = mul_ln179_28_fu_14113_p00;

assign mul_ln179_28_fu_14113_p00 = select_ln161_11_reg_17212;

assign mul_ln179_28_fu_14113_p1 = mul_ln179_28_fu_14113_p10;

assign mul_ln179_28_fu_14113_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 12'd5 : 12'd13);

assign mul_ln179_29_fu_14119_p0 = mul_ln179_29_fu_14119_p00;

assign mul_ln179_29_fu_14119_p00 = select_ln161_11_reg_17212;

assign mul_ln179_29_fu_14119_p1 = mul_ln179_29_fu_14119_p10;

assign mul_ln179_29_fu_14119_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8179 : 13'd8185);

assign mul_ln179_2_fu_14036_p0 = zext_ln179_1_fu_7942_p1;

assign mul_ln179_2_fu_14036_p1 = mul_ln179_2_fu_14036_p10;

assign mul_ln179_2_fu_14036_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign mul_ln179_30_fu_8176_p1 = zext_ln179_135_fu_8172_p1;

assign mul_ln179_30_fu_8176_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln179_30_fu_8176_p1}}));

assign mul_ln179_31_fu_14078_p0 = mul_ln179_31_fu_14078_p00;

assign mul_ln179_31_fu_14078_p00 = select_ln161_14_fu_8189_p3;

assign mul_ln179_31_fu_14078_p1 = mul_ln179_31_fu_14078_p10;

assign mul_ln179_31_fu_14078_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8185 : 13'd11);

assign mul_ln179_33_fu_14084_p0 = mul_ln179_33_fu_14084_p00;

assign mul_ln179_33_fu_14084_p00 = reg_3697;

assign mul_ln179_33_fu_14084_p1 = mul_ln179_33_fu_14084_p10;

assign mul_ln179_33_fu_14084_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8182 : 13'd13);

assign mul_ln179_34_fu_14156_p0 = mul_ln179_34_fu_14156_p00;

assign mul_ln179_34_fu_14156_p00 = select_ln161_23_fu_9469_p3;

assign mul_ln179_34_fu_14156_p1 = select_ln179_53_reg_16924;

assign mul_ln179_35_fu_12476_p1 = zext_ln179_204_reg_17598;

assign mul_ln179_35_fu_12476_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln179_35_fu_12476_p1}}));

assign mul_ln179_36_fu_14139_p0 = mul_ln179_36_fu_14139_p00;

assign mul_ln179_36_fu_14139_p00 = select_ln161_28_reg_17267;

assign mul_ln179_36_fu_14139_p1 = mul_ln179_36_fu_14139_p10;

assign mul_ln179_36_fu_14139_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd10 : 13'd8181);

assign mul_ln179_37_fu_14182_p0 = zext_ln179_220_reg_17328;

assign mul_ln179_37_fu_14182_p1 = mul_ln179_37_fu_14182_p10;

assign mul_ln179_37_fu_14182_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8181 : 13'd8183);

assign mul_ln179_38_fu_13470_p1 = zext_ln179_220_reg_17328;

assign mul_ln179_38_fu_13470_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln179_38_fu_13470_p1}}));

assign mul_ln179_3_fu_14072_p0 = mul_ln179_3_fu_14072_p00;

assign mul_ln179_3_fu_14072_p00 = select_ln161_1_reg_16958;

assign mul_ln179_3_fu_14072_p1 = mul_ln179_3_fu_14072_p10;

assign mul_ln179_3_fu_14072_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 12'd11 : 12'd10);

assign mul_ln179_40_fu_13616_p1 = mul_ln179_40_fu_13616_p10;

assign mul_ln179_40_fu_13616_p10 = select_ln161_30_reg_17699;

assign mul_ln179_40_fu_13616_p2 = (13'd11 * mul_ln179_40_fu_13616_p1);

assign mul_ln179_4_fu_12901_p1 = mul_ln179_4_fu_12901_p10;

assign mul_ln179_4_fu_12901_p10 = select_ln161_1_reg_16958;

assign mul_ln179_4_fu_12901_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln179_4_fu_12901_p1}}));

assign mul_ln179_5_fu_13058_p1 = zext_ln179_9_reg_17875;

assign mul_ln179_5_fu_13058_p2 = (13'd11 * mul_ln179_5_fu_13058_p1);

assign mul_ln179_6_fu_14042_p0 = mul_ln179_6_fu_14042_p00;

assign mul_ln179_6_fu_14042_p00 = select_ln161_2_reg_16357;

assign mul_ln179_6_fu_14042_p1 = mul_ln179_6_fu_14042_p10;

assign mul_ln179_6_fu_14042_p10 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8181 : 13'd8177);

assign mul_ln179_7_fu_8062_p1 = zext_ln179_28_reg_16670;

assign mul_ln179_7_fu_8062_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln179_7_fu_8062_p1}}));

assign mul_ln179_9_fu_8285_p1 = zext_ln179_46_reg_16974;

assign mul_ln179_9_fu_8285_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln179_9_fu_8285_p1}}));

assign mul_ln179_fu_7945_p1 = zext_ln179_1_fu_7942_p1;

assign mul_ln179_fu_7945_p2 = (13'd11 * mul_ln179_fu_7945_p1);

assign or_ln1_fu_7895_p3 = {{1'd1}, {tmp_201_reg_15947}};

assign or_ln224_1_fu_8009_p2 = (icmp_ln224_reg_14227 | ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301);

assign or_ln224_fu_7997_p2 = (icmp_ln224_reg_14227 | ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277);

assign or_ln232_fu_13936_p2 = (icmp_ln232_reg_16126 | ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4);

assign or_ln41_1_fu_4190_p2 = (icmp_ln41_3_fu_4142_p2 | icmp_ln41_2_reg_14433);

assign or_ln41_2_fu_4195_p2 = (or_ln41_fu_4186_p2 | or_ln41_1_fu_4190_p2);

assign or_ln41_3_fu_4333_p2 = (icmp_ln41_5_reg_14487 | icmp_ln41_4_reg_14464);

assign or_ln41_4_fu_4337_p2 = (icmp_ln41_7_fu_4327_p2 | icmp_ln41_6_fu_4305_p2);

assign or_ln41_5_fu_4343_p2 = (or_ln41_4_fu_4337_p2 | or_ln41_3_fu_4333_p2);

assign or_ln41_6_fu_4349_p2 = (or_ln41_5_fu_4343_p2 | or_ln41_2_reg_14471);

assign or_ln41_fu_4186_p2 = (icmp_ln41_reg_14265 | icmp_ln41_1_reg_14418);

assign or_ln_fu_4632_p3 = {{1'd1}, {tmp_195_reg_14215}};

assign out_r_TDATA = {{{{{{{{select_ln185_15_fu_13862_p3}, {select_ln185_14_reg_17934}}, {select_ln185_13_fu_13854_p3}}, {select_ln185_12_fu_13846_p3}}, {select_ln185_11_reg_17962}}, {select_ln185_10_fu_13838_p3}}, {select_ln185_9_fu_13830_p3}}, {select_ln185_8_reg_17895}};

assign out_r_TKEEP = 16'd65535;

assign out_r_TLAST = tmp_last_V_reg_16116;

assign out_r_TSTRB = 16'd0;

assign select_ln124_1_fu_7439_p3 = ((icmp_ln124_1_fu_7434_p2[0:0] === 1'b1) ? add_ln92_81_reg_15686 : l1_maxes_1);

assign select_ln124_2_fu_7341_p3 = ((icmp_ln124_2_fu_7336_p2[0:0] === 1'b1) ? add_ln92_82_reg_15672 : l1_maxes_2);

assign select_ln124_3_fu_7455_p3 = ((icmp_ln124_3_fu_7450_p2[0:0] === 1'b1) ? sub_ln92_71_reg_15692 : l1_maxes_3);

assign select_ln124_fu_7325_p3 = ((icmp_ln124_fu_7320_p2[0:0] === 1'b1) ? add_ln92_78_reg_15656 : l1_maxes_0);

assign select_ln136_1_fu_7513_p3 = ((icmp_ln136_reg_15728[0:0] === 1'b1) ? select_ln140_fu_7505_p3 : l2_write_row_offset_2_reg_15678);

assign select_ln136_fu_7416_p3 = ((icmp_ln136_fu_7410_p2[0:0] === 1'b1) ? 16'd1 : add_ln135_fu_7404_p2);

assign select_ln140_fu_7505_p3 = ((icmp_ln140_fu_7499_p2[0:0] === 1'b1) ? 8'd0 : add_ln139_fu_7494_p2);

assign select_ln147_fu_4525_p3 = ((icmp_ln147_fu_4519_p2[0:0] === 1'b1) ? 16'd0 : add_ln146_fu_4513_p2);

assign select_ln151_fu_7530_p3 = ((icmp_ln151_fu_7524_p2[0:0] === 1'b1) ? 8'd0 : add_ln150_fu_7519_p2);

assign select_ln161_10_fu_7984_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? grp_fu_3546_p8 : grp_fu_3563_p8);

assign select_ln161_11_fu_8278_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_156_fu_8256_p8 : tmp_157_fu_8267_p8);

assign select_ln161_12_fu_8165_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? grp_fu_3580_p8 : grp_fu_3591_p8);

assign select_ln161_13_fu_8948_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_160_reg_17096 : grp_fu_3591_p8);

assign select_ln161_14_fu_8189_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_160_reg_17096 : tmp_162_reg_17102);

assign select_ln161_15_fu_10223_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_163_reg_17441 : tmp_164_reg_17446);

assign select_ln161_16_fu_10232_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? grp_fu_3682_p8 : tmp_164_reg_17446);

assign select_ln161_17_fu_9249_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_166_fu_9227_p8 : tmp_167_fu_9238_p8);

assign select_ln161_18_fu_9318_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_166_fu_9227_p8 : tmp_168_fu_9307_p8);

assign select_ln161_1_fu_8055_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_136_fu_8033_p8 : tmp_137_fu_8044_p8);

assign select_ln161_20_fu_10252_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_171_fu_10241_p8 : grp_fu_3613_p8);

assign select_ln161_22_fu_10465_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? grp_fu_3671_p8 : tmp_175_reg_17316);

assign select_ln161_23_fu_9469_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_176_reg_17322 : tmp_175_reg_17316);

assign select_ln161_24_fu_9478_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_176_reg_17322 : grp_fu_3660_p8);

assign select_ln161_25_fu_9506_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_178_fu_9484_p8 : tmp_179_fu_9495_p8);

assign select_ln161_26_fu_9535_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_180_fu_9513_p8 : tmp_181_fu_9524_p8);

assign select_ln161_27_fu_9553_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_180_fu_9513_p8 : tmp_182_fu_9542_p8);

assign select_ln161_2_fu_7820_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_138_fu_7784_p8 : tmp_139_fu_7802_p8);

assign select_ln161_30_fu_11141_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? grp_fu_3631_p8 : tmp_187_fu_11130_p8);

assign select_ln161_3_fu_8485_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_140_fu_8463_p8 : tmp_141_fu_8474_p8);

assign select_ln161_5_fu_8368_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_144_fu_8346_p8 : tmp_145_fu_8357_p8);

assign select_ln161_6_fu_7968_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_146_reg_16519 : tmp_147_reg_16524);

assign select_ln161_7_fu_8126_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_148_fu_8104_p8 : tmp_149_fu_8115_p8);

assign select_ln161_8_fu_8312_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_150_fu_8290_p8 : tmp_151_fu_8301_p8);

assign select_ln161_9_fu_8155_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? tmp_152_fu_8133_p8 : tmp_153_fu_8144_p8);

assign select_ln168_fu_7848_p3 = ((tmp_201_reg_15947[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln169_1_fu_7885_p3 = ((icmp_ln169_1_fu_7861_p2[0:0] === 1'b1) ? add_ln169_1_fu_7879_p2 : add_ln171_1_fu_7873_p2);

assign select_ln169_2_fu_7934_p3 = ((icmp_ln169_2_fu_7916_p2[0:0] === 1'b1) ? add_ln169_2_fu_7928_p2 : add_ln171_2_fu_7922_p2);

assign select_ln169_fu_7774_p3 = ((icmp_ln169_fu_7756_p2[0:0] === 1'b1) ? add_ln169_fu_7768_p2 : add_ln171_fu_7762_p2);

assign select_ln179_101_fu_12971_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_150_fu_12961_p1 : shl_ln179_41_fu_12964_p3);

assign select_ln179_102_fu_9296_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_125_fu_9290_p2 : sub_ln179_93_fu_9284_p2);

assign select_ln179_103_fu_9357_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_95_fu_9351_p2 : zext_ln179_155_fu_9325_p1);

assign select_ln179_104_fu_9398_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd0 : sub_ln179_96_fu_9392_p2);

assign select_ln179_105_fu_9419_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_97_fu_9413_p2 : zext_ln179_160_fu_9405_p1);

assign select_ln179_106_fu_9448_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_98_fu_9442_p2 : zext_ln179_162_fu_9438_p1);

assign select_ln179_107_fu_12311_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? shl_ln179_46_reg_17457 : zext_ln179_157_fu_12308_p1);

assign select_ln179_108_fu_12339_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_165_fu_12329_p1 : sub_ln179_100_fu_12333_p2);

assign select_ln179_109_fu_13133_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_133_fu_13127_p2 : zext_ln179_169_fu_13111_p1);

assign select_ln179_10_fu_11298_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_13_fu_11213_p1 : sext_ln179_9_fu_11294_p1);

assign select_ln179_110_fu_10313_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_103_fu_10307_p2 : sext_ln179_126_fu_10293_p1);

assign select_ln179_111_fu_10362_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_104_fu_10356_p2 : zext_ln179_176_fu_10340_p1);

assign select_ln179_112_fu_10405_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_106_fu_10399_p2 : sext_ln179_130_fu_10379_p1);

assign select_ln179_113_fu_10422_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_174_fu_10324_p1 : sub_ln179_107_fu_10416_p2);

assign select_ln179_114_fu_10454_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_110_fu_10449_p2 : sub_ln179_108_fu_10433_p2);

assign select_ln179_116_fu_12405_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_112_fu_12399_p2 : sext_ln179_136_fu_12373_p1);

assign select_ln179_117_fu_12423_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 9'd0 : shl_ln179_58_fu_12416_p3);

assign select_ln179_118_fu_12462_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_189_fu_12458_p1 : sext_ln179_138_fu_12444_p1);

assign select_ln179_119_fu_10529_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_196_fu_10525_p1 : sub_ln179_134_fu_10491_p2);

assign select_ln179_11_fu_12918_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_16_fu_12914_p1 : mul_ln179_4_fu_12901_p2);

assign select_ln179_120_fu_10561_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_134_fu_10491_p2 : sext_ln179_142_fu_10557_p1);

assign select_ln179_121_fu_10595_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_116_fu_10589_p2 : sext_ln179_144_fu_10581_p1);

assign select_ln179_122_fu_10630_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_147_fu_10626_p1 : sub_ln179_118_fu_10610_p2);

assign select_ln179_124_fu_12484_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_150_fu_12481_p1 : mul_ln179_35_fu_12476_p2);

assign select_ln179_125_fu_10713_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_151_fu_10709_p1 : zext_ln179_206_fu_10699_p1);

assign select_ln179_126_fu_10737_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? shl_ln179_63_fu_10730_p3 : 9'd0);

assign select_ln179_127_fu_10762_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_121_fu_10686_p2 : zext_ln179_208_fu_10758_p1);

assign select_ln179_128_fu_10804_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_126_fu_10798_p2 : zext_ln179_209_fu_10773_p1);

assign select_ln179_129_fu_10860_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_215_fu_10856_p1 : sext_ln179_156_fu_10835_p1);

assign select_ln179_12_fu_13063_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? mul_ln179_5_fu_13058_p2 : sext_ln179_6_reg_17715);

assign select_ln179_130_fu_10913_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_219_fu_10909_p1 : sub_ln179_128_fu_10882_p2);

assign select_ln179_132_fu_10662_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? st_fu_10644_p3 : zext_ln179_202_fu_10658_p1);

assign select_ln179_133_fu_13488_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_172_fu_13484_p1 : mul_ln179_38_fu_13470_p2);

assign select_ln179_135_fu_12710_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_135_fu_12705_p2 : sub_ln179_130_fu_12699_p2);

assign select_ln179_136_fu_12723_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_224_fu_12695_p1 : sub_ln179_135_fu_12705_p2);

assign select_ln179_137_fu_13643_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_228_fu_13639_p1 : mul_ln179_40_fu_13616_p2);

assign select_ln179_13_fu_12929_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? mul_ln179_4_fu_12901_p2 : zext_ln179_14_reg_17720);

assign select_ln179_140_fu_10969_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8179 : 13'd11);

assign select_ln179_14_fu_11313_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? shl_ln179_8_fu_11227_p3 : 9'd0);

assign select_ln179_15_fu_11406_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 11'd0 : sub_ln179_12_fu_11400_p2);

assign select_ln179_16_fu_11437_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_17_fu_11433_p1 : zext_ln179_27_fu_11423_p1);

assign select_ln179_17_fu_11365_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_23_fu_11354_p1 : sf3_fu_11358_p3);

assign select_ln179_18_fu_11465_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_30_fu_11461_p1 : sub_ln179_14_fu_11455_p2);

assign select_ln179_19_fu_11491_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_21_fu_11487_p1 : sub_ln179_15_fu_11472_p2);

assign select_ln179_1_fu_11186_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_1_fu_11183_p1 : mul_ln179_reg_16558);

assign select_ln179_20_fu_11508_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_16_fu_11481_p2 : sext_ln179_23_fu_11504_p1);

assign select_ln179_21_fu_8457_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? mul_ln179_7_reg_16969 : 13'd0);

assign select_ln179_23_fu_11576_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_20_fu_11570_p2 : sub_ln179_19_fu_11543_p2);

assign select_ln179_24_fu_11604_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_26_fu_11600_p1 : sub_ln179_21_fu_11594_p2);

assign select_ln179_25_fu_13254_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_22_fu_13248_p2 : zext_ln179_34_fu_13242_p1);

assign select_ln179_26_fu_12935_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_23_reg_17750 : sext_ln179_26_reg_17745);

assign select_ln179_27_fu_11644_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_43_fu_11640_p1 : sub_ln179_24_fu_11628_p2);

assign select_ln179_28_fu_11665_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_25_fu_11659_p2 : zext_ln179_44_fu_11655_p1);

assign select_ln179_29_fu_11681_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? add_ln179_3_fu_11676_p2 : zext_ln179_37_fu_11555_p1);

assign select_ln179_2_fu_9717_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_4_fu_9707_p1 : sub_ln179_1_fu_9711_p2);

assign select_ln179_30_fu_11699_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_47_fu_11695_p1 : mul_ln179_9_reg_17223);

assign select_ln179_31_fu_11730_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_26_fu_11724_p2 : zext_ln179_48_fu_11716_p1);

assign select_ln179_32_fu_11758_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_34_fu_11754_p1 : zext_ln179_51_fu_11750_p1);

assign select_ln179_34_fu_11787_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_52_fu_11776_p1 : tmp_205_fu_11780_p3);

assign select_ln179_36_fu_11826_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_29_fu_11820_p2 : zext_ln179_51_fu_11750_p1);

assign select_ln179_37_fu_11837_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? add_ln179_5_fu_11744_p2 : 12'd0);

assign select_ln179_38_fu_9838_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? shl_ln179_12_fu_9831_p3 : zext_ln179_56_fu_9828_p1);

assign select_ln179_39_fu_11889_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_40_fu_11885_p1 : sub_ln179_30_fu_11862_p2);

assign select_ln179_3_fu_9734_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_fu_9691_p2 : zext_ln179_2_fu_9687_p1);

assign select_ln179_40_fu_11925_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_33_fu_11919_p2 : sub_ln179_32_fu_11911_p2);

assign select_ln179_41_fu_13283_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? mul_ln179_12_fu_13278_p2 : sext_ln179_43_fu_13274_p1);

assign select_ln179_42_fu_11959_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_44_fu_11955_p1 : sub_ln179_35_fu_11940_p2);

assign select_ln179_43_fu_11981_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_46_fu_11976_p2 : sub_ln179_37_fu_11970_p2);

assign select_ln179_44_fu_12013_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_40_fu_12008_p2 : sub_ln179_38_fu_11992_p2);

assign select_ln179_46_fu_12055_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_50_fu_12051_p1 : sub_ln179_41_fu_12041_p2);

assign select_ln179_48_fu_12078_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_71_reg_17381 : sub_ln179_42_fu_12073_p2);

assign select_ln179_49_fu_12090_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 9'd0 : sub_ln179_43_fu_12084_p2);

assign select_ln179_4_fu_9778_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_4_fu_9774_p1 : sub_ln179_3_fu_9768_p2);

assign select_ln179_50_fu_8534_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_45_fu_8529_p2 : sext_ln179_55_fu_8525_p1);

assign select_ln179_51_fu_12114_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_76_fu_12110_p1 : sub_ln179_41_fu_12041_p2);

assign select_ln179_52_fu_12130_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_74_fu_12069_p1 : sub_ln179_47_fu_12125_p2);

assign select_ln179_53_fu_7973_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign select_ln179_54_fu_12184_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_61_fu_12179_p2 : sext_ln179_60_fu_12164_p1);

assign select_ln179_55_fu_8565_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_85_fu_8552_p1 : sub_ln179_49_fu_8559_p2);

assign select_ln179_56_fu_8393_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? shl_ln179_15_fu_8375_p3 : zext_ln179_77_fu_8389_p1);

assign select_ln179_57_fu_12215_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? add_ln179_7_fu_12209_p2 : zext_ln179_87_fu_12195_p1);

assign select_ln179_58_fu_13386_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_90_fu_13383_p1 : mul_ln179_16_fu_13378_p2);

assign select_ln179_5_fu_9793_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_2_fu_9687_p1 : shl_ln179_1_fu_9700_p3);

assign select_ln179_60_fu_12239_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_61_fu_12179_p2 : sext_ln179_65_fu_12235_p1);

assign select_ln179_61_fu_12259_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_65_fu_12235_p1 : sub_ln179_51_fu_12253_p2);

assign select_ln179_62_fu_8609_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_67_fu_8605_p1 : zext_ln179_96_fu_8595_p1);

assign select_ln179_63_fu_8631_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_55_fu_8626_p2 : zext_ln179_96_fu_8595_p1);

assign select_ln179_64_fu_8677_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_93_reg_17295 : mul_ln179_18_reg_17306);

assign select_ln179_65_fu_8717_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_58_fu_8711_p2 : sext_ln179_70_fu_8703_p1);

assign select_ln179_66_fu_8738_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_60_fu_8732_p2 : sext_ln179_67_fu_8605_p1);

assign select_ln179_68_fu_9897_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_108_fu_9893_p1 : sub_ln179_62_fu_9880_p2);

assign select_ln179_69_fu_9939_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_63_fu_9933_p2 : sext_ln179_75_fu_9918_p1);

assign select_ln179_70_fu_9956_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_64_fu_9950_p2 : 12'd0);

assign select_ln179_71_fu_9987_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_78_fu_9983_p1 : sub_ln179_65_fu_9967_p2);

assign select_ln179_73_fu_8656_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_95_fu_8586_p1 : sf4_fu_8649_p3);

assign select_ln179_74_fu_10008_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_68_fu_10002_p2 : sext_ln179_82_fu_9998_p1);

assign select_ln179_75_fu_8745_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? shl_ln179_22_fu_8638_p3 : zext_ln179_94_fu_8576_p1);

assign select_ln179_76_fu_10073_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_69_fu_10067_p2 : zext_ln179_116_fu_10041_p1);

assign select_ln179_77_fu_10099_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_86_fu_10095_p1 : sub_ln179_70_fu_10084_p2);

assign select_ln179_78_fu_10120_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_88_fu_10114_p2 : zext_ln179_119_fu_10110_p1);

assign select_ln179_79_fu_10136_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_71_fu_10131_p2 : zext_ln179_113_reg_17080);

assign select_ln179_80_fu_8780_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? mul_ln179_23_fu_8775_p2 : zext_ln179_113_reg_17080);

assign select_ln179_82_fu_10165_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_122_fu_10161_p1 : mul_ln179_25_fu_10149_p2);

assign select_ln179_85_fu_8813_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_72_fu_8808_p2 : 13'd0);

assign select_ln179_86_fu_8851_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_74_fu_8845_p2 : sext_ln179_91_fu_8841_p1);

assign select_ln179_87_fu_8878_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_126_reg_17250 : sub_ln179_89_fu_8873_p2);

assign select_ln179_88_fu_8901_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_132_fu_8897_p1 : sub_ln179_72_fu_8808_p2);

assign select_ln179_8_fu_11253_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_7_fu_11249_p1 : sub_ln179_6_fu_11238_p2);

assign select_ln179_90_fu_8941_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_78_fu_8935_p2 : sub_ln179_77_fu_8919_p2);

assign select_ln179_92_fu_8182_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_135_fu_8172_p1 : mul_ln179_30_fu_8176_p2);

assign select_ln179_93_fu_9008_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sext_ln179_99_fu_9004_p1 : sub_ln179_80_fu_8992_p2);

assign select_ln179_94_fu_9072_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_142_fu_9068_p1 : sext_ln179_109_fu_9057_p1);

assign select_ln179_95_fu_9139_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_85_fu_9133_p2 : zext_ln179_145_fu_9108_p1);

assign select_ln179_96_fu_9166_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_87_fu_9160_p2 : sext_ln179_112_fu_9156_p1);

assign select_ln179_97_fu_8790_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd7 : 13'd8181);

assign select_ln179_98_fu_10207_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_85_reg_17431 : sub_ln179_117_reg_17436);

assign select_ln179_99_fu_9205_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? sub_ln179_91_fu_9199_p2 : sext_ln179_116_fu_9195_p1);

assign select_ln179_9_fu_11267_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? zext_ln179_13_fu_11213_p1 : sf2_fu_11260_p3);

assign select_ln179_fu_9670_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 13'd0 : mul_ln179_1_reg_17180);

assign select_ln185_10_fu_13838_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? select_ln189_2_fu_13787_p3 : l2_maxes_2);

assign select_ln185_11_fu_13564_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? select_ln189_3_fu_13550_p3 : l2_maxes_3);

assign select_ln185_12_fu_13846_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? select_ln189_4_fu_13799_p3 : l2_maxes_4);

assign select_ln185_13_fu_13854_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? select_ln189_5_fu_13811_p3 : l2_maxes_5);

assign select_ln185_14_fu_13362_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? select_ln189_6_fu_13348_p3 : l2_maxes_6);

assign select_ln185_15_fu_13862_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? select_ln189_7_fu_13823_p3 : l2_maxes_7);

assign select_ln185_1_fu_13216_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 16'd0 : add_ln179_51_fu_13152_p2);

assign select_ln185_2_fu_13666_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 16'd0 : add_ln179_69_fu_13608_p2);

assign select_ln185_3_fu_13451_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 16'd0 : add_ln179_87_fu_13430_p2);

assign select_ln185_4_fu_13557_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 16'd0 : add_ln179_105_fu_13536_p2);

assign select_ln185_5_fu_13355_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 16'd0 : add_ln179_123_fu_13334_p2);

assign select_ln185_6_fu_13223_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 16'd0 : add_ln179_140_fu_13211_p2);

assign select_ln185_7_fu_13718_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 16'd0 : add_ln179_145_fu_13712_p2);

assign select_ln185_8_fu_13045_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? select_ln189_fu_13030_p3 : l2_maxes_0);

assign select_ln185_9_fu_13830_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? select_ln189_1_fu_13775_p3 : l2_maxes_1);

assign select_ln185_fu_13038_p3 = ((trunc_ln159_1_reg_15754[0:0] === 1'b1) ? 16'd0 : add_ln179_47_fu_13000_p2);

assign select_ln189_1_fu_13775_p3 = ((icmp_ln189_1_fu_13770_p2[0:0] === 1'b1) ? add_ln179_51_reg_17901 : l2_maxes_1);

assign select_ln189_2_fu_13787_p3 = ((icmp_ln189_2_fu_13782_p2[0:0] === 1'b1) ? add_ln179_69_reg_17968 : l2_maxes_2);

assign select_ln189_3_fu_13550_p3 = ((icmp_ln189_3_fu_13545_p2[0:0] === 1'b1) ? add_ln179_87_reg_17940 : l2_maxes_3);

assign select_ln189_4_fu_13799_p3 = ((icmp_ln189_4_fu_13794_p2[0:0] === 1'b1) ? add_ln179_105_reg_17956 : l2_maxes_4);

assign select_ln189_5_fu_13811_p3 = ((icmp_ln189_5_fu_13806_p2[0:0] === 1'b1) ? add_ln179_123_reg_17928 : l2_maxes_5);

assign select_ln189_6_fu_13348_p3 = ((icmp_ln189_6_fu_13343_p2[0:0] === 1'b1) ? add_ln179_140_reg_17917 : l2_maxes_6);

assign select_ln189_7_fu_13823_p3 = ((icmp_ln189_7_fu_13818_p2[0:0] === 1'b1) ? add_ln179_145_reg_17979 : l2_maxes_7);

assign select_ln189_fu_13030_p3 = ((icmp_ln189_fu_13024_p2[0:0] === 1'b1) ? add_ln179_47_fu_13000_p2 : l2_maxes_0);

assign select_ln211_fu_7672_p3 = ((icmp_ln211_fu_7666_p2[0:0] === 1'b1) ? 16'd0 : add_ln210_fu_7660_p2);

assign select_ln215_fu_13742_p3 = ((icmp_ln215_fu_13736_p2[0:0] === 1'b1) ? 8'd0 : add_ln214_fu_13731_p2);

assign select_ln224_1_fu_8002_p3 = ((icmp_ln224_reg_14227[0:0] === 1'b1) ? 8'd2 : ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289);

assign select_ln224_2_fu_8014_p3 = ((icmp_ln224_reg_14227[0:0] === 1'b1) ? add_ln228_fu_7991_p2 : ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313);

assign select_ln224_fu_3777_p3 = ((icmp_ln224_fu_3771_p2[0:0] === 1'b1) ? 32'd1024 : add_ln223_fu_3765_p2);

assign select_ln232_1_fu_13941_p3 = ((icmp_ln232_reg_16126[0:0] === 1'b1) ? 8'd2 : ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4);

assign select_ln232_fu_7698_p3 = ((icmp_ln232_fu_7692_p2[0:0] === 1'b1) ? 32'd2048 : add_ln231_fu_7686_p2);

assign select_ln41_10_fu_4299_p3 = ((icmp_ln41_5_reg_14487[0:0] === 1'b1) ? add_ln44_5_fu_4294_p2 : select_ln41_8_reg_14476);

assign select_ln41_11_fu_4255_p3 = ((icmp_ln41_5_fu_4249_p2[0:0] === 1'b1) ? 8'd0 : add_ln40_5_fu_4243_p2);

assign select_ln41_12_fu_4394_p3 = ((icmp_ln41_6_reg_14510[0:0] === 1'b1) ? add_ln44_6_fu_4389_p2 : select_ln41_10_reg_14503);

assign select_ln41_13_fu_4310_p3 = ((icmp_ln41_6_fu_4305_p2[0:0] === 1'b1) ? 8'd0 : add_ln40_6_reg_14497);

assign select_ln41_14_fu_4406_p3 = ((icmp_ln41_7_reg_14519[0:0] === 1'b1) ? add_ln44_7_fu_4400_p2 : select_ln41_12_fu_4394_p3);

assign select_ln41_15_fu_4354_p3 = ((icmp_ln41_7_fu_4327_p2[0:0] === 1'b1) ? 8'd0 : add_ln40_7_fu_4321_p2);

assign select_ln41_1_fu_3909_p3 = ((icmp_ln41_fu_3891_p2[0:0] === 1'b1) ? 8'd0 : add_ln40_fu_3886_p2);

assign select_ln41_2_fu_4040_p3 = ((icmp_ln41_1_fu_4030_p2[0:0] === 1'b1) ? add_ln44_1_fu_4035_p2 : select_ln41_reg_14270);

assign select_ln41_3_fu_4047_p3 = ((icmp_ln41_1_fu_4030_p2[0:0] === 1'b1) ? 8'd0 : add_ln40_1_reg_14280);

assign select_ln41_4_fu_4109_p3 = ((icmp_ln41_2_reg_14433[0:0] === 1'b1) ? add_ln44_2_fu_4104_p2 : select_ln41_2_reg_14423);

assign select_ln41_5_fu_4092_p3 = ((icmp_ln41_2_fu_4086_p2[0:0] === 1'b1) ? 8'd0 : add_ln40_2_fu_4080_p2);

assign select_ln41_6_fu_4154_p3 = ((icmp_ln41_3_fu_4142_p2[0:0] === 1'b1) ? add_ln44_3_fu_4148_p2 : select_ln41_4_fu_4109_p3);

assign select_ln41_7_fu_4162_p3 = ((icmp_ln41_3_fu_4142_p2[0:0] === 1'b1) ? 8'd0 : add_ln40_3_fu_4137_p2);

assign select_ln41_8_fu_4227_p3 = ((icmp_ln41_4_reg_14464[0:0] === 1'b1) ? add_ln44_4_fu_4222_p2 : select_ln41_6_reg_14448);

assign select_ln41_9_fu_4233_p3 = ((icmp_ln41_4_reg_14464[0:0] === 1'b1) ? 8'd0 : add_ln40_4_reg_14459);

assign select_ln41_fu_3902_p3 = ((icmp_ln41_fu_3891_p2[0:0] === 1'b1) ? add_ln44_fu_3897_p2 : l1_write_col_offset_s_reg_14235);

assign select_ln60_fu_3806_p3 = ((icmp_ln60_fu_3800_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_3466_p2);

assign select_ln78_fu_4587_p3 = ((tmp_195_reg_14215[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln79_1_fu_4624_p3 = ((icmp_ln79_1_fu_4600_p2[0:0] === 1'b1) ? add_ln79_1_fu_4618_p2 : add_ln81_1_fu_4612_p2);

assign select_ln79_2_fu_4671_p3 = ((icmp_ln79_2_fu_4653_p2[0:0] === 1'b1) ? add_ln79_2_fu_4665_p2 : add_ln81_2_fu_4659_p2);

assign select_ln79_fu_4577_p3 = ((icmp_ln79_fu_4559_p2[0:0] === 1'b1) ? add_ln79_fu_4571_p2 : add_ln81_fu_4565_p2);

assign sext_ln179_100_fu_12272_p1 = $signed(add_ln179_11_fu_12266_p2);

assign sext_ln179_101_fu_12288_p1 = $signed(add_ln179_13_fu_12282_p2);

assign sext_ln179_102_fu_12298_p1 = $signed(add_ln179_14_fu_12292_p2);

assign sext_ln179_103_fu_12944_p1 = $signed(add_ln179_15_reg_17775);

assign sext_ln179_104_fu_9021_p1 = $signed(add_ln179_17_fu_9015_p2);

assign sext_ln179_105_fu_10179_p1 = $signed(add_ln179_18_reg_17421);

assign sext_ln179_106_fu_10188_p1 = $signed(add_ln179_19_fu_10182_p2);

assign sext_ln179_107_fu_10192_p1 = $signed(add_ln179_20_reg_17426);

assign sext_ln179_108_fu_12952_p1 = $signed(add_ln179_22_reg_17572);

assign sext_ln179_109_fu_9057_p1 = $signed(sub_ln179_82_fu_9051_p2);

assign sext_ln179_10_fu_11305_p1 = $signed(select_ln179_10_fu_11298_p3);

assign sext_ln179_110_fu_9084_p1 = $signed(sub_ln179_83_fu_9079_p2);

assign sext_ln179_111_fu_9118_p1 = $signed(sub_ln179_84_fu_9112_p2);

assign sext_ln179_112_fu_9156_p1 = $signed(sub_ln179_86_fu_9150_p2);

assign sext_ln179_113_fu_9173_p1 = $signed(select_ln179_96_fu_9166_p3);

assign sext_ln179_114_fu_9177_p1 = mul_ln179_31_reg_17160;

assign sext_ln179_115_fu_10212_p1 = $signed(select_ln179_98_fu_10207_p3);

assign sext_ln179_116_fu_9195_p1 = $signed(sub_ln179_90_fu_9189_p2);

assign sext_ln179_117_fu_9212_p1 = $signed(select_ln179_99_fu_9205_p3);

assign sext_ln179_118_fu_9303_p1 = $signed(select_ln179_102_fu_9296_p3);

assign sext_ln179_119_fu_9347_p1 = $signed(sub_ln179_94_fu_9341_p2);

assign sext_ln179_11_fu_12925_p1 = $signed(select_ln179_11_fu_12918_p3);

assign sext_ln179_120_fu_9364_p1 = $signed(select_ln179_103_fu_9357_p3);

assign sext_ln179_121_fu_9426_p1 = $signed(select_ln179_105_fu_9419_p3);

assign sext_ln179_122_fu_9455_p1 = $signed(select_ln179_106_fu_9448_p3);

assign sext_ln179_123_fu_10238_p1 = $signed(sub_ln179_99_reg_17462);

assign sext_ln179_124_fu_12346_p1 = $signed(select_ln179_108_fu_12339_p3);

assign sext_ln179_125_fu_13140_p1 = $signed(select_ln179_109_fu_13133_p3);

assign sext_ln179_126_fu_10293_p1 = $signed(sub_ln179_101_fu_10287_p2);

assign sext_ln179_127_fu_10303_p1 = $signed(sub_ln179_102_fu_10297_p2);

assign sext_ln179_128_fu_10320_p1 = $signed(select_ln179_110_fu_10313_p3);

assign sext_ln179_129_fu_10369_p1 = $signed(select_ln179_111_fu_10362_p3);

assign sext_ln179_12_fu_13069_p1 = $signed(select_ln179_12_fu_13063_p3);

assign sext_ln179_130_fu_10379_p1 = $signed(sub_ln179_105_fu_10373_p2);

assign sext_ln179_131_fu_10412_p1 = $signed(select_ln179_112_fu_10405_p3);

assign sext_ln179_132_fu_10429_p1 = $signed(select_ln179_113_fu_10422_p3);

assign sext_ln179_133_fu_10445_p1 = $signed(sub_ln179_109_fu_10439_p2);

assign sext_ln179_134_fu_10461_p1 = $signed(select_ln179_114_fu_10454_p3);

assign sext_ln179_135_fu_8438_p1 = mul_ln179_33_reg_17170;

assign sext_ln179_136_fu_12373_p1 = $signed(sub_ln179_111_fu_12367_p2);

assign sext_ln179_137_fu_12412_p1 = $signed(select_ln179_116_fu_12405_p3);

assign sext_ln179_138_fu_12444_p1 = $signed(sub_ln179_113_fu_12438_p2);

assign sext_ln179_139_fu_12469_p1 = $signed(select_ln179_118_fu_12462_p3);

assign sext_ln179_13_fu_13073_p1 = $signed(select_ln179_13_reg_17880);

assign sext_ln179_140_fu_10471_p1 = mul_ln179_34_reg_17467;

assign sext_ln179_141_fu_10536_p1 = $signed(select_ln179_119_fu_10529_p3);

assign sext_ln179_142_fu_10557_p1 = sub_ln179_114_fu_10551_p2;

assign sext_ln179_143_fu_10568_p1 = $signed(select_ln179_120_fu_10561_p3);

assign sext_ln179_144_fu_10581_p1 = $signed(sub_ln179_115_fu_10575_p2);

assign sext_ln179_145_fu_10602_p1 = $signed(select_ln179_121_fu_10595_p3);

assign sext_ln179_146_fu_10606_p1 = sub_ln179_114_fu_10551_p2;

assign sext_ln179_147_fu_10626_p1 = $signed(sub_ln179_119_fu_10620_p2);

assign sext_ln179_148_fu_10637_p1 = $signed(select_ln179_122_fu_10630_p3);

assign sext_ln179_149_fu_12473_p1 = $signed(sub_ln179_120_reg_17593);

assign sext_ln179_14_fu_13577_p1 = $signed(sub_ln179_10_reg_17725);

assign sext_ln179_150_fu_12481_p1 = sub_ln179_121_reg_17603;

assign sext_ln179_151_fu_10709_p1 = $signed(sub_ln179_122_fu_10703_p2);

assign sext_ln179_152_fu_10726_p1 = $signed(sub_ln179_123_fu_10720_p2);

assign sext_ln179_153_fu_10754_p1 = $signed(sub_ln179_124_fu_10748_p2);

assign sext_ln179_154_fu_10769_p1 = $signed(select_ln179_127_fu_10762_p3);

assign sext_ln179_155_fu_10811_p1 = $signed(select_ln179_128_fu_10804_p3);

assign sext_ln179_156_fu_10835_p1 = $signed(sub_ln179_127_fu_10829_p2);

assign sext_ln179_157_fu_10867_p1 = $signed(select_ln179_129_fu_10860_p3);

assign sext_ln179_158_fu_10920_p1 = $signed(select_ln179_130_fu_10913_p3);

assign sext_ln179_159_fu_12491_p1 = mul_ln179_36_reg_17336;

assign sext_ln179_15_fu_11382_p1 = $signed(sub_ln179_11_fu_11376_p2);

assign sext_ln179_160_fu_12506_p1 = $signed(add_ln179_31_fu_12500_p2);

assign sext_ln179_161_fu_12516_p1 = add_ln179_33_reg_17608;

assign sext_ln179_162_fu_10924_p1 = grp_fu_14169_p3;

assign sext_ln179_163_fu_12519_p1 = $signed(add_ln179_35_reg_17613);

assign sext_ln179_164_fu_12528_p1 = $signed(add_ln179_36_fu_12522_p2);

assign sext_ln179_165_fu_12538_p1 = $signed(add_ln179_38_reg_17618);

assign sext_ln179_166_fu_12553_p1 = $signed(add_ln179_40_fu_12547_p2);

assign sext_ln179_167_fu_12988_p1 = $signed(add_ln179_41_reg_17785);

assign sext_ln179_168_fu_12572_p1 = $signed(add_ln179_43_fu_12566_p2);

assign sext_ln179_169_fu_12991_p1 = $signed(add_ln179_45_reg_17790);

assign sext_ln179_16_fu_11413_p1 = $signed(select_ln179_15_fu_11406_p3);

assign sext_ln179_170_fu_13005_p1 = mul_ln179_37_reg_17795;

assign sext_ln179_171_fu_13144_p1 = $signed(add_ln179_48_reg_17800);

assign sext_ln179_172_fu_13484_p1 = $signed(sub_ln179_129_fu_13478_p2);

assign sext_ln179_173_fu_13495_p1 = $signed(select_ln179_133_fu_13488_p3);

assign sext_ln179_174_fu_12614_p1 = $signed(add_ln179_53_reg_17628);

assign sext_ln179_175_fu_10945_p1 = $signed(add_ln179_55_reg_17509);

assign sext_ln179_176_fu_10948_p1 = $signed(add_ln179_56_reg_17514);

assign sext_ln179_177_fu_12623_p1 = $signed(add_ln179_58_reg_17633);

assign sext_ln179_178_fu_12632_p1 = $signed(add_ln179_60_reg_17638);

assign sext_ln179_179_fu_12641_p1 = $signed(add_ln179_61_fu_12635_p2);

assign sext_ln179_17_fu_11433_p1 = $signed(sub_ln179_13_fu_11427_p2);

assign sext_ln179_180_fu_13583_p1 = $signed(add_ln179_63_reg_17815);

assign sext_ln179_181_fu_13586_p1 = $signed(add_ln179_64_reg_17820);

assign sext_ln179_182_fu_13589_p1 = $signed(add_ln179_66_reg_17951);

assign sext_ln179_183_fu_13598_p1 = $signed(add_ln179_67_fu_13592_p2);

assign sext_ln179_184_fu_10988_p1 = $signed(add_ln179_71_fu_10982_p2);

assign sext_ln179_185_fu_10998_p1 = $signed(add_ln179_73_reg_17519);

assign sext_ln179_186_fu_11001_p1 = $signed(add_ln179_74_reg_17524);

assign sext_ln179_187_fu_11010_p1 = $signed(add_ln179_75_fu_11004_p2);

assign sext_ln179_188_fu_13397_p1 = $signed(add_ln179_76_reg_17653);

assign sext_ln179_189_fu_13405_p1 = $signed(add_ln179_78_reg_17658);

assign sext_ln179_18_fu_11444_p1 = $signed(select_ln179_16_fu_11437_p3);

assign sext_ln179_190_fu_12669_p1 = $signed(add_ln179_79_fu_12663_p2);

assign sext_ln179_191_fu_13408_p1 = $signed(add_ln179_80_reg_17825);

assign sext_ln179_192_fu_13296_p1 = $signed(add_ln179_82_fu_13290_p2);

assign sext_ln179_193_fu_13300_p1 = $signed(add_ln179_84_reg_17830);

assign sext_ln179_194_fu_13417_p1 = $signed(add_ln179_85_reg_17923);

assign sext_ln179_195_fu_13426_p1 = $signed(add_ln179_86_fu_13420_p2);

assign sext_ln179_196_fu_13436_p1 = $signed(select_ln179_135_reg_17835);

assign sext_ln179_197_fu_11038_p1 = $signed(add_ln179_89_fu_11032_p2);

assign sext_ln179_198_fu_9590_p1 = $signed(add_ln179_91_fu_9584_p2);

assign sext_ln179_199_fu_9606_p1 = $signed(add_ln179_93_fu_9600_p2);

assign sext_ln179_19_fu_11448_p1 = mul_ln179_6_reg_16676;

assign sext_ln179_1_fu_11183_p1 = sub_ln179_reg_17549;

assign sext_ln179_200_fu_11048_p1 = $signed(add_ln179_94_reg_17529);

assign sext_ln179_201_fu_13158_p1 = $signed(add_ln179_96_reg_17890);

assign sext_ln179_202_fu_13161_p1 = $signed(add_ln179_97_reg_17840);

assign sext_ln179_203_fu_13511_p1 = $signed(add_ln179_99_reg_17907);

assign sext_ln179_204_fu_13514_p1 = $signed(add_ln179_100_reg_17534);

assign sext_ln179_205_fu_13517_p1 = $signed(add_ln179_102_reg_17946);

assign sext_ln179_206_fu_13526_p1 = $signed(add_ln179_103_fu_13520_p2);

assign sext_ln179_207_fu_12730_p1 = $signed(select_ln179_136_fu_12723_p3);

assign sext_ln179_208_fu_11069_p1 = $signed(add_ln179_107_fu_11063_p2);

assign sext_ln179_209_fu_9628_p1 = $signed(add_ln179_109_fu_9622_p2);

assign sext_ln179_20_fu_13076_p1 = $signed(select_ln179_18_reg_17730);

assign sext_ln179_210_fu_9638_p1 = $signed(add_ln179_110_fu_9632_p2);

assign sext_ln179_211_fu_9648_p1 = $signed(add_ln179_111_fu_9642_p2);

assign sext_ln179_212_fu_11079_p1 = $signed(add_ln179_112_reg_17539);

assign sext_ln179_213_fu_13309_p1 = $signed(add_ln179_114_reg_17673);

assign sext_ln179_214_fu_13312_p1 = $signed(add_ln179_116_reg_17912);

assign sext_ln179_215_fu_13321_p1 = $signed(add_ln179_117_fu_13315_p2);

assign sext_ln179_216_fu_12740_p1 = $signed(add_ln179_118_fu_12734_p2);

assign sext_ln179_217_fu_12756_p1 = $signed(add_ln179_120_fu_12750_p2);

assign sext_ln179_218_fu_13325_p1 = $signed(add_ln179_121_reg_17845);

assign sext_ln179_219_fu_12794_p1 = $signed(sub_ln179_131_fu_12788_p2);

assign sext_ln179_21_fu_11487_p1 = sub_ln179_16_fu_11481_p2;

assign sext_ln179_220_fu_12798_p1 = $signed(add_ln179_126_reg_17684);

assign sext_ln179_221_fu_12801_p1 = $signed(add_ln179_127_reg_17689);

assign sext_ln179_222_fu_12804_p1 = $signed(add_ln179_129_reg_17694);

assign sext_ln179_223_fu_12813_p1 = $signed(add_ln179_130_fu_12807_p2);

assign sext_ln179_224_fu_13193_p1 = $signed(add_ln179_133_reg_17855);

assign sext_ln179_225_fu_12835_p1 = $signed(add_ln179_135_fu_12829_p2);

assign sext_ln179_226_fu_12851_p1 = $signed(add_ln179_137_fu_12845_p2);

assign sext_ln179_227_fu_13202_p1 = $signed(add_ln179_138_reg_17860);

assign sext_ln179_228_fu_13639_p1 = $signed(sub_ln179_132_fu_13633_p2);

assign sext_ln179_229_fu_13650_p1 = $signed(select_ln179_137_fu_13643_p3);

assign sext_ln179_22_fu_13079_p1 = $signed(select_ln179_19_reg_17735);

assign sext_ln179_230_fu_11154_p1 = $signed(add_ln179_142_reg_17341);

assign sext_ln179_231_fu_11163_p1 = $signed(add_ln179_143_fu_11157_p2);

assign sext_ln179_232_fu_12861_p1 = $signed(add_ln179_146_reg_17710);

assign sext_ln179_233_fu_12869_p1 = $signed(add_ln179_148_fu_12864_p2);

assign sext_ln179_234_fu_13679_p1 = $signed(add_ln179_149_reg_17865);

assign sext_ln179_235_fu_12885_p1 = $signed(add_ln179_151_fu_12879_p2);

assign sext_ln179_236_fu_12889_p1 = $signed(add_ln179_153_reg_17544);

assign sext_ln179_237_fu_13687_p1 = $signed(add_ln179_154_reg_17870);

assign sext_ln179_238_fu_13690_p1 = $signed(add_ln179_155_reg_17175);

assign sext_ln179_239_fu_13693_p1 = $signed(add_ln179_157_reg_17974);

assign sext_ln179_23_fu_11504_p1 = $signed(sub_ln179_17_fu_11498_p2);

assign sext_ln179_240_fu_13708_p1 = $signed(add_ln179_159_fu_13702_p2);

assign sext_ln179_24_fu_11515_p1 = $signed(select_ln179_20_fu_11508_p3);

assign sext_ln179_25_fu_11539_p1 = $signed(sub_ln179_18_fu_11533_p2);

assign sext_ln179_26_fu_11600_p1 = sub_ln179_20_fu_11570_p2;

assign sext_ln179_27_fu_11611_p1 = $signed(select_ln179_24_fu_11604_p3);

assign sext_ln179_28_fu_13261_p1 = $signed(select_ln179_25_fu_13254_p3);

assign sext_ln179_29_fu_12940_p1 = $signed(select_ln179_26_fu_12935_p3);

assign sext_ln179_2_fu_9724_p1 = $signed(select_ln179_2_fu_9717_p3);

assign sext_ln179_30_fu_11651_p1 = $signed(select_ln179_27_fu_11644_p3);

assign sext_ln179_31_fu_11672_p1 = $signed(select_ln179_28_fu_11665_p3);

assign sext_ln179_32_fu_11705_p1 = $signed(select_ln179_30_fu_11699_p3);

assign sext_ln179_33_fu_11737_p1 = $signed(select_ln179_31_fu_11730_p3);

assign sext_ln179_34_fu_11754_p1 = sub_ln179_26_fu_11724_p2;

assign sext_ln179_35_fu_11765_p1 = $signed(select_ln179_32_fu_11758_p3);

assign sext_ln179_36_fu_11803_p1 = mul_ln179_10_reg_16980;

assign sext_ln179_37_fu_13082_p1 = mul_ln179_11_reg_16985;

assign sext_ln179_38_fu_11812_p1 = $signed(sub_ln179_28_fu_11806_p2);

assign sext_ln179_39_fu_11833_p1 = $signed(select_ln179_36_fu_11826_p3);

assign sext_ln179_3_fu_9741_p1 = $signed(select_ln179_3_fu_9734_p3);

assign sext_ln179_40_fu_11885_p1 = $signed(sub_ln179_31_fu_11879_p2);

assign sext_ln179_41_fu_11896_p1 = $signed(select_ln179_39_fu_11889_p3);

assign sext_ln179_42_fu_11932_p1 = $signed(select_ln179_40_fu_11925_p3);

assign sext_ln179_43_fu_13274_p1 = $signed(sub_ln179_34_fu_13268_p2);

assign sext_ln179_44_fu_11955_p1 = $signed(sub_ln179_36_fu_11949_p2);

assign sext_ln179_45_fu_11966_p1 = $signed(select_ln179_42_fu_11959_p3);

assign sext_ln179_46_fu_11988_p1 = $signed(select_ln179_43_fu_11981_p3);

assign sext_ln179_47_fu_12004_p1 = $signed(sub_ln179_39_fu_11998_p2);

assign sext_ln179_48_fu_12020_p1 = $signed(select_ln179_44_fu_12013_p3);

assign sext_ln179_49_fu_9849_p1 = mul_ln179_13_reg_17371;

assign sext_ln179_4_fu_9774_p1 = sub_ln179_1_fu_9711_p2;

assign sext_ln179_50_fu_12051_p1 = $signed(sub_ln179_52_fu_12046_p2);

assign sext_ln179_51_fu_12062_p1 = $signed(select_ln179_46_fu_12055_p3);

assign sext_ln179_52_fu_8516_p1 = mul_ln179_14_reg_16935;

assign sext_ln179_53_fu_13464_p1 = $signed(select_ln179_48_reg_17760);

assign sext_ln179_55_fu_8525_p1 = $signed(sub_ln179_44_fu_8519_p2);

assign sext_ln179_56_fu_8541_p1 = $signed(select_ln179_50_fu_8534_p3);

assign sext_ln179_57_fu_12121_p1 = $signed(select_ln179_51_fu_12114_p3);

assign sext_ln179_58_fu_12137_p1 = $signed(select_ln179_52_fu_12130_p3);

assign sext_ln179_5_fu_9785_p1 = $signed(select_ln179_4_fu_9778_p3);

assign sext_ln179_60_fu_12164_p1 = $signed(sub_ln179_48_fu_12158_p2);

assign sext_ln179_61_fu_12191_p1 = $signed(select_ln179_54_fu_12184_p3);

assign sext_ln179_62_fu_8572_p1 = $signed(select_ln179_55_fu_8565_p3);

assign sext_ln179_63_fu_13467_p1 = mul_ln179_15_reg_17191;

assign sext_ln179_64_fu_13393_p1 = $signed(select_ln179_58_fu_13386_p3);

assign sext_ln179_65_fu_12235_p1 = $signed(sub_ln179_50_fu_12229_p2);

assign sext_ln179_66_fu_12246_p1 = $signed(select_ln179_60_fu_12239_p3);

assign sext_ln179_67_fu_8605_p1 = $signed(sub_ln179_53_fu_8599_p2);

assign sext_ln179_68_fu_8622_p1 = $signed(sub_ln179_54_fu_8616_p2);

assign sext_ln179_69_fu_8673_p1 = $signed(sub_ln179_56_fu_8667_p2);

assign sext_ln179_6_fu_11223_p1 = $signed(sub_ln179_5_fu_11217_p2);

assign sext_ln179_70_fu_8703_p1 = $signed(sub_ln179_57_fu_8697_p2);

assign sext_ln179_71_fu_8724_p1 = $signed(select_ln179_65_fu_8717_p3);

assign sext_ln179_72_fu_9852_p1 = $signed(sub_ln179_67_reg_17401);

assign sext_ln179_74_fu_9904_p1 = $signed(select_ln179_68_fu_9897_p3);

assign sext_ln179_75_fu_9918_p1 = $signed(sub_ln179_75_fu_9912_p2);

assign sext_ln179_76_fu_9946_p1 = $signed(select_ln179_69_fu_9939_p3);

assign sext_ln179_77_fu_9963_p1 = $signed(select_ln179_70_fu_9956_p3);

assign sext_ln179_78_fu_9983_p1 = $signed(sub_ln179_66_fu_9977_p2);

assign sext_ln179_79_fu_9994_p1 = $signed(select_ln179_71_fu_9987_p3);

assign sext_ln179_7_fu_11249_p1 = $signed(sub_ln179_7_fu_11244_p2);

assign sext_ln179_80_fu_8762_p1 = mul_ln179_20_reg_17207;

assign sext_ln179_81_fu_8765_p1 = mul_ln179_21_reg_17239;

assign sext_ln179_82_fu_9998_p1 = sub_ln179_64_fu_9950_p2;

assign sext_ln179_83_fu_10015_p1 = $signed(select_ln179_74_fu_10008_p3);

assign sext_ln179_84_fu_10019_p1 = mul_ln179_22_reg_17406;

assign sext_ln179_85_fu_10080_p1 = $signed(select_ln179_76_fu_10073_p3);

assign sext_ln179_86_fu_10095_p1 = $signed(sub_ln179_76_fu_10090_p2);

assign sext_ln179_87_fu_10106_p1 = $signed(select_ln179_77_fu_10099_p3);

assign sext_ln179_88_fu_10127_p1 = $signed(select_ln179_78_fu_10120_p3);

assign sext_ln179_89_fu_10142_p1 = $signed(select_ln179_79_fu_10136_p3);

assign sext_ln179_8_fu_11284_p1 = $signed(sub_ln179_8_fu_11278_p2);

assign sext_ln179_90_fu_10146_p1 = mul_ln179_24_reg_17311;

assign sext_ln179_91_fu_8841_p1 = sub_ln179_73_fu_8835_p2;

assign sext_ln179_92_fu_8858_p1 = $signed(select_ln179_86_fu_8851_p3);

assign sext_ln179_93_fu_8884_p1 = $signed(select_ln179_87_fu_8878_p3);

assign sext_ln179_94_fu_8908_p1 = $signed(select_ln179_88_fu_8901_p3);

assign sext_ln179_95_fu_8915_p1 = sub_ln179_73_fu_8835_p2;

assign sext_ln179_96_fu_10176_p1 = $signed(select_ln179_90_reg_17416);

assign sext_ln179_97_fu_8435_p1 = mul_ln179_29_reg_17262;

assign sext_ln179_98_fu_8976_p1 = $signed(sub_ln179_79_fu_8970_p2);

assign sext_ln179_99_fu_9004_p1 = $signed(sub_ln179_81_fu_8998_p2);

assign sext_ln179_9_fu_11294_p1 = $signed(sub_ln179_9_fu_11288_p2);

assign sext_ln179_fu_9676_p1 = $signed(select_ln179_fu_9670_p3);

assign sext_ln92_10_fu_5017_p1 = $signed(sub_ln92_11_fu_5011_p2);

assign sext_ln92_11_fu_5027_p1 = $signed(sub_ln92_12_fu_5021_p2);

assign sext_ln92_12_fu_5277_p1 = $signed(add_ln92_1_reg_15136);

assign sext_ln92_13_fu_5280_p1 = $signed(add_ln92_2_reg_15141);

assign sext_ln92_14_fu_5076_p1 = $signed(sub_ln92_13_fu_5070_p2);

assign sext_ln92_15_fu_5086_p1 = $signed(sub_ln92_14_fu_5080_p2);

assign sext_ln92_16_fu_5330_p1 = $signed(sub_ln92_17_reg_15204);

assign sext_ln92_17_fu_5333_p1 = $signed(add_ln92_4_reg_15209);

assign sext_ln92_18_fu_5341_p1 = $signed(add_ln92_5_fu_5336_p2);

assign sext_ln92_19_fu_5351_p1 = $signed(sub_ln92_73_reg_15214);

assign sext_ln92_1_fu_5263_p1 = $signed(sub_ln92_1_reg_15131);

assign sext_ln92_20_fu_5391_p1 = $signed(sub_ln92_18_fu_5385_p2);

assign sext_ln92_21_fu_5171_p1 = $signed(add_ln92_7_fu_5165_p2);

assign sext_ln92_22_fu_5472_p1 = $signed(sub_ln92_19_fu_5466_p2);

assign sext_ln92_23_fu_5514_p1 = $signed(add_ln92_14_reg_15305);

assign sext_ln92_24_fu_5523_p1 = $signed(add_ln92_15_fu_5517_p2);

assign sext_ln92_25_fu_5533_p1 = $signed(add_ln92_16_fu_5527_p2);

assign sext_ln92_26_fu_5537_p1 = grp_fu_13963_p3;

assign sext_ln92_27_fu_5546_p1 = $signed(add_ln92_18_fu_5540_p2);

assign sext_ln92_2_fu_4745_p1 = $signed(sub_ln92_2_fu_4739_p2);

assign sext_ln92_30_fu_5572_p1 = grp_fu_13954_p3;

assign sext_ln92_31_fu_5224_p1 = $signed(sub_ln92_23_fu_5218_p2);

assign sext_ln92_32_fu_5793_p1 = $signed(add_ln92_23_reg_15332);

assign sext_ln92_33_fu_5818_p1 = $signed(sub_ln92_27_fu_5812_p2);

assign sext_ln92_34_fu_5832_p1 = $signed(sub_ln92_74_fu_5826_p2);

assign sext_ln92_35_fu_6424_p1 = $signed(grp_fu_14006_p3);

assign sext_ln92_36_fu_5867_p1 = $signed(sub_ln92_29_reg_15365);

assign sext_ln92_37_fu_5893_p1 = $signed(sub_ln92_31_fu_5887_p2);

assign sext_ln92_38_fu_5903_p1 = $signed(sub_ln92_32_fu_5897_p2);

assign sext_ln92_39_fu_5924_p1 = $signed(sub_ln92_33_fu_5918_p2);

assign sext_ln92_3_fu_4755_p1 = $signed(sub_ln92_3_fu_4749_p2);

assign sext_ln92_40_fu_5967_p1 = $signed(sub_ln92_34_fu_5961_p2);

assign sext_ln92_41_fu_5983_p1 = $signed(add_ln92_27_fu_5977_p2);

assign sext_ln92_42_fu_6455_p1 = $signed(sub_ln92_35_reg_15485);

assign sext_ln92_43_fu_6047_p1 = $signed(sub_ln92_37_fu_6041_p2);

assign sext_ln92_44_fu_6083_p1 = $signed(sub_ln92_38_fu_6077_p2);

assign sext_ln92_45_fu_6104_p1 = $signed(sub_ln92_40_fu_6098_p2);

assign sext_ln92_46_fu_6504_p1 = $signed(sub_ln92_41_fu_6499_p2);

assign sext_ln92_47_fu_6140_p1 = sub_ln92_42_fu_6134_p2;

assign sext_ln92_48_fu_6528_p1 = $signed(sub_ln92_76_fu_6522_p2);

assign sext_ln92_49_fu_6178_p1 = $signed(sub_ln92_43_fu_6172_p2);

assign sext_ln92_4_fu_4790_p1 = $signed(sub_ln92_4_fu_4784_p2);

assign sext_ln92_50_fu_6199_p1 = $signed(sub_ln92_44_fu_6193_p2);

assign sext_ln92_52_fu_6215_p1 = $signed(sub_ln92_46_fu_6209_p2);

assign sext_ln92_53_fu_6231_p1 = $signed(sub_ln92_48_reg_15436);

assign sext_ln92_54_fu_6260_p1 = $signed(add_ln92_33_fu_6254_p2);

assign sext_ln92_55_fu_6270_p1 = $signed(add_ln92_34_fu_6264_p2);

assign sext_ln92_56_fu_6532_p1 = $signed(add_ln92_36_reg_15505);

assign sext_ln92_57_fu_6994_p1 = $signed(add_ln92_39_reg_15544);

assign sext_ln92_58_fu_6558_p1 = $signed(grp_fu_14013_p3);

assign sext_ln92_59_fu_7002_p1 = $signed(add_ln92_43_reg_15549);

assign sext_ln92_5_fu_4817_p1 = $signed(sub_ln92_5_fu_4811_p2);

assign sext_ln92_60_fu_6303_p1 = $signed(sub_ln92_51_fu_6297_p2);

assign sext_ln92_61_fu_6318_p1 = $signed(add_ln92_46_fu_6312_p2);

assign sext_ln92_62_fu_6328_p1 = $signed(add_ln92_47_fu_6322_p2);

assign sext_ln92_63_fu_6584_p1 = $signed(add_ln92_48_reg_15510);

assign sext_ln92_64_fu_6343_p1 = $signed(add_ln92_49_fu_6337_p2);

assign sext_ln92_66_fu_6356_p1 = grp_fu_13997_p3;

assign sext_ln92_67_fu_6587_p1 = $signed(add_ln92_53_reg_15515);

assign sext_ln92_68_fu_6605_p1 = $signed(add_ln92_56_reg_15520);

assign sext_ln92_69_fu_6403_p1 = $signed(add_ln92_59_fu_6397_p2);

assign sext_ln92_6_fu_4894_p1 = $signed(sub_ln92_7_fu_4888_p2);

assign sext_ln92_70_fu_7011_p1 = $signed(add_ln92_60_reg_15525);

assign sext_ln92_71_fu_6663_p1 = $signed(sub_ln92_79_fu_6657_p2);

assign sext_ln92_72_fu_6712_p1 = $signed(sub_ln92_57_fu_6706_p2);

assign sext_ln92_73_fu_7272_p1 = sub_ln92_59_reg_15646;

assign sext_ln92_74_fu_7093_p1 = sub_ln92_59_fu_7087_p2;

assign sext_ln92_75_fu_7102_p1 = $signed(add_ln92_63_fu_7097_p2);

assign sext_ln92_76_fu_6759_p1 = $signed(sub_ln92_60_fu_6753_p2);

assign sext_ln92_77_fu_6780_p1 = $signed(sub_ln92_62_fu_6774_p2);

assign sext_ln92_78_fu_6802_p1 = $signed(add_ln92_66_fu_6796_p2);

assign sext_ln92_79_fu_7129_p1 = $signed(add_ln92_67_reg_15596);

assign sext_ln92_7_fu_4916_p1 = $signed(sub_ln92_8_fu_4910_p2);

assign sext_ln92_80_fu_6829_p1 = $signed(sub_ln92_64_fu_6823_p2);

assign sext_ln92_81_fu_6870_p1 = $signed(sub_ln92_80_fu_6864_p2);

assign sext_ln92_82_fu_7160_p1 = $signed(sub_ln92_65_fu_7154_p2);

assign sext_ln92_83_fu_6925_p1 = $signed(sub_ln92_67_fu_6919_p2);

assign sext_ln92_84_fu_6935_p1 = $signed(add_ln92_70_fu_6929_p2);

assign sext_ln92_85_fu_7281_p1 = $signed(add_ln92_71_reg_15614);

assign sext_ln92_87_fu_7193_p1 = $signed(add_ln92_74_reg_15631);

assign sext_ln92_88_fu_7196_p1 = add_ln92_76_reg_15636;

assign sext_ln92_89_fu_7293_p1 = $signed(sub_ln92_82_reg_15662);

assign sext_ln92_8_fu_4969_p1 = $signed(sub_ln92_9_fu_4963_p2);

assign sext_ln92_90_fu_7296_p1 = $signed(add_ln92_79_reg_15667);

assign sext_ln92_91_fu_7250_p1 = $signed(sub_ln92_70_fu_7244_p2);

assign sext_ln92_9_fu_4995_p1 = $signed(sub_ln92_10_fu_4989_p2);

assign sext_ln92_fu_4717_p1 = $signed(sub_ln92_fu_4711_p2);

assign sf2_fu_11260_p3 = {{select_ln161_1_reg_16958}, {4'd0}};

assign sf3_fu_11358_p3 = {{select_ln161_2_reg_16357}, {4'd0}};

assign sf4_fu_8649_p3 = {{select_ln161_8_reg_17228}, {4'd0}};

assign shl_ln179_10_fu_11688_p3 = {{select_ln161_4_reg_16843}, {3'd0}};

assign shl_ln179_11_fu_11709_p3 = {{select_ln161_4_reg_16843}, {1'd0}};

assign shl_ln179_12_fu_9831_p3 = {{select_ln161_5_reg_17274}, {1'd0}};

assign shl_ln179_13_fu_11868_p3 = {{select_ln161_5_reg_17274}, {2'd0}};

assign shl_ln179_14_fu_11900_p3 = {{select_ln161_5_reg_17274}, {4'd0}};

assign shl_ln179_15_fu_8375_p3 = {{select_ln161_6_reg_16913}, {4'd0}};

assign shl_ln179_16_fu_12030_p3 = {{select_ln161_6_reg_16913}, {1'd0}};

assign shl_ln179_17_fu_8382_p3 = {{select_ln161_6_reg_16913}, {2'd0}};

assign shl_ln179_18_fu_12144_p3 = {{select_ln161_7_reg_17117}, {3'd0}};

assign shl_ln179_19_fu_8545_p3 = {{select_ln161_7_reg_17117}, {1'd0}};

assign shl_ln179_1_fu_9700_p3 = {{select_ln161_reg_16209}, {2'd0}};

assign shl_ln179_20_fu_12198_p3 = {{select_ln161_7_reg_17117}, {2'd0}};

assign shl_ln179_21_fu_8579_p3 = {{select_ln161_8_reg_17228}, {3'd0}};

assign shl_ln179_22_fu_8638_p3 = {{select_ln161_8_reg_17228}, {1'd0}};

assign shl_ln179_23_fu_8686_p3 = {{select_ln161_8_reg_17228}, {2'd0}};

assign shl_ln179_24_fu_9858_p3 = {{select_ln161_9_reg_17129}, {4'd0}};

assign shl_ln179_25_fu_9869_p3 = {{select_ln161_9_reg_17129}, {2'd0}};

assign shl_ln179_26_fu_9886_p3 = {{select_ln161_9_reg_17129}, {3'd0}};

assign shl_ln179_27_fu_9922_p3 = {{select_ln161_9_reg_17129}, {1'd0}};

assign shl_ln179_28_fu_10025_p3 = {{select_ln161_10_reg_16940}, {3'd0}};

assign shl_ln179_29_fu_10045_p3 = {{select_ln161_10_reg_16940}, {4'd0}};

assign shl_ln179_2_fu_11522_p3 = {{select_ln161_3_reg_17351}, {2'd0}};

assign shl_ln179_30_fu_10056_p3 = {{select_ln161_10_reg_16940}, {2'd0}};

assign shl_ln179_31_fu_10154_p3 = {{select_ln161_10_reg_16940}, {1'd0}};

assign shl_ln179_32_fu_8797_p3 = {{select_ln161_11_reg_17212}, {4'd0}};

assign shl_ln179_33_fu_8820_p3 = {{select_ln161_11_reg_17212}, {2'd0}};

assign shl_ln179_34_fu_8924_p3 = {{select_ln161_11_reg_17212}, {1'd0}};

assign shl_ln179_35_fu_8958_p3 = {{select_ln161_13_fu_8948_p3}, {3'd0}};

assign shl_ln179_36_fu_8980_p3 = {{select_ln161_13_fu_8948_p3}, {1'd0}};

assign shl_ln179_37_fu_9040_p3 = {{select_ln161_14_reg_17144}, {2'd0}};

assign shl_ln179_38_fu_9061_p3 = {{select_ln161_14_reg_17144}, {4'd0}};

assign shl_ln179_39_fu_9091_p3 = {{select_ln161_14_reg_17144}, {3'd0}};

assign shl_ln179_3_fu_9753_p3 = {{select_ln161_reg_16209}, {4'd0}};

assign shl_ln179_40_fu_9122_p3 = {{select_ln161_14_reg_17144}, {1'd0}};

assign shl_ln179_41_fu_12964_p3 = {{select_ln161_16_reg_17577}, {1'd0}};

assign shl_ln179_42_fu_9260_p3 = {{select_ln161_17_fu_9249_p3}, {4'd0}};

assign shl_ln179_43_fu_9272_p3 = {{select_ln161_17_fu_9249_p3}, {1'd0}};

assign shl_ln179_44_fu_9329_p3 = {{select_ln161_18_fu_9318_p3}, {2'd0}};

assign shl_ln179_45_fu_9368_p3 = {{select_ln161_18_fu_9318_p3}, {4'd0}};

assign shl_ln179_46_fu_9380_p3 = {{select_ln161_18_fu_9318_p3}, {1'd0}};

assign shl_ln179_47_fu_9430_p3 = {{select_ln161_18_fu_9318_p3}, {3'd0}};

assign shl_ln179_48_fu_12321_p3 = {{reg_3697}, {1'd0}};

assign shl_ln179_49_fu_13093_p3 = {{reg_3697}, {3'd0}};

assign shl_ln179_4_fu_11336_p3 = {{select_ln161_2_reg_16357}, {1'd0}};

assign shl_ln179_50_fu_10263_p3 = {{select_ln161_20_fu_10252_p3}, {3'd0}};

assign shl_ln179_51_fu_10275_p3 = {{select_ln161_20_fu_10252_p3}, {1'd0}};

assign shl_ln179_52_fu_10332_p3 = {{reg_3697}, {1'd0}};

assign shl_ln179_53_fu_10344_p3 = {{reg_3697}, {4'd0}};

assign shl_ln179_54_fu_10383_p3 = {{reg_3697}, {3'd0}};

assign shl_ln179_55_fu_12356_p3 = {{select_ln161_22_reg_17583}, {3'd0}};

assign shl_ln179_56_fu_12377_p3 = {{select_ln161_22_reg_17583}, {4'd0}};

assign shl_ln179_57_fu_12388_p3 = {{select_ln161_22_reg_17583}, {2'd0}};

assign shl_ln179_58_fu_12416_p3 = {{select_ln161_22_reg_17583}, {1'd0}};

assign shl_ln179_59_fu_10497_p3 = {{select_ln161_24_reg_17472}, {3'd0}};

assign shl_ln179_5_fu_11548_p3 = {{select_ln161_3_reg_17351}, {3'd0}};

assign shl_ln179_60_fu_10508_p3 = {{select_ln161_24_reg_17472}, {1'd0}};

assign shl_ln179_61_fu_10540_p3 = {{select_ln161_24_reg_17472}, {2'd0}};

assign shl_ln179_62_fu_10692_p3 = {{select_ln161_25_reg_17483}, {4'd0}};

assign shl_ln179_63_fu_10730_p3 = {{select_ln161_25_reg_17483}, {1'd0}};

assign shl_ln179_64_fu_10776_p3 = {{select_ln161_26_reg_17493}, {4'd0}};

assign shl_ln179_65_fu_10787_p3 = {{select_ln161_26_reg_17493}, {1'd0}};

assign shl_ln179_66_fu_10818_p3 = {{select_ln161_27_reg_17500}, {1'd0}};

assign shl_ln179_67_fu_10839_p3 = {{select_ln161_27_reg_17500}, {2'd0}};

assign shl_ln179_68_fu_10871_p3 = {{select_ln161_27_reg_17500}, {4'd0}};

assign shl_ln179_69_fu_10888_p3 = {{select_ln161_27_reg_17500}, {3'd0}};

assign shl_ln179_6_fu_11559_p3 = {{select_ln161_3_reg_17351}, {1'd0}};

assign shl_ln179_70_fu_12601_p3 = {{select_ln161_28_reg_17267}, {1'd0}};

assign shl_ln179_71_fu_12684_p3 = {{select_ln161_28_reg_17267}, {4'd0}};

assign shl_ln179_72_fu_12766_p3 = {{select_ln161_29_reg_17678}, {4'd0}};

assign shl_ln179_73_fu_12777_p3 = {{select_ln161_29_reg_17678}, {2'd0}};

assign shl_ln179_74_fu_13622_p3 = {{select_ln161_30_reg_17699}, {3'd0}};

assign shl_ln179_7_fu_11206_p3 = {{select_ln161_1_reg_16958}, {3'd0}};

assign shl_ln179_8_fu_11227_p3 = {{select_ln161_1_reg_16958}, {1'd0}};

assign shl_ln179_9_fu_11583_p3 = {{select_ln161_3_reg_17351}, {4'd0}};

assign shl_ln179_s_fu_12907_p3 = {{select_ln161_1_reg_16958}, {2'd0}};

assign shl_ln1_fu_9680_p3 = {{select_ln161_reg_16209}, {1'd0}};

assign shl_ln92_10_fu_4947_p3 = {{tmp_15_fu_4920_p8}, {1'd0}};

assign shl_ln92_11_fu_4973_p3 = {{tmp_15_fu_4920_p8}, {2'd0}};

assign shl_ln92_12_fu_4999_p3 = {{tmp_15_fu_4920_p8}, {3'd0}};

assign shl_ln92_13_fu_5058_p3 = {{tmp_20_fu_5043_p8}, {3'd0}};

assign shl_ln92_14_fu_5289_p3 = {{tmp_20_reg_15146}, {4'd0}};

assign shl_ln92_15_fu_5300_p3 = {{tmp_20_reg_15146}, {2'd0}};

assign shl_ln92_16_fu_5111_p3 = {{tmp_25_fu_5090_p8}, {4'd0}};

assign shl_ln92_17_fu_5123_p3 = {{tmp_25_fu_5090_p8}, {2'd0}};

assign shl_ln92_18_fu_5354_p3 = {{tmp_25_reg_15198}, {1'd0}};

assign shl_ln92_19_fu_5373_p3 = {{reg_3693}, {4'd0}};

assign shl_ln92_1_fu_4695_p3 = {{reg_3693}, {1'd0}};

assign shl_ln92_20_fu_5395_p3 = {{reg_3693}, {3'd0}};

assign shl_ln92_21_fu_5444_p3 = {{tmp_35_reg_15296}, {3'd0}};

assign shl_ln92_22_fu_5455_p3 = {{tmp_35_reg_15296}, {1'd0}};

assign shl_ln92_23_fu_5476_p3 = {{tmp_35_reg_15296}, {4'd0}};

assign shl_ln92_24_fu_5487_p3 = {{tmp_35_reg_15296}, {2'd0}};

assign shl_ln92_25_fu_5202_p3 = {{tmp_40_fu_5187_p8}, {3'd0}};

assign shl_ln92_26_fu_5581_p3 = {{tmp_40_reg_15310}, {4'd0}};

assign shl_ln92_27_fu_5245_p3 = {{tmp_45_fu_5234_p8}, {1'd0}};

assign shl_ln92_28_fu_5801_p3 = {{tmp_45_reg_15325}, {2'd0}};

assign shl_ln92_29_fu_5845_p3 = {{tmp_50_reg_15357}, {3'd0}};

assign shl_ln92_2_fu_4721_p3 = {{reg_3693}, {4'd0}};

assign shl_ln92_30_fu_5856_p3 = {{tmp_50_reg_15357}, {1'd0}};

assign shl_ln92_31_fu_5619_p3 = {{tmp_50_fu_5604_p8}, {2'd0}};

assign shl_ln92_32_fu_6427_p3 = {{tmp_50_reg_15357}, {4'd0}};

assign shl_ln92_33_fu_5876_p3 = {{tmp_55_reg_15370}, {3'd0}};

assign shl_ln92_34_fu_5907_p3 = {{tmp_55_reg_15370}, {2'd0}};

assign shl_ln92_35_fu_5931_p3 = {{tmp_60_reg_15378}, {3'd0}};

assign shl_ln92_36_fu_5946_p3 = {{tmp_60_reg_15378}, {1'd0}};

assign shl_ln92_37_fu_6019_p3 = {{tmp_65_reg_15386}, {4'd0}};

assign shl_ln92_38_fu_6030_p3 = {{tmp_65_reg_15386}, {2'd0}};

assign shl_ln92_39_fu_6467_p3 = {{tmp_65_reg_15386}, {3'd0}};

assign shl_ln92_3_fu_4762_p3 = {{tmp_6_reg_14838}, {4'd0}};

assign shl_ln92_40_fu_6051_p3 = {{tmp_70_reg_15395}, {3'd0}};

assign shl_ln92_41_fu_6062_p3 = {{tmp_70_reg_15395}, {1'd0}};

assign shl_ln92_42_fu_6478_p3 = {{tmp_70_reg_15395}, {2'd0}};

assign shl_ln92_43_fu_6087_p3 = {{tmp_70_reg_15395}, {4'd0}};

assign shl_ln92_44_fu_6108_p3 = {{tmp_75_reg_15403}, {3'd0}};

assign shl_ln92_45_fu_6123_p3 = {{tmp_75_reg_15403}, {1'd0}};

assign shl_ln92_46_fu_6150_p3 = {{tmp_80_reg_15411}, {3'd0}};

assign shl_ln92_47_fu_6161_p3 = {{tmp_80_reg_15411}, {1'd0}};

assign shl_ln92_48_fu_6182_p3 = {{tmp_80_reg_15411}, {2'd0}};

assign shl_ln92_49_fu_5718_p3 = {{tmp_85_fu_5703_p8}, {3'd0}};

assign shl_ln92_4_fu_4773_p3 = {{tmp_6_reg_14838}, {2'd0}};

assign shl_ln92_50_fu_6567_p3 = {{tmp_90_reg_15441}, {1'd0}};

assign shl_ln92_51_fu_6286_p3 = {{tmp_90_reg_15441}, {3'd0}};

assign shl_ln92_52_fu_7019_p3 = {{tmp_95_reg_15457}, {3'd0}};

assign shl_ln92_53_fu_6635_p3 = {{tmp_100_fu_6620_p8}, {4'd0}};

assign shl_ln92_54_fu_7036_p3 = {{tmp_100_reg_15559}, {1'd0}};

assign shl_ln92_55_fu_7053_p3 = {{tmp_100_reg_15559}, {3'd0}};

assign shl_ln92_56_fu_6682_p3 = {{tmp_105_fu_6667_p8}, {1'd0}};

assign shl_ln92_57_fu_6694_p3 = {{tmp_105_fu_6667_p8}, {4'd0}};

assign shl_ln92_58_fu_7073_p3 = {{tmp_110_reg_15580}, {3'd0}};

assign shl_ln92_59_fu_6727_p3 = {{tmp_110_fu_6716_p8}, {1'd0}};

assign shl_ln92_5_fu_5266_p3 = {{tmp_6_reg_14838}, {1'd0}};

assign shl_ln92_60_fu_6742_p3 = {{tmp_115_reg_15530}, {4'd0}};

assign shl_ln92_61_fu_7112_p3 = {{tmp_115_reg_15530}, {2'd0}};

assign shl_ln92_62_fu_6763_p3 = {{tmp_115_reg_15530}, {3'd0}};

assign shl_ln92_63_fu_6812_p3 = {{tmp_115_reg_15530}, {1'd0}};

assign shl_ln92_64_fu_7143_p3 = {{tmp_120_reg_15601}, {4'd0}};

assign shl_ln92_65_fu_6907_p3 = {{tmp_125_fu_6892_p8}, {3'd0}};

assign shl_ln92_66_fu_7173_p3 = {{tmp_125_reg_15608}, {2'd0}};

assign shl_ln92_67_fu_6960_p3 = {{tmp_130_fu_6945_p8}, {2'd0}};

assign shl_ln92_68_fu_7233_p3 = {{tmp_130_reg_15619}, {1'd0}};

assign shl_ln92_6_fu_4800_p3 = {{tmp_6_reg_14838}, {3'd0}};

assign shl_ln92_7_fu_4836_p3 = {{tmp_10_fu_4821_p8}, {1'd0}};

assign shl_ln92_8_fu_4876_p3 = {{tmp_10_fu_4821_p8}, {3'd0}};

assign shl_ln92_9_fu_4935_p3 = {{tmp_15_fu_4920_p8}, {4'd0}};

assign shl_ln92_s_fu_4898_p3 = {{tmp_10_fu_4821_p8}, {2'd0}};

assign shl_ln_fu_4683_p3 = {{reg_3693}, {3'd0}};

assign st_fu_10644_p3 = {{select_ln161_25_reg_17483}, {3'd0}};

assign sub_ln179_100_fu_12333_p2 = (10'd0 - zext_ln179_165_fu_12329_p1);

assign sub_ln179_101_fu_10287_p2 = (zext_ln179_173_fu_10283_p1 - zext_ln179_172_fu_10271_p1);

assign sub_ln179_102_fu_10297_p2 = (12'd0 - zext_ln179_172_fu_10271_p1);

assign sub_ln179_103_fu_10307_p2 = ($signed(sext_ln179_127_fu_10303_p1) - $signed(zext_ln179_171_fu_10259_p1));

assign sub_ln179_104_fu_10356_p2 = (zext_ln179_177_fu_10352_p1 - zext_ln179_176_fu_10340_p1);

assign sub_ln179_105_fu_10373_p2 = (9'd0 - zext_ln179_175_fu_10328_p1);

assign sub_ln179_106_fu_10399_p2 = (zext_ln179_179_fu_10395_p1 - zext_ln179_178_fu_10391_p1);

assign sub_ln179_107_fu_10416_p2 = (zext_ln179_178_fu_10391_p1 - zext_ln179_179_fu_10395_p1);

assign sub_ln179_108_fu_10433_p2 = (13'd0 - zext_ln179_177_fu_10352_p1);

assign sub_ln179_109_fu_10439_p2 = (12'd0 - zext_ln179_178_fu_10391_p1);

assign sub_ln179_10_fu_11324_p2 = (zext_ln179_19_fu_11320_p1 - zext_ln179_17_fu_11309_p1);

assign sub_ln179_110_fu_10449_p2 = ($signed(sext_ln179_133_fu_10445_p1) - $signed(zext_ln179_180_reg_17165));

assign sub_ln179_111_fu_12367_p2 = (zext_ln179_183_fu_12363_p1 - zext_ln179_181_fu_12350_p1);

assign sub_ln179_112_fu_12399_p2 = (zext_ln179_185_fu_12395_p1 - zext_ln179_184_fu_12384_p1);

assign sub_ln179_113_fu_12438_p2 = (zext_ln179_187_fu_12434_p1 - zext_ln179_182_fu_12353_p1);

assign sub_ln179_114_fu_10551_p2 = (11'd0 - zext_ln179_197_fu_10547_p1);

assign sub_ln179_115_fu_10575_p2 = (9'd0 - zext_ln179_192_fu_10477_p1);

assign sub_ln179_116_fu_10589_p2 = (zext_ln179_193_fu_10487_p1 - zext_ln179_199_fu_10585_p1);

assign sub_ln179_117_fu_9180_p2 = (zext_ln179_139_reg_17154 - zext_ln179_142_fu_9068_p1);

assign sub_ln179_118_fu_10610_p2 = ($signed(sext_ln179_146_fu_10606_p1) - $signed(zext_ln179_198_fu_10572_p1));

assign sub_ln179_119_fu_10620_p2 = (10'd0 - zext_ln179_200_fu_10616_p1);

assign sub_ln179_11_fu_11376_p2 = (zext_ln179_22_fu_11343_p1 - zext_ln179_24_fu_11372_p1);

assign sub_ln179_120_fu_10673_p2 = (zext_ln179_203_fu_10669_p1 - zext_ln179_201_fu_10641_p1);

assign sub_ln179_121_fu_10686_p2 = (12'd0 - zext_ln179_205_fu_10682_p1);

assign sub_ln179_122_fu_10703_p2 = (11'd0 - zext_ln179_202_fu_10658_p1);

assign sub_ln179_123_fu_10720_p2 = (select_ln179_125_fu_10713_p3 - zext_ln179_204_fu_10679_p1);

assign sub_ln179_124_fu_10748_p2 = (zext_ln179_207_fu_10744_p1 - zext_ln179_206_fu_10699_p1);

assign sub_ln179_125_fu_9290_p2 = (zext_ln179_152_fu_9256_p1 - zext_ln179_153_fu_9268_p1);

assign sub_ln179_126_fu_10798_p2 = (zext_ln179_211_fu_10794_p1 - zext_ln179_210_fu_10783_p1);

assign sub_ln179_127_fu_10829_p2 = (10'd0 - zext_ln179_213_fu_10825_p1);

assign sub_ln179_128_fu_10882_p2 = (13'd0 - zext_ln179_216_fu_10878_p1);

assign sub_ln179_129_fu_13478_p2 = (10'd0 - zext_ln179_222_fu_13475_p1);

assign sub_ln179_12_fu_11400_p2 = (zext_ln179_25_fu_11386_p1 - zext_ln179_26_fu_11396_p1);

assign sub_ln179_130_fu_12699_p2 = (zext_ln179_223_fu_12691_p1 - zext_ln179_224_fu_12695_p1);

assign sub_ln179_131_fu_12788_p2 = (zext_ln179_225_fu_12773_p1 - zext_ln179_226_fu_12784_p1);

assign sub_ln179_132_fu_13633_p2 = (12'd0 - zext_ln179_228_fu_13629_p1);

assign sub_ln179_133_fu_13127_p2 = (zext_ln179_166_fu_13085_p1 - zext_ln179_170_fu_13123_p1);

assign sub_ln179_134_fu_10491_p2 = (zext_ln179_191_fu_10474_p1 - zext_ln179_193_fu_10487_p1);

assign sub_ln179_135_fu_12705_p2 = (zext_ln179_220_reg_17328 - zext_ln179_223_fu_12691_p1);

assign sub_ln179_13_fu_11427_p2 = (zext_ln179_23_fu_11354_p1 - zext_ln179_20_fu_11330_p1);

assign sub_ln179_14_fu_11455_p2 = (zext_ln179_29_fu_11451_p1 - zext_ln179_22_fu_11343_p1);

assign sub_ln179_15_fu_11472_p2 = (zext_ln179_28_reg_16670 - zext_ln179_29_fu_11451_p1);

assign sub_ln179_16_fu_11481_p2 = (zext_ln179_31_fu_11477_p1 - zext_ln179_23_fu_11354_p1);

assign sub_ln179_17_fu_11498_p2 = (9'd0 - zext_ln179_21_fu_11333_p1);

assign sub_ln179_18_fu_11533_p2 = (11'd0 - zext_ln179_36_fu_11529_p1);

assign sub_ln179_19_fu_11543_p2 = ($signed(sext_ln179_25_fu_11539_p1) - $signed(zext_ln179_32_reg_17559));

assign sub_ln179_1_fu_9711_p2 = (11'd0 - zext_ln179_4_fu_9707_p1);

assign sub_ln179_20_fu_11570_p2 = (zext_ln179_37_fu_11555_p1 - zext_ln179_38_fu_11566_p1);

assign sub_ln179_21_fu_11594_p2 = (13'd0 - zext_ln179_39_fu_11590_p1);

assign sub_ln179_22_fu_13248_p2 = (10'd0 - zext_ln179_40_fu_13245_p1);

assign sub_ln179_23_fu_11619_p2 = (zext_ln179_41_fu_11615_p1 - zext_ln179_39_fu_11590_p1);

assign sub_ln179_24_fu_11628_p2 = (zext_ln179_42_fu_11625_p1 - zext_ln179_39_fu_11590_p1);

assign sub_ln179_25_fu_11659_p2 = (zext_ln179_33_fu_11519_p1 - zext_ln179_36_fu_11529_p1);

assign sub_ln179_26_fu_11724_p2 = (zext_ln179_49_fu_11720_p1 - zext_ln179_48_fu_11716_p1);

assign sub_ln179_27_fu_11798_p2 = (zext_ln179_46_reg_16974 - zext_ln179_53_fu_11794_p1);

assign sub_ln179_28_fu_11806_p2 = (12'd0 - zext_ln179_49_fu_11720_p1);

assign sub_ln179_29_fu_11820_p2 = ($signed(sext_ln179_38_fu_11812_p1) - $signed(zext_ln179_54_fu_11816_p1));

assign sub_ln179_2_fu_9728_p2 = ($signed(sext_ln179_2_fu_9724_p1) - $signed(zext_ln179_3_fu_9697_p1));

assign sub_ln179_30_fu_11862_p2 = (zext_ln179_58_fu_11848_p1 - zext_ln179_59_fu_11858_p1);

assign sub_ln179_31_fu_11879_p2 = (11'd0 - zext_ln179_60_fu_11875_p1);

assign sub_ln179_32_fu_11911_p2 = (zext_ln179_62_fu_11907_p1 - zext_ln179_61_reg_17363);

assign sub_ln179_33_fu_11919_p2 = (zext_ln179_63_fu_11916_p1 - zext_ln179_62_fu_11907_p1);

assign sub_ln179_34_fu_13268_p2 = (10'd0 - zext_ln179_64_fu_13265_p1);

assign sub_ln179_35_fu_11940_p2 = (zext_ln179_65_fu_11936_p1 - zext_ln179_62_fu_11907_p1);

assign sub_ln179_36_fu_11949_p2 = (zext_ln179_66_fu_11946_p1 - zext_ln179_59_fu_11858_p1);

assign sub_ln179_37_fu_11970_p2 = (zext_ln179_62_fu_11907_p1 - zext_ln179_65_fu_11936_p1);

assign sub_ln179_38_fu_11992_p2 = (zext_ln179_62_fu_11907_p1 - zext_ln179_63_fu_11916_p1);

assign sub_ln179_39_fu_11998_p2 = (12'd0 - zext_ln179_59_fu_11858_p1);

assign sub_ln179_3_fu_9768_p2 = (zext_ln179_6_fu_9760_p1 - zext_ln179_7_fu_9764_p1);

assign sub_ln179_40_fu_12008_p2 = ($signed(sext_ln179_47_fu_12004_p1) - $signed(zext_ln179_61_reg_17363));

assign sub_ln179_41_fu_12041_p2 = (zext_ln179_69_reg_17376 - zext_ln179_70_fu_12037_p1);

assign sub_ln179_42_fu_12073_p2 = (zext_ln179_74_fu_12069_p1 - zext_ln179_71_reg_17381);

assign sub_ln179_43_fu_12084_p2 = (9'd0 - zext_ln179_67_fu_12024_p1);

assign sub_ln179_44_fu_8519_p2 = (12'd0 - zext_ln179_71_fu_8512_p1);

assign sub_ln179_45_fu_8529_p2 = (zext_ln179_69_fu_8502_p1 - zext_ln179_72_reg_16929);

assign sub_ln179_46_fu_11976_p2 = (zext_ln179_61_reg_17363 - zext_ln179_62_fu_11907_p1);

assign sub_ln179_47_fu_12125_p2 = (zext_ln179_71_reg_17381 - zext_ln179_74_fu_12069_p1);

assign sub_ln179_48_fu_12158_p2 = (zext_ln179_83_fu_12155_p1 - zext_ln179_82_fu_12151_p1);

assign sub_ln179_49_fu_8559_p2 = (10'd0 - zext_ln179_86_fu_8555_p1);

assign sub_ln179_4_fu_9808_p2 = (l2_kernel_sums_6 - zext_ln179_8_fu_9800_p1);

assign sub_ln179_50_fu_12229_p2 = (zext_ln179_88_fu_12205_p1 - zext_ln179_81_fu_12141_p1);

assign sub_ln179_51_fu_12253_p2 = (zext_ln179_92_fu_12250_p1 - zext_ln179_84_fu_12175_p1);

assign sub_ln179_52_fu_12046_p2 = (zext_ln179_68_fu_12027_p1 - zext_ln179_71_reg_17381);

assign sub_ln179_53_fu_8599_p2 = (9'd0 - zext_ln179_94_fu_8576_p1);

assign sub_ln179_54_fu_8616_p2 = (12'd0 - zext_ln179_95_fu_8586_p1);

assign sub_ln179_55_fu_8626_p2 = ($signed(sext_ln179_68_fu_8622_p1) - $signed(zext_ln179_97_reg_17301));

assign sub_ln179_56_fu_8667_p2 = (zext_ln179_98_fu_8645_p1 - zext_ln179_99_fu_8663_p1);

assign sub_ln179_57_fu_8697_p2 = (11'd0 - zext_ln179_101_fu_8693_p1);

assign sub_ln179_58_fu_8711_p2 = (zext_ln179_95_fu_8586_p1 - zext_ln179_102_fu_8707_p1);

assign sub_ln179_59_fu_8404_p2 = (zext_ln179_72_reg_16929 - zext_ln179_78_fu_8400_p1);

assign sub_ln179_5_fu_11217_p2 = (12'd0 - zext_ln179_13_fu_11213_p1);

assign sub_ln179_60_fu_8732_p2 = (zext_ln179_98_fu_8645_p1 - zext_ln179_103_fu_8728_p1);

assign sub_ln179_61_fu_12179_p2 = (zext_ln179_79_reg_17185 - zext_ln179_84_fu_12175_p1);

assign sub_ln179_62_fu_9880_p2 = (zext_ln179_107_fu_9876_p1 - zext_ln179_106_fu_9865_p1);

assign sub_ln179_63_fu_9933_p2 = (zext_ln179_106_fu_9865_p1 - zext_ln179_110_fu_9929_p1);

assign sub_ln179_64_fu_9950_p2 = (zext_ln179_109_fu_9908_p1 - zext_ln179_105_fu_9855_p1);

assign sub_ln179_65_fu_9967_p2 = (zext_ln179_106_fu_9865_p1 - zext_ln179_107_fu_9876_p1);

assign sub_ln179_66_fu_9977_p2 = (zext_ln179_111_fu_9973_p1 - zext_ln179_109_fu_9908_p1);

assign sub_ln179_67_fu_8756_p2 = (zext_ln179_104_fu_8752_p1 - zext_ln179_95_fu_8586_p1);

assign sub_ln179_68_fu_10002_p2 = (13'd0 - zext_ln179_106_fu_9865_p1);

assign sub_ln179_69_fu_10067_p2 = (zext_ln179_118_fu_10063_p1 - zext_ln179_117_fu_10052_p1);

assign sub_ln179_6_fu_11238_p2 = ($signed(sext_ln179_6_fu_11223_p1) - $signed(zext_ln179_14_fu_11234_p1));

assign sub_ln179_70_fu_10084_p2 = (13'd0 - zext_ln179_117_fu_10052_p1);

assign sub_ln179_71_fu_10131_p2 = (zext_ln179_115_fu_10032_p1 - zext_ln179_113_reg_17080);

assign sub_ln179_72_fu_8808_p2 = (zext_ln179_127_fu_8804_p1 - zext_ln179_125_reg_17244);

assign sub_ln179_73_fu_8835_p2 = (11'd0 - zext_ln179_129_fu_8831_p1);

assign sub_ln179_74_fu_8845_p2 = (zext_ln179_128_fu_8827_p1 - zext_ln179_127_fu_8804_p1);

assign sub_ln179_75_fu_9912_p2 = (zext_ln179_105_fu_9855_p1 - zext_ln179_109_fu_9908_p1);

assign sub_ln179_76_fu_10090_p2 = (zext_ln179_113_reg_17080 - zext_ln179_115_fu_10032_p1);

assign sub_ln179_77_fu_8919_p2 = ($signed(sext_ln179_95_fu_8915_p1) - $signed(zext_ln179_126_reg_17250));

assign sub_ln179_78_fu_8935_p2 = (zext_ln179_130_fu_8869_p1 - zext_ln179_134_fu_8931_p1);

assign sub_ln179_79_fu_8970_p2 = (12'd0 - zext_ln179_137_fu_8966_p1);

assign sub_ln179_7_fu_11244_p2 = (zext_ln179_10_reg_17107 - zext_ln179_13_fu_11213_p1);

assign sub_ln179_80_fu_8992_p2 = ($signed(sext_ln179_98_fu_8976_p1) - $signed(zext_ln179_138_fu_8988_p1));

assign sub_ln179_81_fu_8998_p2 = (9'd0 - zext_ln179_136_fu_8954_p1);

assign sub_ln179_82_fu_9051_p2 = (11'd0 - zext_ln179_141_fu_9047_p1);

assign sub_ln179_83_fu_9079_p2 = (select_ln179_94_fu_9072_p3 - zext_ln179_139_reg_17154);

assign sub_ln179_84_fu_9112_p2 = (12'd0 - zext_ln179_144_fu_9098_p1);

assign sub_ln179_85_fu_9133_p2 = ($signed(sext_ln179_111_fu_9118_p1) - $signed(zext_ln179_146_fu_9129_p1));

assign sub_ln179_86_fu_9150_p2 = (zext_ln179_147_fu_9146_p1 - zext_ln179_144_fu_9098_p1);

assign sub_ln179_87_fu_9160_p2 = (13'd0 - zext_ln179_142_fu_9068_p1);

assign sub_ln179_88_fu_10114_p2 = (zext_ln179_114_fu_10022_p1 - zext_ln179_119_fu_10110_p1);

assign sub_ln179_89_fu_8873_p2 = (zext_ln179_126_reg_17250 - zext_ln179_130_fu_8869_p1);

assign sub_ln179_8_fu_11278_p2 = (zext_ln179_15_fu_11274_p1 - zext_ln179_14_fu_11234_p1);

assign sub_ln179_90_fu_9189_p2 = (10'd0 - zext_ln179_148_fu_9185_p1);

assign sub_ln179_91_fu_9199_p2 = (zext_ln179_141_fu_9047_p1 - zext_ln179_143_fu_9088_p1);

assign sub_ln179_92_fu_12982_p2 = (add_ln179_23_fu_12955_p2 - zext_ln179_151_fu_12978_p1);

assign sub_ln179_93_fu_9284_p2 = (zext_ln179_153_fu_9268_p1 - zext_ln179_154_fu_9280_p1);

assign sub_ln179_94_fu_9341_p2 = (11'd0 - zext_ln179_156_fu_9337_p1);

assign sub_ln179_95_fu_9351_p2 = ($signed(sext_ln179_119_fu_9347_p1) - $signed(zext_ln179_155_fu_9325_p1));

assign sub_ln179_96_fu_9392_p2 = (zext_ln179_159_fu_9388_p1 - zext_ln179_158_fu_9376_p1);

assign sub_ln179_97_fu_9413_p2 = (zext_ln179_161_fu_9409_p1 - zext_ln179_158_fu_9376_p1);

assign sub_ln179_98_fu_9442_p2 = (12'd0 - zext_ln179_162_fu_9438_p1);

assign sub_ln179_99_fu_9459_p2 = ($signed(sext_ln179_122_fu_9455_p1) - $signed(zext_ln179_160_fu_9405_p1));

assign sub_ln179_9_fu_11288_p2 = (9'd0 - zext_ln179_12_fu_11203_p1);

assign sub_ln179_fu_9691_p2 = (10'd0 - zext_ln179_2_fu_9687_p1);

assign sub_ln92_10_fu_4989_p2 = (zext_ln92_29_fu_4985_p1 - zext_ln92_21_fu_4931_p1);

assign sub_ln92_11_fu_5011_p2 = (zext_ln92_24_fu_4955_p1 - zext_ln92_30_fu_5007_p1);

assign sub_ln92_12_fu_5021_p2 = (zext_ln92_26_fu_4981_p1 - zext_ln92_23_fu_4943_p1);

assign sub_ln92_13_fu_5070_p2 = (12'd0 - zext_ln92_32_fu_5066_p1);

assign sub_ln92_14_fu_5080_p2 = ($signed(sext_ln92_14_fu_5076_p1) - $signed(zext_ln92_31_fu_5054_p1));

assign sub_ln92_15_fu_5315_p2 = (zext_ln92_33_fu_5296_p1 - zext_ln92_35_fu_5311_p1);

assign sub_ln92_16_fu_5321_p2 = (add_ln92_3_fu_5283_p2 - zext_ln92_34_fu_5307_p1);

assign sub_ln92_17_fu_5135_p2 = (zext_ln92_39_fu_5131_p1 - zext_ln92_38_fu_5119_p1);

assign sub_ln92_18_fu_5385_p2 = (add_ln92_6_fu_5345_p2 - zext_ln92_44_fu_5381_p1);

assign sub_ln92_19_fu_5466_p2 = (zext_ln92_51_fu_5462_p1 - zext_ln92_50_fu_5451_p1);

assign sub_ln92_1_fu_4733_p2 = (zext_ln92_6_fu_4729_p1 - zext_ln92_3_fu_4703_p1);

assign sub_ln92_21_fu_5556_p2 = (add_ln92_12_fu_5436_p2 - zext_ln92_53_fu_5494_p1);

assign sub_ln92_22_fu_5562_p2 = (zext_ln92_50_fu_5451_p1 - zext_ln92_49_fu_5441_p1);

assign sub_ln92_23_fu_5218_p2 = (12'd0 - zext_ln92_57_fu_5214_p1);

assign sub_ln92_24_fu_5228_p2 = ($signed(sext_ln92_31_fu_5224_p1) - $signed(zext_ln92_55_fu_5198_p1));

assign sub_ln92_25_fu_5783_p2 = (add_ln92_19_reg_15337 - zext_ln92_56_reg_15320);

assign sub_ln92_26_fu_5592_p2 = (add_ln92_21_fu_5575_p2 - zext_ln92_59_fu_5588_p1);

assign sub_ln92_27_fu_5812_p2 = (sub_ln92_25_fu_5783_p2 - zext_ln92_63_fu_5808_p1);

assign sub_ln92_28_fu_5839_p2 = (add_ln92_24_fu_5796_p2 - zext_ln92_13_fu_5836_p1);

assign sub_ln92_29_fu_5631_p2 = (zext_ln92_69_fu_5627_p1 - zext_ln92_66_fu_5615_p1);

assign sub_ln92_2_fu_4739_p2 = (zext_ln92_5_fu_4707_p1 - zext_ln92_2_fu_4691_p1);

assign sub_ln92_30_fu_6438_p2 = ($signed(sext_ln92_35_fu_6424_p1) - $signed(zext_ln92_70_fu_6434_p1));

assign sub_ln92_31_fu_5887_p2 = (12'd0 - zext_ln92_73_fu_5883_p1);

assign sub_ln92_32_fu_5897_p2 = ($signed(sext_ln92_37_fu_5893_p1) - $signed(zext_ln92_71_fu_5870_p1));

assign sub_ln92_33_fu_5918_p2 = (zext_ln92_75_fu_5914_p1 - zext_ln92_72_fu_5873_p1);

assign sub_ln92_34_fu_5961_p2 = (zext_ln92_80_fu_5957_p1 - zext_ln92_78_fu_5942_p1);

assign sub_ln92_35_fu_6010_p2 = (zext_ln92_82_fu_6000_p1 - zext_ln92_79_fu_5953_p1);

assign sub_ln92_36_fu_6461_p2 = (add_ln92_29_fu_6450_p2 - zext_ln92_16_fu_6458_p1);

assign sub_ln92_37_fu_6041_p2 = (zext_ln92_85_fu_6037_p1 - zext_ln92_84_fu_6026_p1);

assign sub_ln92_38_fu_6077_p2 = (zext_ln92_89_fu_6073_p1 - zext_ln92_87_fu_6058_p1);

assign sub_ln92_39_fu_6493_p2 = (sub_ln92_36_fu_6461_p2 - zext_ln92_91_fu_6489_p1);

assign sub_ln92_3_fu_4749_p2 = (zext_ln92_2_fu_4691_p1 - zext_ln92_1_fu_4679_p1);

assign sub_ln92_40_fu_6098_p2 = (zext_ln92_88_fu_6069_p1 - zext_ln92_92_fu_6094_p1);

assign sub_ln92_41_fu_6499_p2 = (zext_ln92_92_reg_15490 - zext_ln92_90_fu_6485_p1);

assign sub_ln92_42_fu_6134_p2 = (zext_ln92_95_fu_6119_p1 - zext_ln92_96_fu_6130_p1);

assign sub_ln92_43_fu_6172_p2 = (zext_ln92_101_fu_6168_p1 - zext_ln92_100_fu_6157_p1);

assign sub_ln92_44_fu_6193_p2 = (11'd0 - zext_ln92_102_fu_6189_p1);

assign sub_ln92_45_fu_6203_p2 = ($signed(sext_ln92_50_fu_6199_p1) - $signed(zext_ln92_99_fu_6147_p1));

assign sub_ln92_46_fu_6209_p2 = (12'd0 - zext_ln92_100_fu_6157_p1);

assign sub_ln92_47_fu_6219_p2 = ($signed(sext_ln92_52_fu_6215_p1) - $signed(zext_ln92_98_fu_6144_p1));

assign sub_ln92_48_fu_5730_p2 = (12'd0 - zext_ln92_106_fu_5726_p1);

assign sub_ln92_49_fu_6234_p2 = ($signed(sext_ln92_53_fu_6231_p1) - $signed(zext_ln92_103_reg_15425));

assign sub_ln92_4_fu_4784_p2 = (zext_ln92_10_fu_4780_p1 - zext_ln92_9_fu_4769_p1);

assign sub_ln92_50_fu_6578_p2 = (add_ln92_37_fu_6535_p2 - zext_ln92_109_fu_6574_p1);

assign sub_ln92_51_fu_6297_p2 = (12'd0 - zext_ln92_110_fu_6293_p1);

assign sub_ln92_52_fu_6307_p2 = ($signed(sext_ln92_60_fu_6303_p1) - $signed(zext_ln92_108_reg_15447));

assign sub_ln92_53_fu_6614_p2 = (add_ln92_54_fu_6590_p2 - zext_ln92_22_fu_6596_p1);

assign sub_ln92_54_fu_7030_p2 = (add_ln92_44_fu_7005_p2 - zext_ln92_114_fu_7026_p1);

assign sub_ln92_55_fu_6647_p2 = (add_ln92_55_fu_6599_p2 - zext_ln92_116_fu_6643_p1);

assign sub_ln92_56_fu_7047_p2 = (add_ln92_61_fu_7014_p2 - zext_ln92_117_fu_7043_p1);

assign sub_ln92_57_fu_6706_p2 = (zext_ln92_121_fu_6690_p1 - zext_ln92_123_fu_6702_p1);

assign sub_ln92_58_fu_7267_p2 = (add_ln92_62_reg_15641 - zext_ln92_122_fu_7264_p1);

assign sub_ln92_59_fu_7087_p2 = (zext_ln92_126_fu_7080_p1 - zext_ln92_128_fu_7084_p1);

assign sub_ln92_5_fu_4811_p2 = (zext_ln92_12_fu_4807_p1 - zext_ln92_7_fu_4759_p1);

assign sub_ln92_60_fu_6753_p2 = (zext_ln92_130_fu_6749_p1 - zext_ln92_129_fu_6739_p1);

assign sub_ln92_61_fu_7123_p2 = (add_ln92_64_fu_7106_p2 - zext_ln92_131_fu_7119_p1);

assign sub_ln92_62_fu_6774_p2 = (12'd0 - zext_ln92_132_fu_6770_p1);

assign sub_ln92_63_fu_6784_p2 = ($signed(sext_ln92_77_fu_6780_p1) - $signed(zext_ln92_129_fu_6739_p1));

assign sub_ln92_64_fu_6823_p2 = ($signed(sext_ln92_77_fu_6780_p1) - $signed(zext_ln92_133_fu_6819_p1));

assign sub_ln92_65_fu_7154_p2 = (zext_ln92_138_fu_7150_p1 - zext_ln92_135_fu_7140_p1);

assign sub_ln92_66_fu_7164_p2 = (add_ln92_68_fu_7132_p2 - zext_ln92_27_fu_7137_p1);

assign sub_ln92_67_fu_6919_p2 = (zext_ln92_141_fu_6915_p1 - zext_ln92_140_fu_6903_p1);

assign sub_ln92_68_fu_7184_p2 = (sub_ln92_66_fu_7164_p2 - zext_ln92_28_fu_7170_p1);

assign sub_ln92_69_fu_6972_p2 = (zext_ln92_146_fu_6968_p1 - zext_ln92_144_fu_6956_p1);

assign sub_ln92_6_fu_4852_p2 = (add_ln92_fu_4794_p2 - zext_ln92_17_fu_4848_p1);

assign sub_ln92_70_fu_7244_p2 = (zext_ln92_147_fu_7217_p1 - zext_ln92_148_fu_7240_p1);

assign sub_ln92_71_fu_7310_p2 = (add_ln92_72_fu_7284_p2 - zext_ln92_145_fu_7290_p1);

assign sub_ln92_72_fu_4870_p2 = (zext_ln92_14_fu_4832_p1 - zext_ln92_18_fu_4866_p1);

assign sub_ln92_73_fu_5159_p2 = (zext_ln92_37_fu_5107_p1 - zext_ln92_40_fu_5155_p1);

assign sub_ln92_74_fu_5826_p2 = (zext_ln92_61_fu_5790_p1 - zext_ln92_64_fu_5822_p1);

assign sub_ln92_75_fu_6004_p2 = (zext_ln92_76_fu_5928_p1 - zext_ln92_82_fu_6000_p1);

assign sub_ln92_76_fu_6522_p2 = (zext_ln92_93_fu_6508_p1 - zext_ln92_97_fu_6518_p1);

assign sub_ln92_78_fu_6379_p2 = (zext_ln92_112_fu_6365_p1 - zext_ln92_113_fu_6375_p1);

assign sub_ln92_79_fu_6657_p2 = (zext_ln92_115_fu_6631_p1 - zext_ln92_118_fu_6653_p1);

assign sub_ln92_7_fu_4888_p2 = (zext_ln92_15_fu_4844_p1 - zext_ln92_19_fu_4884_p1);

assign sub_ln92_80_fu_6864_p2 = (zext_ln92_134_fu_6844_p1 - zext_ln92_137_fu_6860_p1);

assign sub_ln92_81_fu_6886_p2 = (zext_ln92_136_fu_6848_p1 - zext_ln92_139_fu_6882_p1);

assign sub_ln92_82_fu_7221_p2 = (zext_ln92_143_fu_7190_p1 - zext_ln92_147_fu_7217_p1);

assign sub_ln92_8_fu_4910_p2 = (zext_ln92_18_fu_4866_p1 - zext_ln92_20_fu_4906_p1);

assign sub_ln92_9_fu_4963_p2 = (zext_ln92_23_fu_4943_p1 - zext_ln92_25_fu_4959_p1);

assign sub_ln92_fu_4711_p2 = (zext_ln92_2_fu_4691_p1 - zext_ln92_5_fu_4707_p1);

assign tmp_188_fu_4858_p3 = {{tmp_10_fu_4821_p8}, {4'd0}};

assign tmp_189_fu_5147_p3 = {{tmp_25_fu_5090_p8}, {3'd0}};

assign tmp_190_fu_3731_p4 = {{l1_iteration[31:11]}};

assign tmp_191_fu_5993_p3 = {{tmp_60_reg_15378}, {4'd0}};

assign tmp_192_fu_6511_p3 = {{tmp_75_reg_15403}, {4'd0}};

assign tmp_193_fu_5751_p3 = {{tmp_90_fu_5736_p8}, {4'd0}};

assign tmp_194_fu_6368_p3 = {{tmp_95_reg_15457}, {2'd0}};

assign tmp_196_fu_6852_p3 = {{tmp_120_fu_6833_p8}, {2'd0}};

assign tmp_197_fu_6874_p3 = {{tmp_120_fu_6833_p8}, {3'd0}};

assign tmp_198_fu_7210_p3 = {{tmp_130_reg_15619}, {4'd0}};

assign tmp_199_fu_7556_p3 = l2_iteration[32'd10];

assign tmp_200_fu_7580_p3 = l2_iteration[32'd1];

assign tmp_202_fu_11347_p3 = {{select_ln161_2_reg_16357}, {3'd0}};

assign tmp_203_fu_11389_p3 = {{select_ln161_2_reg_16357}, {2'd0}};

assign tmp_204_fu_11769_p3 = {{select_ln161_4_reg_16843}, {2'd0}};

assign tmp_205_fu_11780_p3 = {{select_ln161_4_reg_16843}, {4'd0}};

assign tmp_206_fu_11851_p3 = {{select_ln161_5_reg_17274}, {3'd0}};

assign tmp_207_fu_8505_p3 = {{select_ln161_6_reg_16913}, {3'd0}};

assign tmp_208_fu_12168_p3 = {{select_ln161_7_reg_17117}, {4'd0}};

assign tmp_209_fu_8862_p3 = {{select_ln161_11_reg_17212}, {3'd0}};

assign tmp_210_fu_13115_p3 = {{reg_3697}, {4'd0}};

assign tmp_211_fu_10480_p3 = {{select_ln161_24_reg_17472}, {4'd0}};

assign tmp_212_fu_10651_p3 = {{select_ln161_25_reg_17483}, {2'd0}};

assign tmp_last_V_fu_7654_p2 = ((l2_iteration > 32'd263160) ? 1'b1 : 1'b0);

assign trunc_ln131_fu_7384_p1 = l2_write_row_offset[2:0];

assign trunc_ln159_1_fu_7546_p1 = l2_iteration[0:0];

assign trunc_ln159_fu_7542_p1 = l2_iteration[2:0];

assign trunc_ln168_fu_7743_p1 = l2_read_row_offset[2:0];

assign trunc_ln32_1_fu_3709_p1 = l1_iteration[9:0];

assign trunc_ln32_fu_3705_p1 = l1_iteration[1:0];

assign trunc_ln39_1_fu_3876_p1 = l1_write_row_offset[2:0];

assign trunc_ln39_2_fu_3966_p1 = select_ln41_1_fu_3909_p3[1:0];

assign trunc_ln39_3_fu_4076_p1 = select_ln41_3_fu_4047_p3[1:0];

assign trunc_ln39_4_fu_4100_p1 = select_ln41_5_fu_4092_p3[1:0];

assign trunc_ln39_5_fu_4170_p1 = select_ln41_7_fu_4162_p3[1:0];

assign trunc_ln39_6_fu_4239_p1 = select_ln41_9_fu_4233_p3[1:0];

assign trunc_ln39_7_fu_4263_p1 = select_ln41_11_fu_4255_p3[1:0];

assign trunc_ln39_8_fu_4317_p1 = select_ln41_13_fu_4310_p3[1:0];

assign trunc_ln39_fu_3872_p1 = l1_channel_idx[1:0];

assign trunc_ln681_fu_3824_p1 = in_r_TDATA[7:0];

assign trunc_ln70_fu_3747_p1 = l1_iteration[0:0];

assign trunc_ln78_fu_4546_p1 = l1_read_row_offset[2:0];

assign xor_ln159_fu_7564_p2 = (tmp_199_fu_7556_p3 ^ 1'd1);

assign zext_ln131_fu_7368_p1 = l2_write_col_offset;

assign zext_ln164_fu_7588_p1 = tmp_200_fu_7580_p3;

assign zext_ln168_1_fu_7740_p1 = tmp_201_reg_15947;

assign zext_ln168_2_fu_7747_p1 = tmp_201_reg_15947;

assign zext_ln168_3_fu_7902_p1 = or_ln1_fu_7895_p3;

assign zext_ln168_4_fu_7906_p1 = or_ln1_fu_7895_p3;

assign zext_ln168_fu_7606_p1 = local_col_index_fu_7592_p2;

assign zext_ln179_100_fu_8682_p1 = select_ln179_64_fu_8677_p3;

assign zext_ln179_101_fu_8693_p1 = shl_ln179_23_fu_8686_p3;

assign zext_ln179_102_fu_8707_p1 = shl_ln179_22_fu_8638_p3;

assign zext_ln179_103_fu_8728_p1 = sf4_fu_8649_p3;

assign zext_ln179_104_fu_8752_p1 = select_ln179_75_fu_8745_p3;

assign zext_ln179_105_fu_9855_p1 = select_ln161_9_reg_17129;

assign zext_ln179_106_fu_9865_p1 = shl_ln179_24_fu_9858_p3;

assign zext_ln179_107_fu_9876_p1 = shl_ln179_25_fu_9869_p3;

assign zext_ln179_108_fu_9893_p1 = shl_ln179_26_fu_9886_p3;

assign zext_ln179_109_fu_9908_p1 = shl_ln179_26_fu_9886_p3;

assign zext_ln179_10_fu_8101_p1 = select_ln161_1_reg_16958;

assign zext_ln179_110_fu_9929_p1 = shl_ln179_27_fu_9922_p3;

assign zext_ln179_111_fu_9973_p1 = shl_ln179_27_fu_9922_p3;

assign zext_ln179_112_fu_8253_p1 = select_ln161_9_reg_17129;

assign zext_ln179_113_fu_8084_p1 = select_ln161_10_reg_16940;

assign zext_ln179_114_fu_10022_p1 = select_ln161_10_reg_16940;

assign zext_ln179_115_fu_10032_p1 = shl_ln179_28_fu_10025_p3;

assign zext_ln179_116_fu_10041_p1 = add_ln179_9_fu_10036_p2;

assign zext_ln179_117_fu_10052_p1 = shl_ln179_29_fu_10045_p3;

assign zext_ln179_118_fu_10063_p1 = shl_ln179_30_fu_10056_p3;

assign zext_ln179_119_fu_10110_p1 = shl_ln179_30_fu_10056_p3;

assign zext_ln179_11_fu_11200_p1 = $unsigned(mul_ln179_3_reg_17112);

assign zext_ln179_120_fu_8786_p1 = select_ln179_80_fu_8780_p3;

assign zext_ln179_122_fu_10161_p1 = shl_ln179_31_fu_10154_p3;

assign zext_ln179_123_fu_10172_p1 = select_ln179_82_fu_10165_p3;

assign zext_ln179_124_fu_8162_p1 = $unsigned(mul_ln179_26_reg_17091);

assign zext_ln179_125_fu_8326_p1 = select_ln161_11_reg_17212;

assign zext_ln179_126_fu_8329_p1 = select_ln161_11_reg_17212;

assign zext_ln179_127_fu_8804_p1 = shl_ln179_32_fu_8797_p3;

assign zext_ln179_128_fu_8827_p1 = shl_ln179_33_fu_8820_p3;

assign zext_ln179_129_fu_8831_p1 = shl_ln179_33_fu_8820_p3;

assign zext_ln179_12_fu_11203_p1 = select_ln161_1_reg_16958;

assign zext_ln179_130_fu_8869_p1 = tmp_209_fu_8862_p3;

assign zext_ln179_131_fu_8888_p1 = select_ln161_11_reg_17212;

assign zext_ln179_132_fu_8897_p1 = add_ln179_10_fu_8891_p2;

assign zext_ln179_133_fu_8912_p1 = $unsigned(mul_ln179_28_reg_17257);

assign zext_ln179_134_fu_8931_p1 = shl_ln179_34_fu_8924_p3;

assign zext_ln179_135_fu_8172_p1 = select_ln161_12_fu_8165_p3;

assign zext_ln179_136_fu_8954_p1 = select_ln161_13_fu_8948_p3;

assign zext_ln179_137_fu_8966_p1 = shl_ln179_35_fu_8958_p3;

assign zext_ln179_138_fu_8988_p1 = shl_ln179_36_fu_8980_p3;

assign zext_ln179_139_fu_8194_p1 = select_ln161_14_fu_8189_p3;

assign zext_ln179_13_fu_11213_p1 = shl_ln179_7_fu_11206_p3;

assign zext_ln179_140_fu_9037_p1 = select_ln161_14_reg_17144;

assign zext_ln179_141_fu_9047_p1 = shl_ln179_37_fu_9040_p3;

assign zext_ln179_142_fu_9068_p1 = shl_ln179_38_fu_9061_p3;

assign zext_ln179_143_fu_9088_p1 = select_ln161_14_reg_17144;

assign zext_ln179_144_fu_9098_p1 = shl_ln179_39_fu_9091_p3;

assign zext_ln179_145_fu_9108_p1 = add_ln179_24_fu_9102_p2;

assign zext_ln179_146_fu_9129_p1 = shl_ln179_40_fu_9122_p3;

assign zext_ln179_147_fu_9146_p1 = shl_ln179_40_fu_9122_p3;

assign zext_ln179_148_fu_9185_p1 = shl_ln179_40_fu_9122_p3;

assign zext_ln179_14_fu_11234_p1 = shl_ln179_8_fu_11227_p3;

assign zext_ln179_150_fu_12961_p1 = select_ln161_16_reg_17577;

assign zext_ln179_151_fu_12978_p1 = select_ln179_101_fu_12971_p3;

assign zext_ln179_152_fu_9256_p1 = select_ln161_17_fu_9249_p3;

assign zext_ln179_153_fu_9268_p1 = shl_ln179_42_fu_9260_p3;

assign zext_ln179_154_fu_9280_p1 = shl_ln179_43_fu_9272_p3;

assign zext_ln179_155_fu_9325_p1 = select_ln161_18_fu_9318_p3;

assign zext_ln179_156_fu_9337_p1 = shl_ln179_44_fu_9329_p3;

assign zext_ln179_157_fu_12308_p1 = select_ln161_18_reg_17452;

assign zext_ln179_158_fu_9376_p1 = shl_ln179_45_fu_9368_p3;

assign zext_ln179_159_fu_9388_p1 = shl_ln179_46_fu_9380_p3;

assign zext_ln179_15_fu_11274_p1 = select_ln179_9_fu_11267_p3;

assign zext_ln179_160_fu_9405_p1 = select_ln161_18_fu_9318_p3;

assign zext_ln179_161_fu_9409_p1 = shl_ln179_44_fu_9329_p3;

assign zext_ln179_162_fu_9438_p1 = shl_ln179_47_fu_9430_p3;

assign zext_ln179_163_fu_9465_p1 = shl_ln179_47_fu_9430_p3;

assign zext_ln179_164_fu_12317_p1 = select_ln179_107_fu_12311_p3;

assign zext_ln179_165_fu_12329_p1 = shl_ln179_48_fu_12321_p3;

assign zext_ln179_166_fu_13085_p1 = reg_3697;

assign zext_ln179_167_fu_13089_p1 = reg_3697;

assign zext_ln179_168_fu_13101_p1 = shl_ln179_49_fu_13093_p3;

assign zext_ln179_169_fu_13111_p1 = add_ln179_25_fu_13105_p2;

assign zext_ln179_16_fu_12914_p1 = shl_ln179_s_fu_12907_p3;

assign zext_ln179_170_fu_13123_p1 = tmp_210_fu_13115_p3;

assign zext_ln179_171_fu_10259_p1 = select_ln161_20_fu_10252_p3;

assign zext_ln179_172_fu_10271_p1 = shl_ln179_50_fu_10263_p3;

assign zext_ln179_173_fu_10283_p1 = shl_ln179_51_fu_10275_p3;

assign zext_ln179_174_fu_10324_p1 = reg_3697;

assign zext_ln179_175_fu_10328_p1 = reg_3697;

assign zext_ln179_176_fu_10340_p1 = shl_ln179_52_fu_10332_p3;

assign zext_ln179_177_fu_10352_p1 = shl_ln179_53_fu_10344_p3;

assign zext_ln179_178_fu_10391_p1 = shl_ln179_54_fu_10383_p3;

assign zext_ln179_179_fu_10395_p1 = shl_ln179_52_fu_10332_p3;

assign zext_ln179_17_fu_11309_p1 = sf2_fu_11260_p3;

assign zext_ln179_180_fu_8205_p1 = reg_3697;

assign zext_ln179_181_fu_12350_p1 = select_ln161_22_reg_17583;

assign zext_ln179_182_fu_12353_p1 = select_ln161_22_reg_17583;

assign zext_ln179_183_fu_12363_p1 = shl_ln179_55_fu_12356_p3;

assign zext_ln179_184_fu_12384_p1 = shl_ln179_56_fu_12377_p3;

assign zext_ln179_185_fu_12395_p1 = shl_ln179_57_fu_12388_p3;

assign zext_ln179_186_fu_12430_p1 = select_ln179_117_fu_12423_p3;

assign zext_ln179_187_fu_12434_p1 = shl_ln179_57_fu_12388_p3;

assign zext_ln179_188_fu_12448_p1 = shl_ln179_58_fu_12416_p3;

assign zext_ln179_189_fu_12458_p1 = add_ln179_26_fu_12452_p2;

assign zext_ln179_18_fu_7632_p1 = add_ln179_fu_7626_p2;

assign zext_ln179_191_fu_10474_p1 = select_ln161_24_reg_17472;

assign zext_ln179_192_fu_10477_p1 = select_ln161_24_reg_17472;

assign zext_ln179_193_fu_10487_p1 = tmp_211_fu_10480_p3;

assign zext_ln179_194_fu_10504_p1 = shl_ln179_59_fu_10497_p3;

assign zext_ln179_195_fu_10515_p1 = shl_ln179_60_fu_10508_p3;

assign zext_ln179_196_fu_10525_p1 = add_ln179_27_fu_10519_p2;

assign zext_ln179_197_fu_10547_p1 = shl_ln179_61_fu_10540_p3;

assign zext_ln179_198_fu_10572_p1 = select_ln161_24_reg_17472;

assign zext_ln179_199_fu_10585_p1 = shl_ln179_61_fu_10540_p3;

assign zext_ln179_19_fu_11320_p1 = select_ln179_14_fu_11313_p3;

assign zext_ln179_1_fu_7942_p1 = select_ln161_reg_16209;

assign zext_ln179_200_fu_10616_p1 = shl_ln179_60_fu_10508_p3;

assign zext_ln179_201_fu_10641_p1 = select_ln161_25_reg_17483;

assign zext_ln179_202_fu_10658_p1 = tmp_212_fu_10651_p3;

assign zext_ln179_203_fu_10669_p1 = select_ln179_132_fu_10662_p3;

assign zext_ln179_204_fu_10679_p1 = select_ln161_25_reg_17483;

assign zext_ln179_205_fu_10682_p1 = st_fu_10644_p3;

assign zext_ln179_206_fu_10699_p1 = shl_ln179_62_fu_10692_p3;

assign zext_ln179_207_fu_10744_p1 = select_ln179_126_fu_10737_p3;

assign zext_ln179_208_fu_10758_p1 = tmp_212_fu_10651_p3;

assign zext_ln179_209_fu_10773_p1 = select_ln161_26_reg_17493;

assign zext_ln179_20_fu_11330_p1 = select_ln161_2_reg_16357;

assign zext_ln179_210_fu_10783_p1 = shl_ln179_64_fu_10776_p3;

assign zext_ln179_211_fu_10794_p1 = shl_ln179_65_fu_10787_p3;

assign zext_ln179_212_fu_10815_p1 = select_ln161_27_reg_17500;

assign zext_ln179_213_fu_10825_p1 = shl_ln179_66_fu_10818_p3;

assign zext_ln179_214_fu_10846_p1 = shl_ln179_67_fu_10839_p3;

assign zext_ln179_215_fu_10856_p1 = add_ln179_28_fu_10850_p2;

assign zext_ln179_216_fu_10878_p1 = shl_ln179_68_fu_10871_p3;

assign zext_ln179_217_fu_10895_p1 = shl_ln179_69_fu_10888_p3;

assign zext_ln179_218_fu_10899_p1 = shl_ln179_66_fu_10818_p3;

assign zext_ln179_219_fu_10909_p1 = add_ln179_29_fu_10903_p2;

assign zext_ln179_21_fu_11333_p1 = select_ln161_2_reg_16357;

assign zext_ln179_220_fu_8448_p1 = select_ln161_28_reg_17267;

assign zext_ln179_221_fu_12563_p1 = $unsigned(add_ln179_42_reg_17623);

assign zext_ln179_222_fu_13475_p1 = shl_ln179_70_reg_17805;

assign zext_ln179_223_fu_12691_p1 = shl_ln179_71_fu_12684_p3;

assign zext_ln179_224_fu_12695_p1 = shl_ln179_70_fu_12601_p3;

assign zext_ln179_225_fu_12773_p1 = shl_ln179_72_fu_12766_p3;

assign zext_ln179_226_fu_12784_p1 = shl_ln179_73_fu_12777_p3;

assign zext_ln179_228_fu_13629_p1 = shl_ln179_74_fu_13622_p3;

assign zext_ln179_22_fu_11343_p1 = shl_ln179_4_fu_11336_p3;

assign zext_ln179_23_fu_11354_p1 = tmp_202_fu_11347_p3;

assign zext_ln179_24_fu_11372_p1 = select_ln179_17_fu_11365_p3;

assign zext_ln179_25_fu_11386_p1 = select_ln161_2_reg_16357;

assign zext_ln179_26_fu_11396_p1 = tmp_203_fu_11389_p3;

assign zext_ln179_27_fu_11423_p1 = add_ln179_1_fu_11417_p2;

assign zext_ln179_28_fu_7965_p1 = select_ln161_2_reg_16357;

assign zext_ln179_29_fu_11451_p1 = sf3_fu_11358_p3;

assign zext_ln179_2_fu_9687_p1 = shl_ln1_fu_9680_p3;

assign zext_ln179_30_fu_11461_p1 = tmp_203_fu_11389_p3;

assign zext_ln179_31_fu_11477_p1 = shl_ln179_4_fu_11336_p3;

assign zext_ln179_32_fu_9825_p1 = select_ln161_3_reg_17351;

assign zext_ln179_33_fu_11519_p1 = select_ln161_3_reg_17351;

assign zext_ln179_34_fu_13242_p1 = select_ln161_3_reg_17351;

assign zext_ln179_35_fu_7832_p1 = add_ln179_4_fu_7827_p2;

assign zext_ln179_36_fu_11529_p1 = shl_ln179_2_fu_11522_p3;

assign zext_ln179_37_fu_11555_p1 = shl_ln179_5_fu_11548_p3;

assign zext_ln179_38_fu_11566_p1 = shl_ln179_6_fu_11559_p3;

assign zext_ln179_39_fu_11590_p1 = shl_ln179_9_fu_11583_p3;

assign zext_ln179_3_fu_9697_p1 = select_ln161_reg_16209;

assign zext_ln179_40_fu_13245_p1 = shl_ln179_6_reg_17740;

assign zext_ln179_41_fu_11615_p1 = shl_ln179_2_fu_11522_p3;

assign zext_ln179_42_fu_11625_p1 = select_ln161_3_reg_17351;

assign zext_ln179_43_fu_11640_p1 = add_ln179_2_fu_11634_p2;

assign zext_ln179_44_fu_11655_p1 = shl_ln179_6_fu_11559_p3;

assign zext_ln179_45_fu_13580_p1 = select_ln179_29_reg_17755;

assign zext_ln179_46_fu_8067_p1 = select_ln161_4_reg_16843;

assign zext_ln179_47_fu_11695_p1 = shl_ln179_10_fu_11688_p3;

assign zext_ln179_48_fu_11716_p1 = shl_ln179_11_fu_11709_p3;

assign zext_ln179_49_fu_11720_p1 = shl_ln179_10_fu_11688_p3;

assign zext_ln179_4_fu_9707_p1 = shl_ln179_1_fu_9700_p3;

assign zext_ln179_50_fu_11741_p1 = select_ln161_4_reg_16843;

assign zext_ln179_51_fu_11750_p1 = add_ln179_5_fu_11744_p2;

assign zext_ln179_52_fu_11776_p1 = tmp_204_fu_11769_p3;

assign zext_ln179_53_fu_11794_p1 = select_ln179_34_fu_11787_p3;

assign zext_ln179_54_fu_11816_p1 = shl_ln179_11_fu_11709_p3;

assign zext_ln179_55_fu_11844_p1 = select_ln179_37_fu_11837_p3;

assign zext_ln179_56_fu_9828_p1 = select_ln161_5_reg_17274;

assign zext_ln179_58_fu_11848_p1 = select_ln161_5_reg_17274;

assign zext_ln179_59_fu_11858_p1 = tmp_206_fu_11851_p3;

assign zext_ln179_5_fu_13375_p1 = select_ln161_reg_16209;

assign zext_ln179_60_fu_11875_p1 = shl_ln179_13_fu_11868_p3;

assign zext_ln179_61_fu_8492_p1 = select_ln161_5_reg_17274;

assign zext_ln179_62_fu_11907_p1 = shl_ln179_14_fu_11900_p3;

assign zext_ln179_63_fu_11916_p1 = shl_ln179_12_reg_17565;

assign zext_ln179_64_fu_13265_p1 = shl_ln179_12_reg_17565;

assign zext_ln179_65_fu_11936_p1 = shl_ln179_13_fu_11868_p3;

assign zext_ln179_66_fu_11946_p1 = shl_ln179_12_reg_17565;

assign zext_ln179_67_fu_12024_p1 = select_ln161_6_reg_16913;

assign zext_ln179_68_fu_12027_p1 = select_ln161_6_reg_16913;

assign zext_ln179_69_fu_8502_p1 = shl_ln179_15_reg_17285;

assign zext_ln179_6_fu_9760_p1 = shl_ln179_3_fu_9753_p3;

assign zext_ln179_70_fu_12037_p1 = shl_ln179_16_fu_12030_p3;

assign zext_ln179_71_fu_8512_p1 = tmp_207_fu_8505_p3;

assign zext_ln179_72_fu_7980_p1 = select_ln161_6_fu_7968_p3;

assign zext_ln179_73_fu_12066_p1 = select_ln161_6_reg_16913;

assign zext_ln179_74_fu_12069_p1 = shl_ln179_16_fu_12030_p3;

assign zext_ln179_75_fu_12101_p1 = shl_ln179_17_reg_17290;

assign zext_ln179_76_fu_12110_p1 = add_ln179_6_fu_12104_p2;

assign zext_ln179_77_fu_8389_p1 = shl_ln179_17_fu_8382_p3;

assign zext_ln179_78_fu_8400_p1 = select_ln179_56_fu_8393_p3;

assign zext_ln179_79_fu_8226_p1 = select_ln161_7_reg_17117;

assign zext_ln179_7_fu_9764_p1 = shl_ln1_fu_9680_p3;

assign zext_ln179_81_fu_12141_p1 = select_ln161_7_reg_17117;

assign zext_ln179_82_fu_12151_p1 = shl_ln179_18_fu_12144_p3;

assign zext_ln179_83_fu_12155_p1 = shl_ln179_19_reg_17389;

assign zext_ln179_84_fu_12175_p1 = tmp_208_fu_12168_p3;

assign zext_ln179_85_fu_8552_p1 = select_ln161_7_reg_17117;

assign zext_ln179_86_fu_8555_p1 = shl_ln179_19_fu_8545_p3;

assign zext_ln179_87_fu_12195_p1 = shl_ln179_19_reg_17389;

assign zext_ln179_88_fu_12205_p1 = shl_ln179_20_fu_12198_p3;

assign zext_ln179_89_fu_12222_p1 = select_ln179_57_fu_12215_p3;

assign zext_ln179_8_fu_9800_p1 = select_ln179_5_fu_9793_p3;

assign zext_ln179_90_fu_13383_p1 = shl_ln179_18_reg_17765;

assign zext_ln179_91_fu_12226_p1 = $unsigned(mul_ln179_17_reg_17196);

assign zext_ln179_92_fu_12250_p1 = shl_ln179_19_reg_17389;

assign zext_ln179_93_fu_8413_p1 = select_ln161_8_reg_17228;

assign zext_ln179_94_fu_8576_p1 = select_ln161_8_reg_17228;

assign zext_ln179_95_fu_8586_p1 = shl_ln179_21_fu_8579_p3;

assign zext_ln179_96_fu_8595_p1 = add_ln179_8_fu_8590_p2;

assign zext_ln179_97_fu_8416_p1 = select_ln161_8_reg_17228;

assign zext_ln179_98_fu_8645_p1 = shl_ln179_22_fu_8638_p3;

assign zext_ln179_99_fu_8663_p1 = select_ln179_73_fu_8656_p3;

assign zext_ln179_9_fu_12898_p1 = select_ln161_1_reg_16958;

assign zext_ln179_fu_7610_p1 = local_col_index_fu_7592_p2;

assign zext_ln39_1_fu_3944_p1 = select_ln41_fu_3902_p3;

assign zext_ln39_2_fu_4054_p1 = select_ln41_2_fu_4040_p3;

assign zext_ln39_3_fu_4115_p1 = select_ln41_4_fu_4109_p3;

assign zext_ln39_4_fu_4201_p1 = select_ln41_6_reg_14448;

assign zext_ln39_5_fu_4273_p1 = select_ln41_8_reg_14476;

assign zext_ln39_6_fu_4368_p1 = select_ln41_10_reg_14503;

assign zext_ln39_7_fu_4413_p1 = select_ln41_12_reg_14529;

assign zext_ln39_fu_3846_p1 = l1_write_col_offset;

assign zext_ln70_fu_4444_p1 = trunc_ln70_reg_14210;

assign zext_ln78_1_fu_4550_p1 = tmp_195_reg_14215;

assign zext_ln78_2_fu_4639_p1 = or_ln_fu_4632_p3;

assign zext_ln78_3_fu_4643_p1 = or_ln_fu_4632_p3;

assign zext_ln78_fu_4543_p1 = tmp_195_reg_14215;

assign zext_ln92_100_fu_6157_p1 = shl_ln92_46_fu_6150_p3;

assign zext_ln92_101_fu_6168_p1 = shl_ln92_47_fu_6161_p3;

assign zext_ln92_102_fu_6189_p1 = shl_ln92_48_fu_6182_p3;

assign zext_ln92_103_fu_5714_p1 = tmp_85_fu_5703_p8;

assign zext_ln92_104_fu_6225_p1 = tmp_85_reg_15420;

assign zext_ln92_105_fu_6228_p1 = shl_ln92_49_reg_15431;

assign zext_ln92_106_fu_5726_p1 = shl_ln92_49_fu_5718_p3;

assign zext_ln92_107_fu_6245_p1 = grp_fu_13988_p3;

assign zext_ln92_108_fu_5747_p1 = tmp_90_fu_5736_p8;

assign zext_ln92_109_fu_6574_p1 = shl_ln92_50_fu_6567_p3;

assign zext_ln92_10_fu_4780_p1 = shl_ln92_4_fu_4773_p3;

assign zext_ln92_110_fu_6293_p1 = shl_ln92_51_fu_6286_p3;

assign zext_ln92_111_fu_5759_p1 = tmp_193_fu_5751_p3;

assign zext_ln92_112_fu_6365_p1 = tmp_95_reg_15457;

assign zext_ln92_113_fu_6375_p1 = tmp_194_fu_6368_p3;

assign zext_ln92_114_fu_7026_p1 = shl_ln92_52_fu_7019_p3;

assign zext_ln92_115_fu_6631_p1 = tmp_100_fu_6620_p8;

assign zext_ln92_116_fu_6643_p1 = shl_ln92_53_fu_6635_p3;

assign zext_ln92_117_fu_7043_p1 = shl_ln92_54_fu_7036_p3;

assign zext_ln92_118_fu_6653_p1 = shl_ln92_53_fu_6635_p3;

assign zext_ln92_119_fu_7060_p1 = shl_ln92_55_fu_7053_p3;

assign zext_ln92_11_fu_5273_p1 = shl_ln92_5_fu_5266_p3;

assign zext_ln92_121_fu_6690_p1 = shl_ln92_56_fu_6682_p3;

assign zext_ln92_122_fu_7264_p1 = shl_ln92_57_reg_15575;

assign zext_ln92_123_fu_6702_p1 = shl_ln92_57_fu_6694_p3;

assign zext_ln92_126_fu_7080_p1 = shl_ln92_58_fu_7073_p3;

assign zext_ln92_127_fu_6735_p1 = shl_ln92_59_fu_6727_p3;

assign zext_ln92_128_fu_7084_p1 = shl_ln92_59_reg_15586;

assign zext_ln92_129_fu_6739_p1 = tmp_115_reg_15530;

assign zext_ln92_12_fu_4807_p1 = shl_ln92_6_fu_4800_p3;

assign zext_ln92_130_fu_6749_p1 = shl_ln92_60_fu_6742_p3;

assign zext_ln92_131_fu_7119_p1 = shl_ln92_61_fu_7112_p3;

assign zext_ln92_132_fu_6770_p1 = shl_ln92_62_fu_6763_p3;

assign zext_ln92_133_fu_6819_p1 = shl_ln92_63_fu_6812_p3;

assign zext_ln92_134_fu_6844_p1 = tmp_120_fu_6833_p8;

assign zext_ln92_135_fu_7140_p1 = tmp_120_reg_15601;

assign zext_ln92_136_fu_6848_p1 = tmp_120_fu_6833_p8;

assign zext_ln92_137_fu_6860_p1 = tmp_196_fu_6852_p3;

assign zext_ln92_138_fu_7150_p1 = shl_ln92_64_fu_7143_p3;

assign zext_ln92_139_fu_6882_p1 = tmp_197_fu_6874_p3;

assign zext_ln92_13_fu_5836_p1 = tmp_50_reg_15357;

assign zext_ln92_140_fu_6903_p1 = tmp_125_fu_6892_p8;

assign zext_ln92_141_fu_6915_p1 = shl_ln92_65_fu_6907_p3;

assign zext_ln92_142_fu_7180_p1 = shl_ln92_66_fu_7173_p3;

assign zext_ln92_143_fu_7190_p1 = tmp_130_reg_15619;

assign zext_ln92_144_fu_6956_p1 = tmp_130_fu_6945_p8;

assign zext_ln92_145_fu_7290_p1 = shl_ln92_67_reg_15626;

assign zext_ln92_146_fu_6968_p1 = shl_ln92_67_fu_6960_p3;

assign zext_ln92_147_fu_7217_p1 = tmp_198_fu_7210_p3;

assign zext_ln92_148_fu_7240_p1 = shl_ln92_68_fu_7233_p3;

assign zext_ln92_14_fu_4832_p1 = tmp_10_fu_4821_p8;

assign zext_ln92_15_fu_4844_p1 = shl_ln92_7_fu_4836_p3;

assign zext_ln92_16_fu_6458_p1 = tmp_65_reg_15386;

assign zext_ln92_17_fu_4848_p1 = shl_ln92_7_fu_4836_p3;

assign zext_ln92_18_fu_4866_p1 = tmp_188_fu_4858_p3;

assign zext_ln92_19_fu_4884_p1 = shl_ln92_8_fu_4876_p3;

assign zext_ln92_1_fu_4679_p1 = reg_3693;

assign zext_ln92_20_fu_4906_p1 = shl_ln92_s_fu_4898_p3;

assign zext_ln92_21_fu_4931_p1 = tmp_15_fu_4920_p8;

assign zext_ln92_22_fu_6596_p1 = tmp_95_reg_15457;

assign zext_ln92_23_fu_4943_p1 = shl_ln92_9_fu_4935_p3;

assign zext_ln92_24_fu_4955_p1 = shl_ln92_10_fu_4947_p3;

assign zext_ln92_25_fu_4959_p1 = shl_ln92_10_fu_4947_p3;

assign zext_ln92_26_fu_4981_p1 = shl_ln92_11_fu_4973_p3;

assign zext_ln92_27_fu_7137_p1 = tmp_120_reg_15601;

assign zext_ln92_28_fu_7170_p1 = tmp_125_reg_15608;

assign zext_ln92_29_fu_4985_p1 = shl_ln92_11_fu_4973_p3;

assign zext_ln92_2_fu_4691_p1 = shl_ln_fu_4683_p3;

assign zext_ln92_30_fu_5007_p1 = shl_ln92_12_fu_4999_p3;

assign zext_ln92_31_fu_5054_p1 = tmp_20_fu_5043_p8;

assign zext_ln92_32_fu_5066_p1 = shl_ln92_13_fu_5058_p3;

assign zext_ln92_33_fu_5296_p1 = shl_ln92_14_fu_5289_p3;

assign zext_ln92_34_fu_5307_p1 = shl_ln92_15_fu_5300_p3;

assign zext_ln92_35_fu_5311_p1 = shl_ln92_15_fu_5300_p3;

assign zext_ln92_37_fu_5107_p1 = tmp_25_fu_5090_p8;

assign zext_ln92_38_fu_5119_p1 = shl_ln92_16_fu_5111_p3;

assign zext_ln92_39_fu_5131_p1 = shl_ln92_17_fu_5123_p3;

assign zext_ln92_3_fu_4703_p1 = shl_ln92_1_fu_4695_p3;

assign zext_ln92_40_fu_5155_p1 = tmp_189_fu_5147_p3;

assign zext_ln92_41_fu_5361_p1 = shl_ln92_18_fu_5354_p3;

assign zext_ln92_43_fu_5369_p1 = reg_3693;

assign zext_ln92_44_fu_5381_p1 = shl_ln92_19_fu_5373_p3;

assign zext_ln92_45_fu_5403_p1 = shl_ln92_20_fu_5395_p3;

assign zext_ln92_46_fu_5412_p1 = add_ln92_9_fu_5407_p2;

assign zext_ln92_47_fu_5422_p1 = add_ln92_10_fu_5416_p2;

assign zext_ln92_48_fu_5432_p1 = add_ln92_11_fu_5426_p2;

assign zext_ln92_49_fu_5441_p1 = tmp_35_reg_15296;

assign zext_ln92_4_fu_4481_p1 = add_ln85_1_fu_4475_p2;

assign zext_ln92_50_fu_5451_p1 = shl_ln92_21_fu_5444_p3;

assign zext_ln92_51_fu_5462_p1 = shl_ln92_22_fu_5455_p3;

assign zext_ln92_52_fu_5483_p1 = shl_ln92_23_fu_5476_p3;

assign zext_ln92_53_fu_5494_p1 = shl_ln92_24_fu_5487_p3;

assign zext_ln92_54_fu_5498_p1 = shl_ln92_24_fu_5487_p3;

assign zext_ln92_55_fu_5198_p1 = tmp_40_fu_5187_p8;

assign zext_ln92_56_fu_5210_p1 = shl_ln92_25_fu_5202_p3;

assign zext_ln92_57_fu_5214_p1 = shl_ln92_25_fu_5202_p3;

assign zext_ln92_59_fu_5588_p1 = shl_ln92_26_fu_5581_p3;

assign zext_ln92_5_fu_4707_p1 = shl_ln92_1_fu_4695_p3;

assign zext_ln92_60_fu_5787_p1 = tmp_45_reg_15325;

assign zext_ln92_61_fu_5790_p1 = tmp_45_reg_15325;

assign zext_ln92_62_fu_5253_p1 = shl_ln92_27_fu_5245_p3;

assign zext_ln92_63_fu_5808_p1 = shl_ln92_28_fu_5801_p3;

assign zext_ln92_64_fu_5822_p1 = shl_ln92_28_fu_5801_p3;

assign zext_ln92_66_fu_5615_p1 = tmp_50_fu_5604_p8;

assign zext_ln92_67_fu_5852_p1 = shl_ln92_29_fu_5845_p3;

assign zext_ln92_68_fu_5863_p1 = shl_ln92_30_fu_5856_p3;

assign zext_ln92_69_fu_5627_p1 = shl_ln92_31_fu_5619_p3;

assign zext_ln92_6_fu_4729_p1 = shl_ln92_2_fu_4721_p3;

assign zext_ln92_70_fu_6434_p1 = shl_ln92_32_fu_6427_p3;

assign zext_ln92_71_fu_5870_p1 = tmp_55_reg_15370;

assign zext_ln92_72_fu_5873_p1 = tmp_55_reg_15370;

assign zext_ln92_73_fu_5883_p1 = shl_ln92_33_fu_5876_p3;

assign zext_ln92_74_fu_6444_p1 = shl_ln92_34_reg_15470;

assign zext_ln92_75_fu_5914_p1 = shl_ln92_34_fu_5907_p3;

assign zext_ln92_76_fu_5928_p1 = tmp_60_reg_15378;

assign zext_ln92_78_fu_5942_p1 = shl_ln92_35_fu_5931_p3;

assign zext_ln92_79_fu_5953_p1 = shl_ln92_36_fu_5946_p3;

assign zext_ln92_7_fu_4759_p1 = tmp_6_reg_14838;

assign zext_ln92_80_fu_5957_p1 = shl_ln92_36_fu_5946_p3;

assign zext_ln92_81_fu_6447_p1 = add_ln92_26_reg_15475;

assign zext_ln92_82_fu_6000_p1 = tmp_191_fu_5993_p3;

assign zext_ln92_84_fu_6026_p1 = shl_ln92_37_fu_6019_p3;

assign zext_ln92_85_fu_6037_p1 = shl_ln92_38_fu_6030_p3;

assign zext_ln92_86_fu_6474_p1 = shl_ln92_39_fu_6467_p3;

assign zext_ln92_87_fu_6058_p1 = shl_ln92_40_fu_6051_p3;

assign zext_ln92_88_fu_6069_p1 = shl_ln92_41_fu_6062_p3;

assign zext_ln92_89_fu_6073_p1 = shl_ln92_41_fu_6062_p3;

assign zext_ln92_8_fu_4503_p1 = add_ln85_2_fu_4497_p2;

assign zext_ln92_90_fu_6485_p1 = shl_ln92_42_fu_6478_p3;

assign zext_ln92_91_fu_6489_p1 = shl_ln92_42_fu_6478_p3;

assign zext_ln92_92_fu_6094_p1 = shl_ln92_43_fu_6087_p3;

assign zext_ln92_93_fu_6508_p1 = tmp_75_reg_15403;

assign zext_ln92_94_fu_6115_p1 = shl_ln92_44_fu_6108_p3;

assign zext_ln92_95_fu_6119_p1 = shl_ln92_44_fu_6108_p3;

assign zext_ln92_96_fu_6130_p1 = shl_ln92_45_fu_6123_p3;

assign zext_ln92_97_fu_6518_p1 = tmp_192_fu_6511_p3;

assign zext_ln92_98_fu_6144_p1 = tmp_80_reg_15411;

assign zext_ln92_99_fu_6147_p1 = tmp_80_reg_15411;

assign zext_ln92_9_fu_4769_p1 = shl_ln92_3_fu_4762_p3;

assign zext_ln92_fu_4453_p1 = add_ln85_fu_4447_p2;

always @ (posedge ap_clk) begin
    zext_ln92_4_reg_14629[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln92_8_reg_14699[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    sub_ln92_1_reg_15131[0] <= 1'b0;
    add_ln92_2_reg_15141[1:0] <= 2'b00;
    zext_ln92_32_reg_15152[2:0] <= 3'b000;
    zext_ln92_32_reg_15152[11] <= 1'b0;
    sub_ln92_17_reg_15204[1:0] <= 2'b00;
    add_ln92_4_reg_15209[0] <= 1'b0;
    add_ln92_8_reg_15255[0] <= 1'b0;
    zext_ln92_55_reg_15315[12:8] <= 5'b00000;
    zext_ln92_56_reg_15320[2:0] <= 3'b000;
    zext_ln92_56_reg_15320[14:11] <= 4'b0000;
    zext_ln92_103_reg_15425[12:8] <= 5'b00000;
    shl_ln92_49_reg_15431[2:0] <= 3'b000;
    sub_ln92_48_reg_15436[2:0] <= 3'b000;
    zext_ln92_108_reg_15447[12:8] <= 5'b00000;
    zext_ln92_60_reg_15465[12:8] <= 5'b00000;
    shl_ln92_34_reg_15470[1:0] <= 2'b00;
    add_ln92_26_reg_15475[0] <= 1'b0;
    sub_ln92_35_reg_15485[0] <= 1'b0;
    zext_ln92_92_reg_15490[3:0] <= 4'b0000;
    zext_ln92_92_reg_15490[12] <= 1'b0;
    add_ln92_39_reg_15544[0] <= 1'b0;
    zext_ln92_121_reg_15570[0] <= 1'b0;
    zext_ln92_121_reg_15570[12:9] <= 4'b0000;
    shl_ln92_57_reg_15575[3:0] <= 4'b0000;
    shl_ln92_59_reg_15586[0] <= 1'b0;
    shl_ln92_67_reg_15626[1:0] <= 2'b00;
    sub_ln92_59_reg_15646[0] <= 1'b0;
    zext_ln131_reg_15708[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln168_reg_15955[16] <= 1'b0;
    zext_ln179_reg_15960[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln179_18_reg_16036[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln179_35_reg_16429[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln179_1_reg_16553[12:8] <= 5'b00000;
    zext_ln179_28_reg_16670[12:8] <= 5'b00000;
    select_ln179_53_reg_16924[0] <= 1'b1;
    select_ln179_53_reg_16924[12:2] <= 11'b11111111100;
    zext_ln179_72_reg_16929[12:8] <= 5'b00000;
    zext_ln179_46_reg_16974[12:8] <= 5'b00000;
    zext_ln179_113_reg_17080[11:8] <= 4'b0000;
    zext_ln179_10_reg_17107[11:8] <= 4'b0000;
    zext_ln179_139_reg_17154[12:8] <= 5'b00000;
    zext_ln179_180_reg_17165[12:8] <= 5'b00000;
    zext_ln179_79_reg_17185[12:8] <= 5'b00000;
    zext_ln179_112_reg_17201[12:8] <= 5'b00000;
    zext_ln179_125_reg_17244[12:8] <= 5'b00000;
    zext_ln179_126_reg_17250[11:8] <= 4'b0000;
    shl_ln179_15_reg_17285[3:0] <= 4'b0000;
    shl_ln179_17_reg_17290[1:0] <= 2'b00;
    zext_ln179_93_reg_17295[11:8] <= 4'b0000;
    zext_ln179_97_reg_17301[12:8] <= 5'b00000;
    zext_ln179_220_reg_17328[12:8] <= 5'b00000;
    zext_ln179_61_reg_17363[12:8] <= 5'b00000;
    zext_ln179_69_reg_17376[3:0] <= 4'b0000;
    zext_ln179_69_reg_17376[12] <= 1'b0;
    zext_ln179_71_reg_17381[2:0] <= 3'b000;
    zext_ln179_71_reg_17381[11] <= 1'b0;
    shl_ln179_19_reg_17389[0] <= 1'b0;
    select_ln179_97_reg_17411[0] <= 1'b1;
    select_ln179_97_reg_17411[3:2] <= 2'b01;
    sub_ln179_85_reg_17431[0] <= 1'b0;
    shl_ln179_46_reg_17457[0] <= 1'b0;
    add_ln179_56_reg_17514[0] <= 1'b0;
    sub_ln179_reg_17549[0] <= 1'b0;
    zext_ln179_32_reg_17559[11:8] <= 4'b0000;
    shl_ln179_12_reg_17565[0] <= 1'b0;
    zext_ln179_204_reg_17598[12:8] <= 5'b00000;
    sub_ln179_121_reg_17603[2:0] <= 3'b000;
    select_ln179_140_reg_17643[2:0] <= 3'b011;
    sext_ln179_6_reg_17715[2:0] <= 3'b000;
    zext_ln179_14_reg_17720[0] <= 1'b0;
    zext_ln179_14_reg_17720[12:9] <= 4'b0000;
    sub_ln179_10_reg_17725[0] <= 1'b0;
    select_ln179_18_reg_17730[0] <= 1'b0;
    shl_ln179_6_reg_17740[0] <= 1'b0;
    sext_ln179_26_reg_17745[0] <= 1'b0;
    sub_ln179_23_reg_17750[1:0] <= 2'b00;
    select_ln179_48_reg_17760[0] <= 1'b0;
    shl_ln179_18_reg_17765[2:0] <= 3'b000;
    shl_ln179_70_reg_17805[0] <= 1'b0;
    zext_ln179_9_reg_17875[12:8] <= 5'b00000;
end

endmodule //kernel
