#set_global_assignment -name VERILOG_FILE  [file join $::quartus(qip_path) defs.v]
set_global_assignment -name VERILOG_FILE  [file join $::quartus(qip_path) ../defs_demistify.v]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "zxtres_top.sv"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "pll.v"]
#
#set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) rtl/joydecoder_neptuno.v]
#set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) rtl/joystick_sega.vhd]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) rtl/joydecoder.v]
