# Verilog-logic-gates-using-all-methods
A comprehensive Verilog library of fundamental digital logic gates, implemented in multiple modeling styles (Behavioral, Dataflow, Structural) with corresponding testbenches.
