Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug 31 19:41:13 2024
| Host         : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/gesture_model_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-2-i
| Speed File   : -2
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                     Instance                                     |                                            Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                     |                                                                                        (top) |      11010 |      10257 |     330 |  423 | 8384 |     10 |      0 |    0 |         48 |
|   bd_0_i                                                                         |                                                                                         bd_0 |      11010 |      10257 |     330 |  423 | 8384 |     10 |      0 |    0 |         48 |
|     hls_inst                                                                     |                                                                              bd_0_hls_inst_0 |      11010 |      10257 |     330 |  423 | 8384 |     10 |      0 |    0 |         48 |
|       (hls_inst)                                                                 |                                                                              bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                       |                                                                bd_0_hls_inst_0_gesture_model |      11010 |      10257 |     330 |  423 | 8384 |     10 |      0 |    0 |         48 |
|         (inst)                                                                   |                                                                bd_0_hls_inst_0_gesture_model |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         Block_for_end111_proc_U0                                                 |                                          bd_0_hls_inst_0_gesture_model_Block_for_end111_proc |         21 |         21 |       0 |    0 |   29 |      0 |      0 |    0 |          0 |
|           (Block_for_end111_proc_U0)                                             |                                          bd_0_hls_inst_0_gesture_model_Block_for_end111_proc |          0 |          0 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|           regslice_both_output_stream_V_data_V_U                                 |                                              bd_0_hls_inst_0_gesture_model_regslice_both_279 |         16 |         16 |       0 |    0 |   20 |      0 |      0 |    0 |          0 |
|           regslice_both_output_stream_V_last_V_U                                 |                                  bd_0_hls_inst_0_gesture_model_regslice_both__parameterized1 |          5 |          5 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|         Loop_VITIS_LOOP_147_1_proc9_U0                                           |                                    bd_0_hls_inst_0_gesture_model_Loop_VITIS_LOOP_147_1_proc9 |         33 |         33 |       0 |    0 |   29 |      0 |      0 |    0 |          0 |
|           (Loop_VITIS_LOOP_147_1_proc9_U0)                                       |                                    bd_0_hls_inst_0_gesture_model_Loop_VITIS_LOOP_147_1_proc9 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                               |                                     bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe_278 |         11 |         11 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|           regslice_both_input_stream_V_data_V_U                                  |                                                  bd_0_hls_inst_0_gesture_model_regslice_both |         22 |         22 |       0 |    0 |   20 |      0 |      0 |    0 |          0 |
|         Loop_VITIS_LOOP_167_3_proc_U0                                            |                                     bd_0_hls_inst_0_gesture_model_Loop_VITIS_LOOP_167_3_proc |         52 |         52 |       0 |    0 |   57 |      0 |      0 |    0 |          0 |
|           (Loop_VITIS_LOOP_167_3_proc_U0)                                        |                                     bd_0_hls_inst_0_gesture_model_Loop_VITIS_LOOP_167_3_proc |          7 |          7 |       0 |    0 |   23 |      0 |      0 |    0 |          0 |
|           grp_Loop_VITIS_LOOP_167_3_proc_Pipeline_VITIS_LOOP_167_3_fu_32         |           bd_0_hls_inst_0_gesture_model_Loop_VITIS_LOOP_167_3_proc_Pipeline_VITIS_LOOP_167_3 |         45 |         45 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|             (grp_Loop_VITIS_LOOP_167_3_proc_Pipeline_VITIS_LOOP_167_3_fu_32)     |           bd_0_hls_inst_0_gesture_model_Loop_VITIS_LOOP_167_3_proc_Pipeline_VITIS_LOOP_167_3 |          9 |          9 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |                     bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe_sequential_init_277 |         36 |         36 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         Loop_VITIS_LOOP_77_1_proc_U0                                             |                                      bd_0_hls_inst_0_gesture_model_Loop_VITIS_LOOP_77_1_proc |         63 |         63 |       0 |    0 |   42 |      0 |      0 |    0 |          0 |
|           (Loop_VITIS_LOOP_77_1_proc_U0)                                         |                                      bd_0_hls_inst_0_gesture_model_Loop_VITIS_LOOP_77_1_proc |         33 |         33 |       0 |    0 |   41 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                               |                                     bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe_276 |         30 |         30 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|         batch_norm_out_0_V_U                                                     |                               bd_0_hls_inst_0_gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W |         83 |         83 |       0 |    0 |   40 |      2 |      0 |    0 |          0 |
|           (batch_norm_out_0_V_U)                                                 |                               bd_0_hls_inst_0_gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W |          5 |          5 |       0 |    0 |   40 |      0 |      0 |    0 |          0 |
|           gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U |                       bd_0_hls_inst_0_gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore |         15 |         15 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|           gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U |                   bd_0_hls_inst_0_gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_275 |         63 |         63 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         batch_norm_out_1_V_U                                                     |                               bd_0_hls_inst_0_gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W |        148 |         84 |      64 |    0 |  104 |      0 |      0 |    0 |          0 |
|           (batch_norm_out_1_V_U)                                                 |                               bd_0_hls_inst_0_gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W |          4 |          4 |       0 |    0 |   40 |      0 |      0 |    0 |          0 |
|           gen_buffer[0].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U |                       bd_0_hls_inst_0_gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore |         56 |         24 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|           gen_buffer[1].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U |                   bd_0_hls_inst_0_gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_274 |         88 |         56 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|         batch_normalization_0_U0                                                 |                                          bd_0_hls_inst_0_gesture_model_batch_normalization_0 |       2967 |       2802 |       0 |  165 | 2369 |      0 |      0 |    0 |          1 |
|           (batch_normalization_0_U0)                                             |                                          bd_0_hls_inst_0_gesture_model_batch_normalization_0 |         95 |         39 |       0 |   56 |  135 |      0 |      0 |    0 |          0 |
|           batch_norm_0_beta_V_U                                                  |          bd_0_hls_inst_0_gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R |          0 |          0 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           batch_norm_0_gamma_V_U                                                 |         bd_0_hls_inst_0_gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R |          0 |          0 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|           batch_norm_0_mean_V_U                                                  |          bd_0_hls_inst_0_gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|           batch_norm_0_variance_V_U                                              |      bd_0_hls_inst_0_gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|           dsqrt_64ns_64ns_64_21_no_dsp_1_U27                                     |                              bd_0_hls_inst_0_gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_71 |       1562 |       1548 |       0 |   14 | 1173 |      0 |      0 |    0 |          0 |
|             (dsqrt_64ns_64ns_64_21_no_dsp_1_U27)                                 |                              bd_0_hls_inst_0_gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_71 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|             gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u                    |                           bd_0_hls_inst_0_gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_75 |       1562 |       1548 |       0 |   14 | 1172 |      0 |      0 |    0 |          0 |
|               (gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u)                |                           bd_0_hls_inst_0_gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_75 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                                       bd_0_hls_inst_0_floating_point_v7_1_15 |       1562 |       1548 |       0 |   14 | 1172 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                         |                                bd_0_hls_inst_0_gesture_model_flow_control_loop_delay_pipe_72 |         42 |         42 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           frp_pipeline_valid_U                                                   |                                          bd_0_hls_inst_0_gesture_model_frp_pipeline_valid__1 |          8 |          8 |       0 |    0 |   60 |      0 |      0 |    0 |          0 |
|           mac_muladd_24s_9ns_15s_24_4_1_U29                                      |                                  bd_0_hls_inst_0_gesture_model_mac_muladd_24s_9ns_15s_24_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_2_U                |                          bd_0_hls_inst_0_gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           pf_output_r_d0_U                                                       |                                                    bd_0_hls_inst_0_gesture_model_frp_fifoout |        105 |         47 |       0 |   58 |   11 |      0 |      0 |    0 |          0 |
|           sdiv_24ns_16s_24_28_1_U28                                              |                                       bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_24_28_1_73 |       1155 |       1118 |       0 |   37 |  967 |      0 |      0 |    0 |          0 |
|             (sdiv_24ns_16s_24_28_1_U28)                                          |                                       bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_24_28_1_73 |        316 |        316 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             gesture_model_sdiv_24ns_16s_24_28_1_divider_u                        |                               bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_24_28_1_divider_74 |        839 |        802 |       0 |   37 |  935 |      0 |      0 |    0 |          0 |
|         batch_normalization_1_U0                                                 |                                          bd_0_hls_inst_0_gesture_model_batch_normalization_1 |       3038 |       2897 |       0 |  141 | 2495 |      0 |      0 |    0 |          1 |
|           (batch_normalization_1_U0)                                             |                                          bd_0_hls_inst_0_gesture_model_batch_normalization_1 |         31 |         21 |       0 |   10 |  156 |      0 |      0 |    0 |          0 |
|           batch_norm_1_mean_V_U                                                  |          bd_0_hls_inst_0_gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R |          5 |          5 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|           batch_norm_1_variance_V_U                                              |      bd_0_hls_inst_0_gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R |         45 |         45 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|           dsqrt_64ns_64ns_64_21_no_dsp_1_U49                                     |                                 bd_0_hls_inst_0_gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1 |       1676 |       1626 |       0 |   50 | 1282 |      0 |      0 |    0 |          0 |
|             (dsqrt_64ns_64ns_64_21_no_dsp_1_U49)                                 |                                 bd_0_hls_inst_0_gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1 |          0 |          0 |       0 |    0 |   56 |      0 |      0 |    0 |          0 |
|             gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u                    |                              bd_0_hls_inst_0_gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip |       1676 |       1626 |       0 |   50 | 1226 |      0 |      0 |    0 |          0 |
|               (gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u)                |                              bd_0_hls_inst_0_gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                                    bd_0_hls_inst_0_floating_point_v7_1_15__1 |       1676 |       1626 |       0 |   50 | 1226 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                         |                                   bd_0_hls_inst_0_gesture_model_flow_control_loop_delay_pipe |         20 |         20 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           frp_pipeline_valid_U                                                   |                                             bd_0_hls_inst_0_gesture_model_frp_pipeline_valid |          8 |          8 |       0 |    0 |   60 |      0 |      0 |    0 |          0 |
|           mac_muladd_24s_10ns_16s_24_4_1_U51                                     |                                 bd_0_hls_inst_0_gesture_model_mac_muladd_24s_10ns_16s_24_4_1 |         10 |         10 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_3_U               |                         bd_0_hls_inst_0_gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_3 |         10 |         10 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           pf_output_r_d0_U                                                       |                                    bd_0_hls_inst_0_gesture_model_frp_fifoout__parameterized0 |         88 |         44 |       0 |   44 |   11 |      0 |      0 |    0 |          0 |
|           sdiv_24ns_16s_24_28_1_U50                                              |                                          bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_24_28_1 |       1155 |       1118 |       0 |   37 |  967 |      0 |      0 |    0 |          0 |
|             (sdiv_24ns_16s_24_28_1_U50)                                          |                                          bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_24_28_1 |        316 |        316 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             gesture_model_sdiv_24ns_16s_24_28_1_divider_u                        |                                  bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_24_28_1_divider |        839 |        802 |       0 |   37 |  935 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                          |                                                  bd_0_hls_inst_0_gesture_model_control_s_axi |         23 |         23 |       0 |    0 |   27 |      0 |      0 |    0 |          0 |
|         conv1d_0_U0                                                              |                                                       bd_0_hls_inst_0_gesture_model_conv1d_0 |        161 |        161 |       0 |    0 |   99 |      0 |      0 |    0 |          3 |
|           (conv1d_0_U0)                                                          |                                                       bd_0_hls_inst_0_gesture_model_conv1d_0 |         29 |         29 |       0 |    0 |   83 |      0 |      0 |    0 |          0 |
|           conv1d_0_biases_V_U                                                    |                         bd_0_hls_inst_0_gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R |          5 |          5 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           conv1d_0_weights_V_1_0_U                                               |                    bd_0_hls_inst_0_gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R |          1 |          1 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                               |                                      bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe_61 |         81 |         81 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_8s_24ns_24_4_1_U17                                      |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_8s_24ns_24_4_1_62 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U                |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_65 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_8s_24ns_24_4_1_U18                                      |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_8s_24ns_24_4_1_63 |         46 |         46 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U                |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_64 |         46 |         46 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_mul_16s_8s_24_4_1_U16                                              |                                          bd_0_hls_inst_0_gesture_model_mul_mul_16s_8s_24_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             gesture_model_mul_mul_16s_8s_24_4_1_DSP48_0_U                        |                                  bd_0_hls_inst_0_gesture_model_mul_mul_16s_8s_24_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         conv1d_out_0_V_U                                                         |                                   bd_0_hls_inst_0_gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W |         19 |         19 |       0 |    0 |    6 |      2 |      0 |    0 |          0 |
|           (conv1d_out_0_V_U)                                                     |                                   bd_0_hls_inst_0_gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W |          4 |          4 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|           gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U                   |                           bd_0_hls_inst_0_gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore |         15 |         15 |       0 |    0 |    0 |      2 |      0 |    0 |          0 |
|         dense_0_U0                                                               |                                                        bd_0_hls_inst_0_gesture_model_dense_0 |        135 |        132 |       0 |    3 |   81 |      4 |      0 |    0 |          1 |
|           (dense_0_U0)                                                           |                                                        bd_0_hls_inst_0_gesture_model_dense_0 |         12 |          9 |       0 |    3 |   73 |      0 |      0 |    0 |          0 |
|           dense_0_biases_V_U                                                     |                           bd_0_hls_inst_0_gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R |          5 |          5 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           dense_0_weights_V_U                                                    |                          bd_0_hls_inst_0_gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R |          1 |          1 |       0 |    0 |    0 |      4 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                               |                                      bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe_60 |         55 |         55 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_8s_24ns_24_4_1_U44                                      |                                  bd_0_hls_inst_0_gesture_model_mac_muladd_16s_8s_24ns_24_4_1 |         62 |         62 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U                |                          bd_0_hls_inst_0_gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1 |         62 |         62 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         dense_1_U0                                                               |                                                        bd_0_hls_inst_0_gesture_model_dense_1 |       3613 |       3499 |       0 |  114 | 2741 |      0 |      0 |    0 |         42 |
|           (dense_1_U0)                                                           |                                                        bd_0_hls_inst_0_gesture_model_dense_1 |         11 |         11 |       0 |    0 |  274 |      0 |      0 |    0 |          0 |
|           dexp_64ns_64ns_64_13_full_dsp_1_U120                                   |                                bd_0_hls_inst_0_gesture_model_dexp_64ns_64ns_64_13_full_dsp_1 |       1842 |       1779 |       0 |   63 | 1028 |      0 |      0 |    0 |         26 |
|             (dexp_64ns_64ns_64_13_full_dsp_1_U120)                               |                                bd_0_hls_inst_0_gesture_model_dexp_64ns_64ns_64_13_full_dsp_1 |          0 |          0 |       0 |    0 |   60 |      0 |      0 |    0 |          0 |
|             gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u                   |                             bd_0_hls_inst_0_gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip |       1842 |       1779 |       0 |   63 |  968 |      0 |      0 |    0 |         26 |
|               (gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u)               |                             bd_0_hls_inst_0_gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                       bd_0_hls_inst_0_floating_point_v7_1_15__parameterized0 |       1842 |       1779 |       0 |   63 |  968 |      0 |      0 |    0 |         26 |
|           grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233                           |                              bd_0_hls_inst_0_gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1 |        151 |        145 |       0 |    6 |  120 |      0 |      0 |    0 |         16 |
|             (grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233)                       |                              bd_0_hls_inst_0_gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1 |         48 |         42 |       0 |    6 |  110 |      0 |      0 |    0 |          0 |
|             dense_1_biases_V_U                                                   | bd_0_hls_inst_0_gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_V_ROM_AUTO_1R |          5 |          5 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |                       bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe_sequential_init_5 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mac_muladd_16s_9s_24ns_24_4_1_U61                                    |                                  bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_33 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U62                                    |                                bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_6 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_32 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U63                                    |                                bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_7 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_31 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U64                                    |                                bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_8 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_30 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U65                                    |                                bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_9 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_29 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U66                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_10 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_28 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U67                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_11 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_27 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U68                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_12 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_26 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U69                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_13 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_25 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U70                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_14 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_24 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U71                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_15 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_23 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U72                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_16 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_22 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U73                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_17 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_21 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U74                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_18 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                       bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_20 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mac_muladd_16s_9s_24ns_24_4_1_U75                                    |                               bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_19 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U              |                          bd_0_hls_inst_0_gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mul_mul_16s_9s_24_4_1_U60                                            |                                          bd_0_hls_inst_0_gesture_model_mul_mul_16s_9s_24_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               gesture_model_mul_mul_16s_9s_24_4_1_DSP48_4_U                      |                                  bd_0_hls_inst_0_gesture_model_mul_mul_16s_9s_24_4_1_DSP48_4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291                           |                              bd_0_hls_inst_0_gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3 |        168 |        166 |       0 |    2 |  117 |      0 |      0 |    0 |          0 |
|             (grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291)                       |                              bd_0_hls_inst_0_gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3 |        155 |        153 |       0 |    2 |  115 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |                       bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe_sequential_init_4 |         13 |         13 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298                           |                              bd_0_hls_inst_0_gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4 |       1441 |       1398 |       0 |   43 | 1202 |      0 |      0 |    0 |          0 |
|             (grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298)                       |                              bd_0_hls_inst_0_gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4 |        375 |        361 |       0 |   14 |  232 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |                         bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe_sequential_init |         26 |         26 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             sdiv_24ns_16s_16_28_1_U116                                           |                                          bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_16_28_1 |       1040 |       1011 |       0 |   29 |  968 |      0 |      0 |    0 |          0 |
|               (sdiv_24ns_16s_16_28_1_U116)                                       |                                          bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_16_28_1 |        209 |        209 |       0 |    0 |   48 |      0 |      0 |    0 |          0 |
|               gesture_model_sdiv_24ns_16s_16_28_1_divider_u                      |                                  bd_0_hls_inst_0_gesture_model_sdiv_24ns_16s_16_28_1_divider |        831 |        802 |       0 |   29 |  920 |      0 |      0 |    0 |          0 |
|         dense_out_0_V_U                                                          |                                    bd_0_hls_inst_0_gesture_model_dense_out_0_V_RAM_AUTO_1R1W |         31 |         21 |      10 |    0 |   21 |      0 |      0 |    0 |          0 |
|           (dense_out_0_V_U)                                                      |                                    bd_0_hls_inst_0_gesture_model_dense_out_0_V_RAM_AUTO_1R1W |          6 |          6 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|           gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U                    |                            bd_0_hls_inst_0_gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore |         25 |         15 |      10 |    0 |   15 |      0 |      0 |    0 |          0 |
|         flatten_out_0_V_U                                                        |                                 bd_0_hls_inst_0_gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W |          7 |          7 |       0 |    0 |    6 |      1 |      0 |    0 |          0 |
|           (flatten_out_0_V_U)                                                    |                                 bd_0_hls_inst_0_gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W |          7 |          7 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|           gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U                 |                       bd_0_hls_inst_0_gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         input_V_0_U                                                              |                                        bd_0_hls_inst_0_gesture_model_input_V_0_RAM_AUTO_1R1W |        237 |        109 |     128 |    0 |   57 |      0 |      0 |    0 |          0 |
|           (input_V_0_U)                                                          |                                        bd_0_hls_inst_0_gesture_model_input_V_0_RAM_AUTO_1R1W |          5 |          5 |       0 |    0 |   25 |      0 |      0 |    0 |          0 |
|           gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U          |                                bd_0_hls_inst_0_gesture_model_input_V_0_RAM_AUTO_1R1W_memcore |        108 |         44 |      64 |    0 |   16 |      0 |      0 |    0 |          0 |
|           gen_buffer[1].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U          |                              bd_0_hls_inst_0_gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_2 |        124 |         60 |      64 |    0 |   16 |      0 |      0 |    0 |          0 |
|         max_idx_2_loc_channel_U                                                  |                                                  bd_0_hls_inst_0_gesture_model_fifo_w32_d2_S |         11 |         11 |       0 |    0 |   14 |      0 |      0 |    0 |          0 |
|           (max_idx_2_loc_channel_U)                                              |                                                  bd_0_hls_inst_0_gesture_model_fifo_w32_d2_S |          6 |          6 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|           U_gesture_model_fifo_w32_d2_S_ShiftReg                                 |                                         bd_0_hls_inst_0_gesture_model_fifo_w32_d2_S_ShiftReg |          5 |          5 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|         max_pool_out_0_V_U                                                       |                               bd_0_hls_inst_0_gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_0 |          7 |          7 |       0 |    0 |    6 |      1 |      0 |    0 |          0 |
|           (max_pool_out_0_V_U)                                                   |                               bd_0_hls_inst_0_gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_0 |          6 |          6 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|           gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U                 |                         bd_0_hls_inst_0_gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore |          1 |          1 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         max_pooling1d_0_U0                                                       |                                                bd_0_hls_inst_0_gesture_model_max_pooling1d_0 |         64 |         64 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|           (max_pooling1d_0_U0)                                                   |                                                bd_0_hls_inst_0_gesture_model_max_pooling1d_0 |         21 |         21 |       0 |    0 |   33 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                               |                                         bd_0_hls_inst_0_gesture_model_flow_control_loop_pipe |         43 |         43 |       0 |    0 |    1 |      0 |      0 |    0 |          0 |
|         max_val_V_3_loc_channel_U                                                |                                                  bd_0_hls_inst_0_gesture_model_fifo_w16_d2_S |         20 |         20 |       0 |    0 |   36 |      0 |      0 |    0 |          0 |
|           (max_val_V_3_loc_channel_U)                                            |                                                  bd_0_hls_inst_0_gesture_model_fifo_w16_d2_S |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|           U_gesture_model_fifo_w16_d2_S_ShiftReg                                 |                                         bd_0_hls_inst_0_gesture_model_fifo_w16_d2_S_ShiftReg |         16 |         16 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|         output_V_U                                                               |                                         bd_0_hls_inst_0_gesture_model_output_V_RAM_AUTO_1R1W |        285 |        157 |     128 |    0 |   89 |      0 |      0 |    0 |          0 |
|           (output_V_U)                                                           |                                         bd_0_hls_inst_0_gesture_model_output_V_RAM_AUTO_1R1W |          5 |          5 |       0 |    0 |   25 |      0 |      0 |    0 |          0 |
|           gen_buffer[0].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U           |                                 bd_0_hls_inst_0_gesture_model_output_V_RAM_AUTO_1R1W_memcore |        121 |         57 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|           gen_buffer[1].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U           |                               bd_0_hls_inst_0_gesture_model_output_V_RAM_AUTO_1R1W_memcore_1 |        159 |         95 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


