# Dff8r
### Solution
```Verilog
module top_module (
    input clk,
    input reset,            // Synchronous reset
    input [7:0] d,
    output reg [7:0] q
);
    always @(posedge clk) begin
        if(reset)
            q <= 8'b0;
        else
        	q <= d;
    end

endmodule
```
[code](./83.v)

### Timing diagrams for selected test cases
![result](./result.png)