

================================================================
== Vitis HLS Report for 'SABR'
================================================================
* Date:           Thu Jan  9 21:43:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  9.052 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   494961|   494961|  4.480 ms|  4.480 ms|  494962|  494962|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184  |SABR_Pipeline_VITIS_LOOP_12_1  |      271|      271|  2.168 us|  2.168 us|     202|     202|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194  |SABR_Pipeline_VITIS_LOOP_17_2  |   494601|   494601|  4.477 ms|  4.477 ms|  494601|  494601|                                              no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|      2|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |       60|  164|  50763|  81635|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      0|    791|    -|
|Register         |        -|    -|   1302|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |       60|  164|  52065|  82428|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |       20|   20|  16000|   8000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |      300|  820|    325|   1030|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184  |SABR_Pipeline_VITIS_LOOP_12_1       |        0|    0|    657|    827|    0|
    |grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194  |SABR_Pipeline_VITIS_LOOP_17_2       |       30|  139|  47034|  77078|    0|
    |control_s_axi_U                           |control_s_axi                       |        0|    0|    736|   1320|    0|
    |dadddsub_64ns_64ns_64_6_full_dsp_1_U81    |dadddsub_64ns_64ns_64_6_full_dsp_1  |        0|    3|    509|    821|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U84         |ddiv_64ns_64ns_64_31_no_dsp_1       |        0|    0|      0|      0|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U82         |dmul_64ns_64ns_64_6_max_dsp_1       |        0|   11|    317|    197|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U83         |dmul_64ns_64ns_64_6_max_dsp_1       |        0|   11|    317|    197|    0|
    |dsqrt_64ns_64ns_64_57_no_dsp_1_U85        |dsqrt_64ns_64ns_64_57_no_dsp_1      |        0|    0|      0|      0|    0|
    |dsqrt_64ns_64ns_64_57_no_dsp_1_U86        |dsqrt_64ns_64ns_64_57_no_dsp_1      |        0|    0|      0|      0|    0|
    |gmem_m_axi_U                              |gmem_m_axi                          |       30|    0|   1193|   1195|    0|
    +------------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |Total                                     |                                    |       60|  164|  50763|  81635|    0|
    +------------------------------------------+------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  461|         91|    1|         91|
    |ap_done            |    9|          2|    1|          2|
    |gmem_0_ARVALID     |    9|          2|    1|          2|
    |gmem_0_AWADDR      |   15|          3|   64|        192|
    |gmem_0_AWLEN       |   15|          3|   32|         96|
    |gmem_0_AWVALID     |   15|          3|    1|          3|
    |gmem_0_BREADY      |   15|          3|    1|          3|
    |gmem_0_RREADY      |    9|          2|    1|          2|
    |gmem_0_WDATA       |   15|          3|  256|        768|
    |gmem_0_WSTRB       |   15|          3|   32|         96|
    |gmem_0_WVALID      |   15|          3|    1|          3|
    |grp_fu_235_ce      |   15|          3|    1|          3|
    |grp_fu_235_opcode  |   21|          4|    2|          8|
    |grp_fu_235_p0      |   21|          4|   64|        256|
    |grp_fu_235_p1      |   21|          4|   64|        256|
    |grp_fu_241_ce      |   15|          3|    1|          3|
    |grp_fu_241_p0      |   33|          6|   64|        384|
    |grp_fu_241_p1      |   33|          6|   64|        384|
    |grp_fu_246_ce      |    9|          2|    1|          2|
    |grp_fu_246_p0      |   15|          3|   64|        192|
    |grp_fu_246_p1      |   15|          3|   64|        192|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  791|        156|  780|       2938|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |S_read_reg_358                                         |  64|   0|   64|          0|
    |T_read_reg_307                                         |  64|   0|   64|          0|
    |V_read_reg_353                                         |  64|   0|   64|          0|
    |add_reg_383                                            |  64|   0|   64|          0|
    |alpha_read_reg_331                                     |  64|   0|   64|          0|
    |ap_CS_fsm                                              |  90|   0|   90|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_rst_n_inv                                           |   1|   0|    1|          0|
    |ap_rst_reg_1                                           |   1|   0|    1|          0|
    |ap_rst_reg_2                                           |   1|   0|    1|          0|
    |beta_read_reg_388                                      |  64|   0|   64|          0|
    |deltat_reg_319                                         |  64|   0|   64|          0|
    |empty_322_reg_378                                      |  64|   0|   64|          0|
    |empty_reg_373                                          |  64|   0|   64|          0|
    |grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_ap_start_reg  |   1|   0|    1|          0|
    |mul3_reg_343                                           |  64|   0|   64|          0|
    |r_read_reg_338                                         |  64|   0|   64|          0|
    |random_increments_read_reg_348                         |  64|   0|   64|          0|
    |reg_267                                                |  64|   0|   64|          0|
    |rho_read_reg_312                                       |  64|   0|   64|          0|
    |sub_reg_326                                            |  64|   0|   64|          0|
    |tmp_reg_393                                            |  64|   0|   64|          0|
    |tmp_s_reg_398                                          |  64|   0|   64|          0|
    |trunc_ln12_1_reg_368                                   |  59|   0|   59|          0|
    |trunc_ln_reg_363                                       |  59|   0|   59|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |1302|   0| 1302|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|          SABR|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|          SABR|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|          SABR|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%T_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %T" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 91 'read' 'T_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 92 [31/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 92 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 93 [30/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 93 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 94 [29/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 94 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 95 [28/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 95 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.77>
ST_6 : Operation 96 [27/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 96 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.77>
ST_7 : Operation 97 [26/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 97 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.77>
ST_8 : Operation 98 [25/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 98 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.77>
ST_9 : Operation 99 [24/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 99 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.77>
ST_10 : Operation 100 [23/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 100 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.77>
ST_11 : Operation 101 [22/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 101 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.77>
ST_12 : Operation 102 [21/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 102 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.77>
ST_13 : Operation 103 [20/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 103 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.77>
ST_14 : Operation 104 [19/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 104 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.77>
ST_15 : Operation 105 [18/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 105 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.77>
ST_16 : Operation 106 [17/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 106 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.77>
ST_17 : Operation 107 [16/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 107 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.77>
ST_18 : Operation 108 [15/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 108 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.77>
ST_19 : Operation 109 [14/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 109 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.77>
ST_20 : Operation 110 [1/1] (1.00ns)   --->   "%rho_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %rho" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 110 'read' 'rho_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 111 [13/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 111 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.77>
ST_21 : Operation 112 [12/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 112 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [6/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 113 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.77>
ST_22 : Operation 114 [11/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 114 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 115 [5/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 115 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.77>
ST_23 : Operation 116 [10/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 116 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [4/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 117 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.77>
ST_24 : Operation 118 [9/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 118 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [3/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 119 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.77>
ST_25 : Operation 120 [8/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 120 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 121 [2/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 121 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.77>
ST_26 : Operation 122 [7/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 122 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 123 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.90>
ST_27 : Operation 124 [6/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 124 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 125 [6/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 125 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.90>
ST_28 : Operation 126 [5/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 126 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 127 [5/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 127 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.90>
ST_29 : Operation 128 [4/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 128 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 129 [4/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 129 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.90>
ST_30 : Operation 130 [3/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 130 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 131 [3/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 131 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.90>
ST_31 : Operation 132 [2/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 132 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 133 [2/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 133 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.90>
ST_32 : Operation 134 [1/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 134 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 135 [1/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 135 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.36>
ST_33 : Operation 136 [57/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 136 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 137 [57/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 137 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.36>
ST_34 : Operation 138 [56/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 138 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 139 [56/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 139 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.36>
ST_35 : Operation 140 [55/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 140 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 141 [55/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 141 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.36>
ST_36 : Operation 142 [54/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 142 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 143 [54/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 143 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.36>
ST_37 : Operation 144 [53/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 144 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 145 [53/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 145 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.36>
ST_38 : Operation 146 [52/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 146 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 147 [52/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 147 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.36>
ST_39 : Operation 148 [51/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 148 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 149 [51/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 149 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.36>
ST_40 : Operation 150 [50/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 150 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 151 [50/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 151 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.36>
ST_41 : Operation 152 [49/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 152 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 153 [49/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 153 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.36>
ST_42 : Operation 154 [48/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 154 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 155 [48/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 155 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.36>
ST_43 : Operation 156 [47/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 156 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 157 [47/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 157 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.36>
ST_44 : Operation 158 [46/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 158 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 159 [46/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 159 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.36>
ST_45 : Operation 160 [45/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 160 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 161 [45/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 161 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.36>
ST_46 : Operation 162 [44/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 162 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 163 [44/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 163 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.36>
ST_47 : Operation 164 [43/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 164 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 165 [43/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 165 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.36>
ST_48 : Operation 166 [42/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 166 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 167 [42/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 167 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.36>
ST_49 : Operation 168 [41/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 168 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 169 [41/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 169 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.36>
ST_50 : Operation 170 [40/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 170 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 171 [40/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 171 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.36>
ST_51 : Operation 172 [39/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 172 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 173 [39/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 173 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.36>
ST_52 : Operation 174 [38/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 174 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 175 [38/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 175 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.36>
ST_53 : Operation 176 [37/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 176 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 177 [37/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 177 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.36>
ST_54 : Operation 178 [36/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 178 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 179 [36/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 179 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.36>
ST_55 : Operation 180 [35/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 180 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 181 [35/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 181 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.36>
ST_56 : Operation 182 [34/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 182 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 183 [34/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 183 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.36>
ST_57 : Operation 184 [33/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 184 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 185 [33/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 185 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.36>
ST_58 : Operation 186 [32/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 186 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 187 [32/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 187 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.36>
ST_59 : Operation 188 [31/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 188 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 189 [31/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 189 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.36>
ST_60 : Operation 190 [30/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 190 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 191 [30/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 191 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.36>
ST_61 : Operation 192 [29/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 192 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 193 [29/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 193 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.36>
ST_62 : Operation 194 [28/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 194 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 195 [28/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 195 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.36>
ST_63 : Operation 196 [27/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 196 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 197 [27/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 197 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.36>
ST_64 : Operation 198 [26/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 198 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 199 [26/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 199 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.36>
ST_65 : Operation 200 [25/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 200 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 201 [25/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 201 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.36>
ST_66 : Operation 202 [24/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 202 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 203 [24/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 203 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.36>
ST_67 : Operation 204 [23/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 204 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 205 [23/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 205 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.36>
ST_68 : Operation 206 [22/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 206 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 207 [22/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 207 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.36>
ST_69 : Operation 208 [21/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 208 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 209 [21/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 209 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.36>
ST_70 : Operation 210 [1/1] (1.00ns)   --->   "%alpha_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %alpha" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 210 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 211 [20/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 211 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 212 [20/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 212 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.55>
ST_71 : Operation 213 [19/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 213 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 214 [19/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 214 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 215 [6/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 215 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.55>
ST_72 : Operation 216 [18/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 216 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 217 [18/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 217 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 218 [5/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 218 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.55>
ST_73 : Operation 219 [17/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 219 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 220 [17/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 220 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 221 [4/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 221 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.55>
ST_74 : Operation 222 [16/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 222 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 223 [16/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 223 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 224 [3/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 224 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.55>
ST_75 : Operation 225 [15/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 225 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 226 [15/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 226 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 227 [2/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 227 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.55>
ST_76 : Operation 228 [1/1] (1.00ns)   --->   "%r_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %r" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 228 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_76 : Operation 229 [14/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 229 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 230 [14/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 230 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 231 [1/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 231 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.55>
ST_77 : Operation 232 [13/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 232 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 233 [13/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 233 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 234 [6/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 234 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 235 [6/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 235 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.55>
ST_78 : Operation 236 [12/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 236 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 237 [12/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 237 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 238 [5/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 238 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 239 [5/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 239 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.55>
ST_79 : Operation 240 [11/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 240 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 241 [11/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 241 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 242 [4/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 242 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 243 [4/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 243 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.55>
ST_80 : Operation 244 [10/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 244 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 245 [10/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 245 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 246 [3/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 246 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 247 [3/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 247 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.55>
ST_81 : Operation 248 [9/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 248 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 249 [9/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 249 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 250 [2/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 250 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 251 [2/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 251 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.55>
ST_82 : Operation 252 [8/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 252 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 253 [8/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 253 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 254 [1/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 254 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 255 [1/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 255 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.90>
ST_83 : Operation 256 [7/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 256 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 257 [7/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 257 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 258 [6/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 258 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 259 [6/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 259 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.90>
ST_84 : Operation 260 [6/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 260 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 261 [6/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 261 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 262 [5/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 262 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 263 [5/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 263 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.90>
ST_85 : Operation 264 [5/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 264 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 265 [5/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 265 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 266 [4/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 266 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 267 [4/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 267 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.90>
ST_86 : Operation 268 [4/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 268 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 269 [4/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 269 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 270 [3/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 270 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 271 [3/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 271 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.90>
ST_87 : Operation 272 [1/1] (1.00ns)   --->   "%random_increments_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %random_increments" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 272 'read' 'random_increments_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 273 [1/1] (1.00ns)   --->   "%sigma_init_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %sigma_init" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 273 'read' 'sigma_init_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 274 [1/1] (1.00ns)   --->   "%S0_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %S0" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 274 'read' 'S0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 275 [1/1] (1.00ns)   --->   "%V_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %V" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 275 'read' 'V_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 276 [1/1] (1.00ns)   --->   "%S_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %S" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 276 'read' 'S_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %S_read, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:12]   --->   Operation 277 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %V_read, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:12]   --->   Operation 278 'partselect' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 279 [1/1] (0.00ns)   --->   "%empty = bitcast i64 %S0_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 279 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 280 [1/1] (0.00ns)   --->   "%empty_322 = bitcast i64 %sigma_init_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 280 'bitcast' 'empty_322' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 281 [2/2] (2.79ns)   --->   "%call_ln10 = call void @SABR_Pipeline_VITIS_LOOP_12_1, i256 %gmem, i64 %empty_322, i64 %empty, i59 %trunc_ln, i59 %trunc_ln12_1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 281 'call' 'call_ln10' <Predicate = true> <Delay = 2.79> <CoreType = "Generic">   --->   Generic Core
ST_87 : Operation 282 [3/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 282 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 283 [3/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 283 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 284 [2/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 284 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 285 [2/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 285 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.90>
ST_88 : Operation 286 [1/2] (0.00ns)   --->   "%call_ln10 = call void @SABR_Pipeline_VITIS_LOOP_12_1, i256 %gmem, i64 %empty_322, i64 %empty, i59 %trunc_ln, i59 %trunc_ln12_1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 286 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_88 : Operation 287 [2/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 287 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 288 [2/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 288 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 289 [1/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 289 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 290 [1/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 290 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.36>
ST_89 : Operation 291 [1/1] (1.00ns)   --->   "%beta_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %beta" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 291 'read' 'beta_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_89 : Operation 292 [1/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 292 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 293 [1/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 293 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 294 [2/2] (0.00ns)   --->   "%call_ln10 = call void @SABR_Pipeline_VITIS_LOOP_17_2, i256 %gmem, i64 %S_read, i64 %V_read, i64 %random_increments_read, i64 %tmp, i64 %rho_read, i64 %tmp_s, i64 %add, i64 %beta_read, i64 %alpha_read, i64 %mul4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 294 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 90 <SV = 89> <Delay = 2.91>
ST_90 : Operation 295 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:9]   --->   Operation 295 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln9 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:9]   --->   Operation 296 'specinterface' 'specinterface_ln9' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_19, i32 0, i32 0, void @empty_20, i32 64, i32 0, void @empty, void @empty_0, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 298 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 298 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %V, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_16, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %V, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 303 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %S0"   --->   Operation 303 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S0, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S0, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 306 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r"   --->   Operation 306 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 309 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sigma_init"   --->   Operation 309 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigma_init, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigma_init, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %alpha"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 315 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %beta"   --->   Operation 315 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %beta, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %beta, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 318 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rho"   --->   Operation 318 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rho, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rho, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 321 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %T"   --->   Operation 321 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %T, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %T, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %random_increments, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_21, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %random_increments, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 327 [1/2] (2.91ns)   --->   "%call_ln10 = call void @SABR_Pipeline_VITIS_LOOP_17_2, i256 %gmem, i64 %S_read, i64 %V_read, i64 %random_increments_read, i64 %tmp, i64 %rho_read, i64 %tmp_s, i64 %add, i64 %beta_read, i64 %alpha_read, i64 %mul4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 327 'call' 'call_ln10' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Generic Core
ST_90 : Operation 328 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:29]   --->   Operation 328 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigma_init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_increments]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
T_read                 (read         ) [ 0011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000]
rho_read               (read         ) [ 0000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
mul                    (dmul         ) [ 0000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000]
deltat                 (ddiv         ) [ 0000000000000000000000000000000001111111111111111111111111111111111111111111111111111111110]
sub                    (dsub         ) [ 0000000000000000000000000000000001111111111111111111111111111111111111111111111111111111110]
alpha_read             (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111]
r_read                 (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000]
mul2                   (dmul         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000]
mul1                   (dmul         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100]
mul3                   (dmul         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100]
random_increments_read (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
sigma_init_read        (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
S0_read                (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_read                 (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
S_read                 (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
trunc_ln               (partselect   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
trunc_ln12_1           (partselect   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
empty                  (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
empty_322              (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
call_ln10              (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add                    (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
mul4                   (dmul         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
beta_read              (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp                    (dsqrt        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_s                  (dsqrt        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
spectopmodule_ln9      (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln9      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln10              (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln29               (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sigma_init">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigma_init"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="alpha">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="beta">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rho">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rho"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="T">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="random_increments">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_increments"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.double"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SABR_Pipeline_VITIS_LOOP_12_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SABR_Pipeline_VITIS_LOOP_17_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="T_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="T_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rho_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rho_read/20 "/>
</bind>
</comp>

<comp id="136" class="1004" name="alpha_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/70 "/>
</bind>
</comp>

<comp id="142" class="1004" name="r_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/76 "/>
</bind>
</comp>

<comp id="148" class="1004" name="random_increments_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="random_increments_read/87 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sigma_init_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigma_init_read/87 "/>
</bind>
</comp>

<comp id="160" class="1004" name="S0_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="S0_read/87 "/>
</bind>
</comp>

<comp id="166" class="1004" name="V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_read/87 "/>
</bind>
</comp>

<comp id="172" class="1004" name="S_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="S_read/87 "/>
</bind>
</comp>

<comp id="178" class="1004" name="beta_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/89 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="256" slack="0"/>
<pin id="187" dir="0" index="2" bw="64" slack="0"/>
<pin id="188" dir="0" index="3" bw="64" slack="0"/>
<pin id="189" dir="0" index="4" bw="59" slack="0"/>
<pin id="190" dir="0" index="5" bw="59" slack="0"/>
<pin id="191" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/87 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="256" slack="0"/>
<pin id="197" dir="0" index="2" bw="64" slack="2"/>
<pin id="198" dir="0" index="3" bw="64" slack="2"/>
<pin id="199" dir="0" index="4" bw="64" slack="2"/>
<pin id="200" dir="0" index="5" bw="64" slack="0"/>
<pin id="201" dir="0" index="6" bw="64" slack="69"/>
<pin id="202" dir="0" index="7" bw="64" slack="0"/>
<pin id="203" dir="0" index="8" bw="64" slack="1"/>
<pin id="204" dir="0" index="9" bw="64" slack="0"/>
<pin id="205" dir="0" index="10" bw="64" slack="19"/>
<pin id="206" dir="0" index="11" bw="64" slack="1"/>
<pin id="207" dir="0" index="12" bw="6" slack="0"/>
<pin id="208" dir="0" index="13" bw="109" slack="0"/>
<pin id="209" dir="0" index="14" bw="105" slack="0"/>
<pin id="210" dir="0" index="15" bw="102" slack="0"/>
<pin id="211" dir="0" index="16" bw="97" slack="0"/>
<pin id="212" dir="0" index="17" bw="92" slack="0"/>
<pin id="213" dir="0" index="18" bw="87" slack="0"/>
<pin id="214" dir="0" index="19" bw="82" slack="0"/>
<pin id="215" dir="0" index="20" bw="77" slack="0"/>
<pin id="216" dir="0" index="21" bw="58" slack="0"/>
<pin id="217" dir="0" index="22" bw="26" slack="0"/>
<pin id="218" dir="0" index="23" bw="42" slack="0"/>
<pin id="219" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/89 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/27 add/83 z2/167 add3/179 z2_1/265 add47_1/277 z2_2/363 add47_2/375 z2_3/461 add47_3/473 z2_4/559 add47_4/571 z2_5/657 add47_5/669 z2_6/755 add47_6/767 z2_7/853 add47_7/865 z2_8/951 add47_8/963 z2_9/1049 add47_9/1061 z2_10/1147 add47_s/1159 z2_11/1245 add47_10/1257 z2_12/1343 add47_11/1355 z2_13/1441 add47_12/1453 z2_14/1539 add47_13/1551 z2_15/1637 add47_14/1649 z2_16/1735 add47_15/1747 z2_17/1833 add47_16/1845 z2_18/1931 add47_17/1943 z2_19/2029 add47_18/2041 z2_20/2127 add47_19/2139 z2_21/2225 add47_20/2237 z2_22/2323 add47_21/2335 z2_23/2421 add47_22/2433 z2_24/2519 add47_23/2531 z2_25/2617 add47_24/2629 z2_26/2715 add47_25/2727 z2_27/2813 add47_26/2825 z2_28/2911 add47_27/2923 z2_29/3009 add47_28/3021 z2_30/3107 add47_29/3119 z2_31/3205 add47_30/3217 z2_32/3303 add47_31/3315 z2_33/3401 add47_32/3413 z2_34/3499 add47_33/3511 z2_35/3597 add47_34/3609 z2_36/3695 add47_35/3707 z2_37/3793 add47_36/3805 z2_38/3891 add47_37/3903 z2_39/3989 add47_38/4001 z2_40/4087 add47_39/4099 z2_41/4185 add47_40/4197 z2_42/4283 add47_41/4295 z2_43/4381 add47_42/4393 z2_44/4479 add47_43/4491 z2_45/4529 z2_46/4530 z2_47/4532 add47_44/4541 add47_45/4544 x_assign_45/4577 x_assign_46/4675 x_assign_47/4773 add40_s/4871 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/21 mul2/71 mul1/77 mul4/83 z1/155 mul6/161 mul1/173 mul2/203 z1_1/253 mul17_1/259 mul46_1/271 mul50_1/301 z1_2/351 mul17_2/357 mul46_2/369 mul50_2/399 z1_3/449 mul17_3/455 mul46_3/467 mul50_3/497 z1_4/547 mul17_4/553 mul46_4/565 mul50_4/595 z1_5/645 mul17_5/651 mul46_5/663 mul50_5/693 z1_6/743 mul17_6/749 mul46_6/761 mul50_6/791 z1_7/841 mul17_7/847 mul46_7/859 mul50_7/889 z1_8/939 mul17_8/945 mul46_8/957 mul50_8/987 z1_9/1037 mul17_9/1043 mul46_9/1055 mul50_9/1085 z1_10/1135 mul17_s/1141 mul46_s/1153 mul50_s/1183 z1_11/1233 mul17_10/1239 mul46_10/1251 mul50_10/1281 z1_12/1331 mul17_11/1337 mul46_11/1349 mul50_11/1379 z1_13/1429 mul17_12/1435 mul46_12/1447 mul50_12/1477 z1_14/1527 mul17_13/1533 mul46_13/1545 mul50_13/1575 z1_15/1625 mul17_14/1631 mul46_14/1643 mul50_14/1673 z1_16/1723 mul17_15/1729 mul46_15/1741 mul50_15/1771 z1_17/1821 mul17_16/1827 mul46_16/1839 mul50_16/1869 z1_18/1919 mul17_17/1925 mul46_17/1937 mul50_17/1967 z1_19/2017 mul17_18/2023 mul46_18/2035 mul50_18/2065 z1_20/2115 mul17_19/2121 mul46_19/2133 mul50_19/2163 z1_21/2213 mul17_20/2219 mul46_20/2231 mul50_20/2261 z1_22/2311 mul17_21/2317 mul46_21/2329 mul50_21/2359 z1_23/2409 mul17_22/2415 mul46_22/2427 mul50_22/2457 z1_24/2507 mul17_23/2513 mul46_23/2525 mul50_23/2555 z1_25/2605 mul17_24/2611 mul46_24/2623 mul50_24/2653 z1_26/2703 mul17_25/2709 mul46_25/2721 mul50_25/2751 z1_27/2801 mul17_26/2807 mul46_26/2819 mul50_26/2849 z1_28/2899 mul17_27/2905 mul46_27/2917 mul50_27/2947 z1_29/2997 mul17_28/3003 mul46_28/3015 mul50_28/3045 z1_30/3095 mul17_29/3101 mul46_29/3113 mul50_29/3143 z1_31/3193 mul17_30/3199 mul46_30/3211 mul50_30/3241 z1_32/3291 mul17_31/3297 mul46_31/3309 mul50_31/3339 z1_33/3389 mul17_32/3395 mul46_32/3407 mul50_32/3437 z1_34/3487 mul17_33/3493 mul46_33/3505 mul50_33/3535 z1_35/3585 mul17_34/3591 mul46_34/3603 mul50_34/3633 z1_36/3683 mul17_35/3689 mul46_35/3701 mul50_35/3731 z1_37/3781 mul17_36/3787 mul46_36/3799 mul50_36/3829 z1_38/3879 mul17_37/3885 mul46_37/3897 mul50_37/3927 z1_39/3977 mul17_38/3983 mul46_38/3995 mul50_38/4025 z1_40/4075 mul17_39/4081 mul46_39/4093 mul50_39/4123 z1_41/4173 mul17_40/4179 mul46_40/4191 mul50_40/4221 z1_42/4271 mul17_41/4277 mul46_41/4289 mul50_41/4319 z1_43/4369 mul17_42/4375 mul46_42/4387 mul50_42/4417 z1_44/4467 mul17_43/4473 mul46_43/4485 mul50_43/4515 z1_45/4517 z1_46/4518 z1_47/4520 mul17_44/4523 mul17_45/4524 mul17_46/4526 mul46_44/4535 mul46_45/4536 mul46_46/4538 mul38_44/4565 mul33_44/4571 mul50_46/4577 mul50_47/4583 mul38_45/4663 mul33_45/4669 mul38_46/4761 mul33_46/4767 mul33_47/4779 mul38_47/4859 mul39_47/4865 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="0" index="1" bw="64" slack="7"/>
<pin id="249" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/77 mul7/155 mul8/161 mul26_1/253 mul27_1/259 mul26_2/351 mul27_2/357 mul26_3/449 mul27_3/455 mul26_4/547 mul27_4/553 mul26_5/645 mul27_5/651 mul26_6/743 mul27_6/749 mul26_7/841 mul27_7/847 mul26_8/939 mul27_8/945 mul26_9/1037 mul27_9/1043 mul26_s/1135 mul27_s/1141 mul26_10/1233 mul27_10/1239 mul26_11/1331 mul27_11/1337 mul26_12/1429 mul27_12/1435 mul26_13/1527 mul27_13/1533 mul26_14/1625 mul27_14/1631 mul26_15/1723 mul27_15/1729 mul26_16/1821 mul27_16/1827 mul26_17/1919 mul27_17/1925 mul26_18/2017 mul27_18/2023 mul26_19/2115 mul27_19/2121 mul26_20/2213 mul27_20/2219 mul26_21/2311 mul27_21/2317 mul26_22/2409 mul27_22/2415 mul26_23/2507 mul27_23/2513 mul26_24/2605 mul27_24/2611 mul26_25/2703 mul27_25/2709 mul26_26/2801 mul27_26/2807 mul26_27/2899 mul27_27/2905 mul26_28/2997 mul27_28/3003 mul26_29/3095 mul27_29/3101 mul26_30/3193 mul27_30/3199 mul26_31/3291 mul27_31/3297 mul26_32/3389 mul27_32/3395 mul26_33/3487 mul27_33/3493 mul26_34/3585 mul27_34/3591 mul26_35/3683 mul27_35/3689 mul26_36/3781 mul27_36/3787 mul26_37/3879 mul27_37/3885 mul26_38/3977 mul27_38/3983 mul26_39/4075 mul27_39/4081 mul26_40/4173 mul27_40/4179 mul26_41/4271 mul27_41/4277 mul26_42/4369 mul27_42/4375 mul26_43/4467 mul27_43/4473 mul26_44/4517 mul26_45/4518 mul26_46/4520 mul27_44/4523 mul27_45/4524 mul27_46/4526 mul46_47/4538 mul50_44/4565 mul39_44/4571 mul39_45/4669 mul39_46/4767 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="deltat/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="1"/>
<pin id="258" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp/33 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="1"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_s/33 "/>
</bind>
</comp>

<comp id="267" class="1005" name="reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul mul2 mul1 mul4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="59" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/87 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln12_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="59" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12_1/87 "/>
</bind>
</comp>

<comp id="297" class="1004" name="empty_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/87 "/>
</bind>
</comp>

<comp id="302" class="1004" name="empty_322_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_322/87 "/>
</bind>
</comp>

<comp id="307" class="1005" name="T_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="T_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="rho_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rho_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="deltat_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="deltat "/>
</bind>
</comp>

<comp id="326" class="1005" name="sub_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="331" class="1005" name="alpha_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="r_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="mul3_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="random_increments_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="2"/>
<pin id="350" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="random_increments_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="V_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="2"/>
<pin id="355" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="V_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="S_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="2"/>
<pin id="360" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="S_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="trunc_ln_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="59" slack="1"/>
<pin id="365" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="368" class="1005" name="trunc_ln12_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="59" slack="1"/>
<pin id="370" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="empty_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="378" class="1005" name="empty_322_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_322 "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="388" class="1005" name="beta_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_s_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="222"><net_src comp="178" pin="2"/><net_sink comp="194" pin=9"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="194" pin=12"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="194" pin=13"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="194" pin=14"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="194" pin=15"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="194" pin=16"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="194" pin=17"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="194" pin=18"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="194" pin=19"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="194" pin=20"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="194" pin=21"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="194" pin=22"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="194" pin=23"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="255" pin="2"/><net_sink comp="194" pin=5"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="261" pin="2"/><net_sink comp="194" pin=7"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="241" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="194" pin=11"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="172" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="285"><net_src comp="275" pin="4"/><net_sink comp="184" pin=4"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="166" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="296"><net_src comp="286" pin="4"/><net_sink comp="184" pin=5"/></net>

<net id="300"><net_src comp="160" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="305"><net_src comp="154" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="310"><net_src comp="124" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="315"><net_src comp="130" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="194" pin=6"/></net>

<net id="322"><net_src comp="250" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="329"><net_src comp="235" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="334"><net_src comp="136" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="194" pin=10"/></net>

<net id="341"><net_src comp="142" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="346"><net_src comp="246" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="351"><net_src comp="148" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="356"><net_src comp="166" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="361"><net_src comp="172" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="366"><net_src comp="275" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="371"><net_src comp="286" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="184" pin=5"/></net>

<net id="376"><net_src comp="297" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="381"><net_src comp="302" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="386"><net_src comp="235" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="194" pin=8"/></net>

<net id="391"><net_src comp="178" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="194" pin=9"/></net>

<net id="396"><net_src comp="255" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="194" pin=5"/></net>

<net id="401"><net_src comp="261" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="194" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {87 88 89 90 }
 - Input state : 
	Port: SABR : gmem | {89 90 }
	Port: SABR : S | {87 }
	Port: SABR : V | {87 }
	Port: SABR : S0 | {87 }
	Port: SABR : r | {76 }
	Port: SABR : sigma_init | {87 }
	Port: SABR : alpha | {70 }
	Port: SABR : beta | {89 }
	Port: SABR : rho | {20 }
	Port: SABR : T | {1 }
	Port: SABR : random_increments | {87 }
	Port: SABR : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_log0_lut_table_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {89 90 }
	Port: SABR : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {89 90 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
		call_ln10 : 1
	State 88
	State 89
		call_ln10 : 1
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   call   | grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 |    0    |  5.176  |   1153  |   636   |
|          | grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194 |   164   | 148.337 |  62280  |  72966  |
|----------|------------------------------------------|---------|---------|---------|---------|
|   dadd   |                grp_fu_235                |    3    |    0    |   509   |   821   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   dmul   |                grp_fu_241                |    11   |    0    |   317   |   197   |
|          |                grp_fu_246                |    11   |    0    |   317   |   197   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            T_read_read_fu_124            |    0    |    0    |    0    |    0    |
|          |           rho_read_read_fu_130           |    0    |    0    |    0    |    0    |
|          |          alpha_read_read_fu_136          |    0    |    0    |    0    |    0    |
|          |            r_read_read_fu_142            |    0    |    0    |    0    |    0    |
|   read   |    random_increments_read_read_fu_148    |    0    |    0    |    0    |    0    |
|          |        sigma_init_read_read_fu_154       |    0    |    0    |    0    |    0    |
|          |            S0_read_read_fu_160           |    0    |    0    |    0    |    0    |
|          |            V_read_read_fu_166            |    0    |    0    |    0    |    0    |
|          |            S_read_read_fu_172            |    0    |    0    |    0    |    0    |
|          |           beta_read_read_fu_178          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                grp_fu_250                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   dsqrt  |                grp_fu_255                |    0    |    0    |    0    |    0    |
|          |                grp_fu_261                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|partselect|              trunc_ln_fu_275             |    0    |    0    |    0    |    0    |
|          |            trunc_ln12_1_fu_286           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |   189   | 153.513 |  64576  |  74817  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------+--------+--------+--------+
|                                                                     |  BRAM  |   FF   |   LUT  |
+---------------------------------------------------------------------+--------+--------+--------+
|         pow_reduce_anonymous_namespace_log0_lut_table_array         |    4   |    0   |    0   |
|pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array|    0   |    6   |    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array |    3   |    0   |    0   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array |    3   |    0   |    0   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array |    3   |    0   |    0   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array |    3   |    0   |    0   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array |    3   |    0   |    0   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array |    3   |    0   |    0   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array |    3   |    0   |    0   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array     |    2   |    0   |    0   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array      |    2   |    0   |    0   |
|      pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array      |    1   |    0   |    0   |
+---------------------------------------------------------------------+--------+--------+--------+
|                                Total                                |   30   |    6   |    6   |
+---------------------------------------------------------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        S_read_reg_358        |   64   |
|        T_read_reg_307        |   64   |
|        V_read_reg_353        |   64   |
|          add_reg_383         |   64   |
|      alpha_read_reg_331      |   64   |
|       beta_read_reg_388      |   64   |
|        deltat_reg_319        |   64   |
|       empty_322_reg_378      |   64   |
|         empty_reg_373        |   64   |
|         mul3_reg_343         |   64   |
|        r_read_reg_338        |   64   |
|random_increments_read_reg_348|   64   |
|            reg_267           |   64   |
|       rho_read_reg_312       |   64   |
|          sub_reg_326         |   64   |
|          tmp_reg_393         |   64   |
|         tmp_s_reg_398        |   64   |
|     trunc_ln12_1_reg_368     |   59   |
|       trunc_ln_reg_363       |   59   |
+------------------------------+--------+
|             Total            |  1206  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 |  p3  |   2  |  64  |   128  ||    0    ||    9    |
| grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 |  p4  |   2  |  59  |   118  ||    0    ||    9    |
| grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 |  p5  |   2  |  59  |   118  ||    0    ||    9    |
| grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194 |  p5  |   2  |  64  |   128  ||    0    ||    9    |
| grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194 |  p7  |   2  |  64  |   128  ||    0    ||    9    |
| grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194 |  p9  |   2  |  64  |   128  ||    0    ||    9    |
|                grp_fu_235                |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|                grp_fu_235                |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|                grp_fu_241                |  p0  |   4  |  64  |   256  ||    0    ||    21   |
|                grp_fu_241                |  p1  |   4  |  64  |   256  ||    0    ||    21   |
|------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   Total                  |      |      |      |  1644  ||  14.809 ||    0    ||   123   |
|------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   189  |   153  |  64576 |  74817 |
|   Memory  |   30   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |   14   |    0   |   123  |
|  Register |    -   |    -   |    -   |  1206  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   30   |   189  |   168  |  65788 |  74946 |
+-----------+--------+--------+--------+--------+--------+
