{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658319325062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658319325071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 15:15:24 2022 " "Processing started: Wed Jul 20 15:15:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658319325071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319325071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counters -c Counters " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counters -c Counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319325071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658319325423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658319325423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryCounter-one " "Found design unit 1: BinaryCounter-one" {  } { { "BinaryCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/BinaryCounter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333330 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryCounter " "Found entity 1: BinaryCounter" {  } { { "BinaryCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/BinaryCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319333330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCounter-one " "Found design unit 1: BCDCounter-one" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/BCDCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333330 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCounter " "Found entity 1: BCDCounter" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/BCDCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319333330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Segment-one " "Found design unit 1: Decoder7Segment-one" {  } { { "Decoder7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/Decoder7Segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Segment " "Found entity 1: Decoder7Segment" {  } { { "Decoder7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/Decoder7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319333346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deccounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deccounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecCounter-one " "Found design unit 1: DecCounter-one" {  } { { "DecCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/DecCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333346 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecCounter " "Found entity 1: DecCounter" {  } { { "DecCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/DecCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319333346 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1658319333346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-one " "Found design unit 1: mux-one" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/mux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333346 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319333346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countbcdbin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countbcdbin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBCDBin-one " "Found design unit 1: countBCDBin-one" {  } { { "countBCDBin.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/countBCDBin.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333346 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBCDBin " "Found entity 1: countBCDBin" {  } { { "countBCDBin.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/countBCDBin.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319333346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319333346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DecCounter " "Elaborating entity \"DecCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658319333377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCounter BCDCounter:Count1 " "Elaborating entity \"BCDCounter\" for hierarchy \"BCDCounter:Count1\"" {  } { { "DecCounter.vhd" "Count1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/DecCounter.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319333408 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr BCDCounter.vhd(17) " "VHDL Process Statement warning at BCDCounter.vhd(17): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/BCDCounter.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658319333408 "|BCDCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Segment Decoder7Segment:Dispx " "Elaborating entity \"Decoder7Segment\" for hierarchy \"Decoder7Segment:Dispx\"" {  } { { "DecCounter.vhd" "Dispx" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/DecCounter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319333424 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "internclk1 " "Found clock multiplexer internclk1" {  } { { "DecCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/DecCounter.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1658319333534 "|DecCounter|internclk1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "internClk0 " "Found clock multiplexer internClk0" {  } { { "DecCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex2 - Register and Counter/Counters - Synthesis - Quartus/DecCounter.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1658319333534 "|DecCounter|internClk0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1658319333534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658319333754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658319334048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319334048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658319334087 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658319334087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658319334087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658319334087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658319334101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 15:15:34 2022 " "Processing ended: Wed Jul 20 15:15:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658319334101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658319334101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658319334101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319334101 ""}
