INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
