static void F_1 ( T_1 V_1 )\r\n{\r\nunsigned long V_2 ;\r\nF_2 ( & V_3 , V_2 ) ;\r\nswitch ( V_1 ) {\r\ncase V_4 :\r\nV_5 |= V_6 ;\r\nV_7 = V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_5 &= ~ V_6 ;\r\nbreak;\r\ncase V_10 :\r\nV_5 |= V_11 ;\r\nV_7 = 0 ;\r\nbreak;\r\ncase V_12 :\r\nV_5 &= ~ V_11 ;\r\nV_7 = 0 ;\r\nbreak;\r\n#ifdef F_3\r\ncase V_13 :\r\nif ( ! ( V_5 & V_11 ) )\r\nV_7 ^= V_8 ;\r\nbreak;\r\n#endif\r\n#ifdef F_4\r\ncase V_14 :\r\nif ( ! ( V_5 & V_11 ) )\r\nV_7 &= ~ V_15 ;\r\nbreak;\r\ncase V_16 :\r\nif ( ! ( V_5 & V_11 ) )\r\nV_7 |= V_15 ;\r\nbreak;\r\n#endif\r\ncase V_17 :\r\nif ( ! ( V_5 & V_11 ) )\r\nV_7 |= V_15 ;\r\nbreak;\r\ncase V_18 :\r\nif ( V_5 & V_11 )\r\nV_7 |= V_8 ;\r\nbreak;\r\ncase V_19 :\r\nif ( V_5 & V_11 )\r\nV_7 &= ~ V_8 ;\r\nbreak;\r\ncase V_20 :\r\nif ( V_5 & V_11 )\r\nV_7 |= V_8 | V_15 ;\r\nbreak;\r\ncase V_21 :\r\nif ( V_5 & V_11 )\r\nV_7 &= ~ ( V_8 | V_15 ) ;\r\nbreak;\r\ncase V_22 :\r\nif ( V_5 & V_11 )\r\nV_7 |= V_15 ;\r\nbreak;\r\ncase V_23 :\r\nif ( V_5 & V_11 )\r\nV_7 &= ~ V_15 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_5 ( & V_3 , V_2 ) ;\r\nif ( V_5 & V_6 ) {\r\nF_2 ( & V_24 , V_2 ) ;\r\nF_6 ( V_15 | V_8 , V_7 ) ;\r\nF_5 ( & V_24 , V_2 ) ;\r\n}\r\n}\r\nstatic int T_2 F_7 ( void )\r\n{\r\nif ( F_8 () )\r\nV_25 = F_1 ;\r\nV_25 ( V_4 ) ;\r\nreturn 0 ;\r\n}
