WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1306029 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1306029 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 7753658 heartbeat IPC: 1.29 cumulative IPC: 0.7755 (Simulation time: 00 hr 01 min 20 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 6447630 cumulative IPC: 0.7755 (Simulation time: 00 hr 01 min 20 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 6447630 cumulative IPC: 0.7755 (Simulation time: 00 hr 01 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/wrf_1228B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7755 instructions: 5000002 cycles: 6447630
CPU 0 Branch Prediction Accuracy: 17.7% MPKI: 26.84 Average ROB Occupancy at Mispredict: 240
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0034
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 26.8
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.001

LLC TOTAL        ACCESS:      83085 HIT:      29810 MISS:      53275
LLC LOAD         ACCESS:      55165 HIT:       4833 MISS:      50332
LLC RFO          ACCESS:       3074 HIT:        193 MISS:       2881
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      24781 HIT:      24775 MISS:          6
LLC TRANSLATION  ACCESS:         65 HIT:          9 MISS:         56
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 425.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1668582 HIT:    1663686 MISS:       4896
cpu0_DTLB LOAD         ACCESS:    1668582 HIT:    1663686 MISS:       4896
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.34 cycles
cpu0_ITLB TOTAL        ACCESS:        260 HIT:        212 MISS:         48
cpu0_ITLB LOAD         ACCESS:        260 HIT:        212 MISS:         48
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 253.1 cycles
cpu0_L1D TOTAL        ACCESS:    2004500 HIT:    1497277 MISS:     507223
cpu0_L1D LOAD         ACCESS:    1752071 HIT:    1284080 MISS:     467991
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251784 HIT:     213154 MISS:      38630
cpu0_L1D TRANSLATION  ACCESS:        645 HIT:         43 MISS:        602
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.08 cycles
cpu0_L1I TOTAL        ACCESS:        340 HIT:         42 MISS:        298
cpu0_L1I LOAD         ACCESS:        340 HIT:         42 MISS:        298
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 300.2 cycles
cpu0_L2C TOTAL        ACCESS:     222634 HIT:     164291 MISS:      58343
cpu0_L2C LOAD         ACCESS:     167445 HIT:     112279 MISS:      55166
cpu0_L2C RFO          ACCESS:      18675 HIT:      15601 MISS:       3074
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      35912 HIT:      35874 MISS:         38
cpu0_L2C TRANSLATION  ACCESS:        602 HIT:        537 MISS:         65
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 409.9 cycles
cpu0_STLB TOTAL        ACCESS:       1278 HIT:        636 MISS:        642
cpu0_STLB LOAD         ACCESS:       1278 HIT:        636 MISS:        642
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 268 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23457
  ROW_BUFFER_MISS:      29810
 AVG DBUS CONGESTED CYCLE: 3.836
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4234
  FULL:      31987
