
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001059                       # Number of seconds simulated
sim_ticks                                  1058581605                       # Number of ticks simulated
final_tick                               400555296003                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195585                       # Simulator instruction rate (inst/s)
host_op_rate                                   253016                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34903                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341336                       # Number of bytes of host memory used
host_seconds                                 30329.10                       # Real time elapsed on the host
sim_insts                                  5931913878                       # Number of instructions simulated
sim_ops                                    7673759492                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        12672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        61952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        25728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        12672                       # Number of bytes read from this memory
system.physmem.bytes_read::total               193664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        86528                       # Number of bytes written to this memory
system.physmem.bytes_written::total             86528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           99                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           83                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          484                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          201                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           99                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1513                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             676                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  676                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3627495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11970735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3264746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11728902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3143829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10036071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1692831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13663566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1813748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19346643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2901996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     58523594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1692831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     24304220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3264746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11970735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               182946689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3627495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3264746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3143829                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1692831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1813748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2901996                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1692831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3264746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21402223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81739565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81739565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81739565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3627495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11970735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3264746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11728902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3143829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10036071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1692831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13663566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1813748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19346643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2901996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     58523594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1692831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     24304220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3264746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11970735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              264686254                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2538566                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210700                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172520                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22147                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86645                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80914                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21258                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1016                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2016783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1179020                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210700                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102172                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61447                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         41450                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124865                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2342190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2097255     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11306      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17846      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23819      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25144      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21277      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11607      0.50%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17659      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116277      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2342190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083000                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464443                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1996355                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        62337                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244316                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          367                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38813                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34389                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1445534                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1246                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38813                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2002356                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12698                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36723                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238671                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12925                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1443926                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1601                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2014882                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6714827                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6714827                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          299648                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40450                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          778                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15490                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1440524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1357803                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          324                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       178256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       433145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2342190                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273513                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1769767     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       234343     10.01%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       118945      5.08%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        89869      3.84%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        71356      3.05%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28944      1.24%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18177      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9555      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1234      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2342190                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            314     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           903     36.69%     49.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1244     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1142155     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20220      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123240      9.08%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72020      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1357803                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534870                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2461                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001812                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5060580                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1619145                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1335453                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1360264                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2821                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24847                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1491                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38813                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           9854                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1182                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1440879                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136298                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72387                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13011                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25175                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337686                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115706                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20116                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187709                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189542                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526946                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1335541                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1335453                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767851                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2070527                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526066                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370848                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       210441                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22203                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2303377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534190                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383519                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1799215     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       249754     10.84%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        94596      4.11%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44631      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37669      1.64%     96.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21894      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        19561      0.85%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8365      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        27692      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2303377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        27692                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3716555                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2920591                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 196376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.538566                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.538566                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393923                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393923                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6018913                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1861614                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338837                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2538566                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          210623                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       172375                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22097                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        86892                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           80909                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21234                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2017171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1178297                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             210623                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       102143                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               244868                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61241                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         41226                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           124837                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2342129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.618272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.966158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2097261     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11336      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17878      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           23842      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           25056      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           21291      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11627      0.50%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17690      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          116148      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2342129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082969                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464159                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1996710                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        62138                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           244243                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          381                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38655                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34456                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1444741                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38655                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2002725                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          12369                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        36876                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           238613                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12887                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1443139                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1561                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2013542                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6711030                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6711030                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1715778                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          297764                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            40466                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       136251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        72314                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          778                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        27357                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1439709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1357424                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          325                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       176780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       430632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2342129                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579568                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266907                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1760423     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       245595     10.49%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       122503      5.23%     90.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        86424      3.69%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        69266      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        29006      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        18175      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9489      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1248      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2342129                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            315     12.79%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           910     36.95%     49.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1238     50.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1141879     84.12%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20230      1.49%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       123190      9.08%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        71957      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1357424                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534721                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2463                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001814                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5059765                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1616854                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1335130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1359887                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2798                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24769                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1403                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38655                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9538                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1170                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1440064                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          638                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       136251                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        72314                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25039                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1337283                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       115656                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20141                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              187597                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          189571                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             71941                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526787                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1335220                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1335130                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           767512                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2069578                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525939                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370854                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1000314                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1230824                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       209245                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22154                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2303474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1791455     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       257464     11.18%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        93789      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        44574      1.94%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        42447      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        22077      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        16454      0.71%     98.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8549      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        26665      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2303474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1000314                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1230824                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                182393                       # Number of memory references committed
system.switch_cpus1.commit.loads               111482                       # Number of loads committed
system.switch_cpus1.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            177449                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1108961                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25338                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        26665                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3716865                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2918801                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 196437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1000314                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1230824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1000314                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.537769                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.537769                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394047                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394047                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6017225                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1860925                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1338072                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2538566                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          230439                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       191992                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22712                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        89358                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           81583                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24340                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1045                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1994157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1264166                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             230439                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       105923                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               262398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          64523                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         60332                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           125563                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2358483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.659272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.039556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2096085     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           15808      0.67%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20040      0.85%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           32157      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           12991      0.55%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           17180      0.73%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           19843      0.84%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9431      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          134948      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2358483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090775                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497984                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1982248                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        73632                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           261057                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          159                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41381                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34783                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1544244                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1274                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41381                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1984834                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           6305                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        61133                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           258590                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6234                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1533900                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           853                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4243                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2143862                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7128041                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7128041                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1755614                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          388236                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          192                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22916                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       145357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          842                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16756                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1496486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          369                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1422566                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2021                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       205691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       436074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2358483                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.603170                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.326054                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1757474     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       273004     11.58%     86.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       112073      4.75%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        63232      2.68%     93.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        84634      3.59%     97.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        26964      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        26438      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        13576      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1088      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2358483                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10071     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1396     10.95%     89.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1281     10.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1198764     84.27%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19233      1.35%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       130817      9.20%     94.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73578      5.17%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1422566                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560382                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              12748                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008961                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5218384                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1702566                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1383249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1435314                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1090                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31251                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1420                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41381                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4699                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          618                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1496856                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          989                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       145357                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73909                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          193                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25916                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1396193                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       127994                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        26373                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              201541                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          196845                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73547                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549993                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1383282                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1383249                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           828923                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2228534                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544894                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371959                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1021203                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1258259                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       238600                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22698                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2317102                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543031                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.362448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1784012     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       270736     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97807      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        48718      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44443      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        18870      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        18782      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8931      0.39%     98.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24803      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2317102                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1021203                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1258259                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                186595                       # Number of memory references committed
system.switch_cpus2.commit.loads               114106                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182352                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1132845                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25964                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24803                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3789145                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3035105                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 180083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1021203                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1258259                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1021203                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.485858                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.485858                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.402276                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.402276                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6279117                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1935493                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1426115                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2538566                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          208077                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       170422                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22026                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84375                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           79155                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21095                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          965                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1988712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1188154                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             208077                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       100250                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               259820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63350                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         53058                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           124010                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2342565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.621028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.978069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2082745     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27599      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           32063      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17583      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20038      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11465      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7669      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20390      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          123013      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2342565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081966                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.468041                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1972534                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        69824                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           257550                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2033                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40619                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33807                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1450233                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1980                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40619                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1976015                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14482                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46388                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           256142                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8914                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1448393                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1810                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2015494                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6743397                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6743397                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1689412                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          326050                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          378                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26137                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       139148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74589                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1787                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16337                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1444577                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1356223                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1973                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       199221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       464781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2342565                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578948                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270426                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1772655     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       228171      9.74%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       123409      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        85341      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74759      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        38229      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9450      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6078      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4473      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2342565                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            335     10.75%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1441     46.23%     56.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1341     43.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1135525     83.73%     83.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21199      1.56%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       125455      9.25%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73879      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1356223                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534248                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3117                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002298                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5060101                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1644212                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1331311                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1359340                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3326                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27385                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2291                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40619                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10507                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1039                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1444955                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       139148                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74589                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24906                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1334198                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       117210                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22025                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              191047                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          185889                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73837                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525572                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1331392                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1331311                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           792259                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2077609                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524434                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381332                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       991898                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1216757                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       228181                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21996                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2301946                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528578                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.347028                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1804761     78.40%     78.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       230644     10.02%     88.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96971      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        57453      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        40159      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26053      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13767      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10795      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        21343      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2301946                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       991898                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1216757                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                184055                       # Number of memory references committed
system.switch_cpus3.commit.loads               111761                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            174126                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1096963                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24744                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        21343                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3725541                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2930524                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 196001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             991898                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1216757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       991898                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.559301                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.559301                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.390732                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.390732                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6016501                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1850922                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1351255                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2538566                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          195651                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       173824                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        16999                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       128105                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          123020                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           11843                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          561                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2039161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1108702                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             195651                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       134863                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               246248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          55276                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         31054                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           124477                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        16555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2354652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.530823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.783454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2108404     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           36801      1.56%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19139      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           36033      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11896      0.51%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           33386      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5367      0.23%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8999      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           94627      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2354652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077071                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.436743                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1960880                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       110035                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           245632                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          261                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37843                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19244                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1245813                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37843                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1969534                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          72936                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        13459                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           239093                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        21786                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1243168                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           920                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        20080                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1637234                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5639345                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5639345                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1302994                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          334227                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            38137                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       218841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        36668                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          213                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8312                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1234865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1147602                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       236755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       499104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2354652                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.487376                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.102243                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1848699     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       168497      7.16%     85.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       159190      6.76%     92.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        98525      4.18%     96.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        50587      2.15%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        13072      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        15430      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          354      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          298      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2354652                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2079     58.46%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           815     22.92%     81.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          662     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       903708     78.75%     78.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9219      0.80%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       198325     17.28%     96.84% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        36267      3.16%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1147602                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.452067                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3556                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003099                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4654507                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1471792                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1116717                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1151158                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          920                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        46459                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1096                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37843                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          34176                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2822                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1235030                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           72                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       218841                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        36668                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        17980                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1131138                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       195032                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        16464                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              231296                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          171515                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             36264                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.445581                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1117107                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1116717                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           675550                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1489801                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439901                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.453450                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       881745                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       995766                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       239320                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        16736                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2316809                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.429801                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297834                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1944511     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       147210      6.35%     90.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        94068      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        29110      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        48698      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         9752      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6299      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5544      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31617      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2316809                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       881745                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        995766                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                207952                       # Number of memory references committed
system.switch_cpus4.commit.loads               172380                       # Number of loads committed
system.switch_cpus4.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            152873                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           870602                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31617                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3520278                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2508050                       # The number of ROB writes
system.switch_cpus4.timesIdled                  44630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 183914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             881745                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               995766                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       881745                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.879025                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.879025                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.347340                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.347340                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5247141                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1461571                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1311736                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2538566                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          199609                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       162763                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21229                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        80374                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           75816                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19887                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          944                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1931301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1178764                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             199609                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        95703                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               241620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          67027                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         59824                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           120804                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2277780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.629043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.996639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2036160     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12656      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20143      0.88%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           30492      1.34%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12788      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15046      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15402      0.68%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11134      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          123959      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2277780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078631                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.464342                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1907057                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        84791                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           239916                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1367                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44644                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32365                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1428599                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44644                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1911958                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          38229                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        31389                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           236483                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15072                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1425765                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          742                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2748                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7630                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1191                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1949950                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6644750                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6644750                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1599572                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          350371                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            43571                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       144738                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        79420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4044                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16112                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1421142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1324491                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2045                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       224243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       514334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2277780                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581483                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.266532                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1714101     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       228132     10.02%     85.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       126386      5.55%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        83111      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        76099      3.34%     97.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23375      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16919      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5787      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3870      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2277780                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            394     11.91%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1405     42.49%     54.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1508     45.60%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1090570     82.34%     82.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24367      1.84%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          146      0.01%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       131586      9.93%     94.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        77822      5.88%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1324491                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.521748                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3307                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002497                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4932114                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1645775                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1299283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1327798                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6162                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31163                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5089                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1013                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44644                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          27269                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1760                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1421464                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           35                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       144738                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        79420                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          169                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11297                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24527                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1304354                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       124354                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20137                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              202014                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          177108                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             77660                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513815                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1299413                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1299283                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           769149                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1951248                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.511818                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394183                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       958922                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1169564                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       252955                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21596                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2233136                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.523732                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.373310                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1758976     78.77%     78.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       225761     10.11%     88.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        93706      4.20%     93.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48201      2.16%     95.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        35644      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20584      0.92%     97.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12645      0.57%     98.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10530      0.47%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27089      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2233136                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       958922                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1169564                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                187906                       # Number of memory references committed
system.switch_cpus5.commit.loads               113575                       # Number of loads committed
system.switch_cpus5.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            162556                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1057265                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22821                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27089                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3628553                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2889695                       # The number of ROB writes
system.switch_cpus5.timesIdled                  34784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 260786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             958922                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1169564                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       958922                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.647312                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.647312                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.377742                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.377742                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5920175                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1775153                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1353536                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           296                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2538566                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          199910                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       179959                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12174                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        75516                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           69618                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10846                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          532                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2097744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1256216                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             199910                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        80464                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          38403                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         40628                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           121999                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12062                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2412088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.611958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.946449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2164331     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8679      0.36%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18258      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7202      0.30%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           40633      1.68%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           36197      1.50%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6877      0.29%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           14771      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          115140      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2412088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078749                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.494853                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2086652                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        52149                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246739                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          761                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         25781                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17783                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1473047                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         25781                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2089317                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          34083                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        11045                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           244880                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6976                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1471089                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2603                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1735416                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6924387                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6924387                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1506271                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          229140                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            19948                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       343600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       172591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1618                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8452                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1465845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          174                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1399398                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          900                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       131495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       321011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2412088                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580160                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.377798                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1915427     79.41%     79.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       147968      6.13%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       122430      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        52911      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        67162      2.78%     95.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        64599      2.68%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        36768      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2998      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1825      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2412088                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3583     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         27364     86.15%     97.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          815      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       882169     63.04%     63.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12236      0.87%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.92% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       332848     23.79%     87.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       172061     12.30%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1399398                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.551255                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              31762                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022697                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5243546                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1597561                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1385847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1431160                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2474                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        16411                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1474                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         25781                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          30558                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1691                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1466019                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       343600                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       172591                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           90                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6309                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7610                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        13919                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1388398                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       331602                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11000                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              503633                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          181713                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            172031                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.546922                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1385963                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1385847                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           749716                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1482812                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.545917                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.505604                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1117146                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1312914                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       153211                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12232                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2386307                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.550187                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.373420                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1910031     80.04%     80.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       173972      7.29%     87.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        81576      3.42%     90.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        80441      3.37%     94.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        21869      0.92%     95.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        93590      3.92%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7225      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5133      0.22%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12470      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2386307                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1117146                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1312914                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                498303                       # Number of memory references committed
system.switch_cpus6.commit.loads               327186                       # Number of loads committed
system.switch_cpus6.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            173402                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1167541                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        12749                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12470                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3839962                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2958053                       # The number of ROB writes
system.switch_cpus6.timesIdled                  47242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 126478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1117146                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1312914                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1117146                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.272367                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.272367                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.440070                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.440070                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6855289                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1614659                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1744696                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2538566                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          210647                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       172461                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22067                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86506                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80729                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21264                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1003                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2016221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1177814                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             210647                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       101993                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               244777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61135                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         41505                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124771                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2341293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.618268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2096516     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11402      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17768      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           23867      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25188      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21260      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11352      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           17676      0.75%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          116264      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2341293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082979                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463968                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1996014                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        62170                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           244147                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          379                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38581                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34386                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1444213                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38581                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2001921                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12639                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        36830                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           238621                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12697                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1442590                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1599                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5626                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2013580                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6708563                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6708563                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1716127                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          297447                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            39886                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       136311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          784                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        27339                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1439280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1357413                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          319                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       176445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       429488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2341293                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579771                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266835                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1759573     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       245404     10.48%     85.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122615      5.24%     90.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        86695      3.70%     94.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        69235      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28847      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18183      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9507      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1234      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2341293                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            313     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           914     37.08%     49.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1238     50.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1141792     84.12%     84.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20203      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       123303      9.08%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        71947      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1357413                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534716                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2465                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001816                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5058903                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1616088                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1334749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1359878                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2694                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24805                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1390                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38581                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9819                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1196                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1439635                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       136311                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72315                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24999                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1336960                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       115686                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20453                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              187616                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          189620                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             71930                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526660                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1334841                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1334749                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           767922                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2069843                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525789                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371005                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1000514                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1231079                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       208561                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22123                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2302712                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534621                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.370269                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1790504     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       257532     11.18%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        93876      4.08%     93.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44602      1.94%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        42411      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22106      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16524      0.72%     98.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8585      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26572      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2302712                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1000514                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1231079                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                182431                       # Number of memory references committed
system.switch_cpus7.commit.loads               111506                       # Number of loads committed
system.switch_cpus7.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            177490                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1109191                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25345                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26572                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3715767                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2917869                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 197273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1000514                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1231079                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1000514                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.537262                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.537262                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.394126                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.394126                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6015428                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1861200                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1337545                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           340                       # number of misc regfile writes
system.l2.replacements                           1515                       # number of replacements
system.l2.tagsinuse                      32755.793002                       # Cycle average of tags in use
system.l2.total_refs                           993266                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34269                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.984388                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1556.130955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.680502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     51.394914                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     21.793786                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     51.044022                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.796267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     41.137057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.773631                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     47.957585                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.998893                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     73.568987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     17.533719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    215.412690                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.312095                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     90.106194                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     21.789207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     51.239394                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2969.503534                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2979.082017                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2359.008602                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3684.537976                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4598.726839                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           5848.769745                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           5016.568626                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2982.925767                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.047489                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001568                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001558                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001464                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.006574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002750                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001564                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.090622                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.090914                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.071991                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.112443                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.140342                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.178490                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.153094                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.091032                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999627                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          302                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          301                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          307                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          639                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          549                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          299                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3139                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1418                       # number of Writeback hits
system.l2.Writeback_hits::total                  1418                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          305                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          642                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          549                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          302                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3154                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          305                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          304                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          310                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          380                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          353                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          642                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          549                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          302                       # number of overall hits
system.l2.overall_hits::total                    3154                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           99                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           97                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           83                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          160                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          422                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          201                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           99                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1451                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  62                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           99                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           97                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           83                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          160                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          484                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          201                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           99                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1513                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           99                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           97                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           83                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          113                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          160                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          484                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          201                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           99                       # number of overall misses
system.l2.overall_misses::total                  1513                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4733338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     14877046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4097138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     14728210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3964486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     12455754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2058901                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16729767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2260326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     24150203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3585014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     63769777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2130140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     30677457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4144460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     15009248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       219371265                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      9270917                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9270917                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4733338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     14877046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4097138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     14728210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3964486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     12455754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2058901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16729767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2260326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     24150203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3585014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     73040694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2130140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     30677457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4144460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     15009248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        228642182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4733338                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     14877046                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4097138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     14728210                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3964486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     12455754                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2058901                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16729767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2260326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     24150203                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3585014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     73040694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2130140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     30677457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4144460                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     15009248                       # number of overall miss cycles
system.l2.overall_miss_latency::total       228642182                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          750                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4590                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1418                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1418                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                77                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          513                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1126                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          750                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4667                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          513                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1126                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          750                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4667                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.246883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.243719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.212821                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.229209                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.311891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.397738                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.268000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.248744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.316122                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.953846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805195                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.245050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.241895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.211196                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.229209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.311891                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.429840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.268000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.246883                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.324191                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.245050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.241895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.211196                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.229209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.311891                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.429840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.268000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.246883                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.324191                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157777.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150273.191919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151745.851852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151837.216495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152480.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150069.325301                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 147064.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 148051.035398                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150688.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150938.768750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149375.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151113.215640                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152152.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152624.164179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153498.518519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151608.565657                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151186.261199                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 149530.919355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149530.919355                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157777.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150273.191919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151745.851852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151837.216495                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152480.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150069.325301                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 147064.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 148051.035398                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150688.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150938.768750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149375.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150910.524793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152152.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152624.164179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153498.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151608.565657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151118.428288                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157777.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150273.191919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151745.851852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151837.216495                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152480.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150069.325301                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 147064.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 148051.035398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150688.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150938.768750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149375.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150910.524793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152152.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152624.164179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153498.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151608.565657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151118.428288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  676                       # number of writebacks
system.l2.writebacks::total                       676                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           97                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          201                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1451                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             62                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1513                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1513                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2989057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9111536                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2523838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      9084236                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2451006                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      7620921                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1242801                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10147848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1386600                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     14823818                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2186666                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     39191309                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1313434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     18963225                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2574988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      9247215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    134858498                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      5654821                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5654821                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2989057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      9111536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2523838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      9084236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2451006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      7620921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1242801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10147848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1386600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     14823818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2186666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     44846130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1313434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     18963225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2574988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      9247215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140513319                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2989057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      9111536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2523838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      9084236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2451006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      7620921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1242801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10147848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1386600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     14823818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2186666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     44846130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1313434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     18963225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2574988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      9247215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    140513319                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246883                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.229209                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.311891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.397738                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.268000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.248744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.316122                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.953846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805195                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.245050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.241895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.211196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.229209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.311891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.429840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.268000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.246883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.324191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.245050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.241895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.211196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.229209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.311891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.429840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.268000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.246883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.324191                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99635.233333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92035.717172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93475.481481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93651.917526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94269.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91818.325301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 88771.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89803.964602                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        92440                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92648.862500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91111.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92870.400474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93816.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94344.402985                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95369.925926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93406.212121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92941.762922                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 91206.790323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91206.790323                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99635.233333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92035.717172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93475.481481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93651.917526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94269.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91818.325301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 88771.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 89803.964602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        92440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92648.862500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91111.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92657.293388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93816.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94344.402985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95369.925926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93406.212121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92870.666887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99635.233333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92035.717172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93475.481481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93651.917526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94269.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91818.325301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 88771.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 89803.964602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        92440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92648.862500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91111.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92657.293388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93816.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94344.402985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95369.925926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93406.212121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92870.666887                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               499.937807                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132792                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479551.857988                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.937807                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.039964                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.801182                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124828                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124828                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124828                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124828                       # number of overall hits
system.cpu0.icache.overall_hits::total         124828                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.cpu0.icache.overall_misses::total           37                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6641160                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6641160                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6641160                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6641160                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6641160                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6641160                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124865                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124865                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124865                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124865                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000296                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000296                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000296                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000296                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000296                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000296                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 179490.810811                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 179490.810811                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 179490.810811                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 179490.810811                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 179490.810811                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 179490.810811                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           32                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5797603                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5797603                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5797603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5797603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5797603                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5797603                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181175.093750                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 181175.093750                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 181175.093750                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 181175.093750                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 181175.093750                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 181175.093750                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   404                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322587                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              171700.889394                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.616808                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.383192                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.561003                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.438997                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84873                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70556                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155429                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155429                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155429                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155429                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1256                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1256                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           14                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1270                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1270                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1270                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1270                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    135365113                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    135365113                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1208212                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1208212                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    136573325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    136573325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    136573325                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    136573325                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156699                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156699                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156699                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156699                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014583                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014583                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008105                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008105                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008105                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008105                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107774.771497                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107774.771497                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86300.857143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86300.857143                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107538.051181                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107538.051181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107538.051181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107538.051181                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu0.dcache.writebacks::total               94                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          855                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          855                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           11                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          866                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          866                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          866                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          866                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          404                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     36407260                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     36407260                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       204681                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       204681                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     36611941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     36611941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     36611941                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     36611941                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002578                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002578                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90791.172070                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90791.172070                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        68227                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        68227                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90623.616337                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90623.616337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90623.616337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90623.616337                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               498.051690                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750132763                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1488358.656746                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    23.051690                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.036942                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.798160                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124799                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124799                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124799                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124799                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124799                       # number of overall hits
system.cpu1.icache.overall_hits::total         124799                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.cpu1.icache.overall_misses::total           38                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6123141                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6123141                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6123141                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6123141                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6123141                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6123141                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124837                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124837                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124837                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000304                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000304                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161135.289474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161135.289474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161135.289474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161135.289474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161135.289474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161135.289474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4839550                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4839550                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4839550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4839550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4839550                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4839550                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166881.034483                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166881.034483                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166881.034483                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166881.034483                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166881.034483                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166881.034483                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   401                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               113322568                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              172484.882801                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   143.304020                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   112.695980                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.559781                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.440219                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        84843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          84843                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70567                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70567                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          171                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       155410                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          155410                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       155410                       # number of overall hits
system.cpu1.dcache.overall_hits::total         155410                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           18                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1265                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1265                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1265                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1265                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    134997956                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    134997956                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1352245                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1352245                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    136350201                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    136350201                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    136350201                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    136350201                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        86090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        86090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        70585                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        70585                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       156675                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       156675                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       156675                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       156675                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014485                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000255                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008074                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008074                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008074                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008074                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108258.184443                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108258.184443                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 75124.722222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75124.722222                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107786.720158                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107786.720158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107786.720158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107786.720158                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu1.dcache.writebacks::total               94                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          849                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          849                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          864                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          864                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          864                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          864                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          398                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          401                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     35945583                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     35945583                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     36137883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     36137883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     36137883                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     36137883                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002559                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002559                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002559                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002559                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90315.535176                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90315.535176                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90119.408978                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90119.408978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90119.408978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90119.408978                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.039016                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753574866                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1560196.409938                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.039016                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019293                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748460                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       125525                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125525                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       125525                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125525                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       125525                       # number of overall hits
system.cpu2.icache.overall_hits::total         125525                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5888278                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5888278                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5888278                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5888278                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5888278                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5888278                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       125563                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       125563                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       125563                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       125563                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       125563                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       125563                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000303                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000303                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154954.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154954.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154954.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154954.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154954.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154954.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4418640                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4418640                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4418640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4418640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4418640                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4418640                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157808.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157808.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157808.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157808.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157808.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157808.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   393                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               109420357                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   649                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              168598.392912                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   141.491800                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   114.508200                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.552702                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.447298                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        98146                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          98146                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72118                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72118                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          183                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       170264                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          170264                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       170264                       # number of overall hits
system.cpu2.dcache.overall_hits::total         170264                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          998                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          998                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1010                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1010                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1010                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1010                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     96170140                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     96170140                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1057474                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1057474                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     97227614                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     97227614                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     97227614                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     97227614                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        99144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        99144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72130                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72130                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       171274                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       171274                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       171274                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       171274                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010066                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010066                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000166                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000166                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005897                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005897                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005897                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005897                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96362.865731                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96362.865731                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 88122.833333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88122.833333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96264.964356                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96264.964356                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96264.964356                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96264.964356                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu2.dcache.writebacks::total               96                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          608                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          608                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          617                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          617                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          617                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          617                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          390                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          393                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          393                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     33465156                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     33465156                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208479                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208479                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     33673635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     33673635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     33673635                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     33673635                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003934                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003934                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002295                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002295                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002295                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002295                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85808.092308                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85808.092308                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        69493                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        69493                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85683.549618                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85683.549618                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85683.549618                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85683.549618                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.772847                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750707721                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513523.631048                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.772847                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022072                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794508                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       123991                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         123991                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       123991                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          123991                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       123991                       # number of overall hits
system.cpu3.icache.overall_hits::total         123991                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2735390                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2735390                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2735390                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2735390                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2735390                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2735390                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       124010                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       124010                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       124010                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       124010                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       124010                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       124010                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 143967.894737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 143967.894737                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 143967.894737                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 143967.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 143967.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 143967.894737                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2189347                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2189347                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2189347                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2189347                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2189347                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2189347                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156381.928571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156381.928571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156381.928571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156381.928571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156381.928571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156381.928571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   493                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118290247                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              157930.903872                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.765519                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.234481                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.627990                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.372010                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        85982                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          85982                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        71871                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         71871                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          168                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157853                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157853                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157853                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157853                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1690                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           68                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1758                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1758                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    186272649                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    186272649                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6185537                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6185537                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    192458186                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    192458186                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    192458186                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    192458186                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        71939                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71939                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       159611                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       159611                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       159611                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       159611                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019276                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019276                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000945                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000945                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011014                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011014                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011014                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011014                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110220.502367                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110220.502367                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 90963.779412                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90963.779412                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109475.646189                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109475.646189                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109475.646189                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109475.646189                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          211                       # number of writebacks
system.cpu3.dcache.writebacks::total              211                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1197                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1265                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          493                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          493                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     42945552                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     42945552                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     42945552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     42945552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     42945552                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     42945552                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005623                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005623                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003089                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003089                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003089                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003089                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87110.653144                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87110.653144                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87110.653144                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87110.653144                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87110.653144                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87110.653144                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               539.998068                       # Cycle average of tags in use
system.cpu4.icache.total_refs               647141532                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1196195.068392                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.998068                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022433                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.865382                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       124460                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         124460                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       124460                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          124460                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       124460                       # number of overall hits
system.cpu4.icache.overall_hits::total         124460                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           17                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           17                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           17                       # number of overall misses
system.cpu4.icache.overall_misses::total           17                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2725984                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2725984                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2725984                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2725984                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2725984                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2725984                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       124477                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       124477                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       124477                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       124477                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       124477                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       124477                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000137                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000137                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       160352                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       160352                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       160352                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       160352                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       160352                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       160352                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            2                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            2                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            2                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2385480                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2385480                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2385480                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2385480                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2385480                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2385480                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       159032                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       159032                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       159032                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       159032                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       159032                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       159032                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   513                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               151389786                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   769                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              196865.781534                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   131.955165                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   124.044835                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.515450                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.484550                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       177591                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         177591                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        35407                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           83                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           82                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       212998                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          212998                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       212998                       # number of overall hits
system.cpu4.dcache.overall_hits::total         212998                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1782                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1782                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1782                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1782                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1782                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1782                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    182198294                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    182198294                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    182198294                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    182198294                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    182198294                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    182198294                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       179373                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       179373                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       214780                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       214780                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       214780                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       214780                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009935                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009935                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008297                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008297                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008297                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008297                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 102243.711560                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102243.711560                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 102243.711560                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102243.711560                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 102243.711560                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102243.711560                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu4.dcache.writebacks::total               75                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1269                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1269                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1269                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1269                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1269                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1269                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          513                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          513                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          513                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     49132907                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     49132907                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     49132907                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     49132907                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     49132907                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     49132907                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002860                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002388                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002388                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002388                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002388                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95775.647173                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95775.647173                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95775.647173                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95775.647173                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95775.647173                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95775.647173                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               507.990449                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753891912                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1463867.790291                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    17.990449                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.028831                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.814087                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       120775                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         120775                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       120775                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          120775                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       120775                       # number of overall hits
system.cpu5.icache.overall_hits::total         120775                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           29                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           29                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           29                       # number of overall misses
system.cpu5.icache.overall_misses::total           29                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4498520                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4498520                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4498520                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4498520                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4498520                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4498520                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       120804                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       120804                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       120804                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       120804                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       120804                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       120804                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000240                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000240                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000240                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000240                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000240                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 155121.379310                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 155121.379310                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 155121.379310                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 155121.379310                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 155121.379310                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 155121.379310                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            4                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            4                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      3877299                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      3877299                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      3877299                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      3877299                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      3877299                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      3877299                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155091.960000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155091.960000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155091.960000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155091.960000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155091.960000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155091.960000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1126                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125626831                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1382                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              90902.193198                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   189.927764                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    66.072236                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.741905                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.258095                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        91509                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          91509                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        73443                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         73443                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          153                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          153                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          148                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       164952                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          164952                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       164952                       # number of overall hits
system.cpu5.dcache.overall_hits::total         164952                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2483                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          487                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2970                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2970                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2970                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2970                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    299970027                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    299970027                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     84114512                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     84114512                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    384084539                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    384084539                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    384084539                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    384084539                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        93992                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        93992                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        73930                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        73930                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       167922                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       167922                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       167922                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       167922                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026417                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026417                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006587                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006587                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017687                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017687                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017687                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017687                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 120809.515505                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 120809.515505                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 172719.737166                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 172719.737166                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 129321.393603                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 129321.393603                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 129321.393603                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 129321.393603                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          573                       # number of writebacks
system.cpu5.dcache.writebacks::total              573                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1422                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1422                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          422                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          422                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1844                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1844                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1844                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1844                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1061                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1061                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           65                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1126                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1126                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1126                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1126                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    110761201                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    110761201                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9994140                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9994140                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    120755341                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    120755341                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    120755341                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    120755341                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011288                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011288                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000879                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000879                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006705                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006705                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006705                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006705                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104393.214892                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 104393.214892                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data       153756                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total       153756                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 107242.753996                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 107242.753996                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 107242.753996                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 107242.753996                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               556.311310                       # Cycle average of tags in use
system.cpu6.icache.total_refs               769306699                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1381161.039497                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.311310                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.021332                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.891525                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       121982                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         121982                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       121982                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          121982                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       121982                       # number of overall hits
system.cpu6.icache.overall_hits::total         121982                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           17                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           17                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           17                       # number of overall misses
system.cpu6.icache.overall_misses::total           17                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2753375                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2753375                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2753375                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2753375                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2753375                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2753375                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       121999                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       121999                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       121999                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       121999                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       121999                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       121999                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000139                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000139                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 161963.235294                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 161963.235294                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 161963.235294                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 161963.235294                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 161963.235294                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 161963.235294                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2260540                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2260540                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2260540                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2260540                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2260540                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2260540                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161467.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161467.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161467.142857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161467.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161467.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161467.142857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   750                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               289563566                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1006                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              287836.546720                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   101.065766                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   154.934234                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.394788                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.605212                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       313165                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         313165                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       170949                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        170949                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           85                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           84                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       484114                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          484114                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       484114                       # number of overall hits
system.cpu6.dcache.overall_hits::total         484114                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2613                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2613                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2613                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2613                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2613                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2613                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    270622051                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    270622051                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    270622051                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    270622051                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    270622051                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    270622051                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       315778                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       315778                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       170949                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       170949                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       486727                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       486727                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       486727                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       486727                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008275                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008275                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005369                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005369                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005369                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005369                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 103567.566399                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 103567.566399                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 103567.566399                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 103567.566399                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 103567.566399                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 103567.566399                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          183                       # number of writebacks
system.cpu6.dcache.writebacks::total              183                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1863                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1863                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1863                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1863                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1863                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1863                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          750                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          750                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          750                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          750                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          750                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          750                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     70616302                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     70616302                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     70616302                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     70616302                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     70616302                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     70616302                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001541                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001541                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001541                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001541                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94155.069333                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94155.069333                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94155.069333                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94155.069333                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94155.069333                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94155.069333                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               498.046353                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750132698                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1488358.527778                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.046353                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.036933                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.798151                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124734                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124734                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124734                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124734                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124734                       # number of overall hits
system.cpu7.icache.overall_hits::total         124734                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.cpu7.icache.overall_misses::total           37                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5858425                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5858425                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5858425                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5858425                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5858425                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5858425                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124771                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124771                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124771                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124771                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124771                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124771                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000297                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000297                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000297                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000297                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000297                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000297                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 158335.810811                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 158335.810811                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 158335.810811                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 158335.810811                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 158335.810811                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 158335.810811                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4937081                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4937081                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4937081                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4937081                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4937081                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4937081                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 170244.172414                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 170244.172414                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 170244.172414                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 170244.172414                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 170244.172414                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 170244.172414                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   401                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113322710                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172485.098935                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   143.301281                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   112.698719                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.559771                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.440229                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        84969                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          84969                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        70583                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         70583                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          171                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          170                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       155552                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          155552                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       155552                       # number of overall hits
system.cpu7.dcache.overall_hits::total         155552                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1248                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1248                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1264                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1264                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1264                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1264                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    135862885                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    135862885                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1279246                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1279246                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    137142131                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    137142131                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    137142131                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    137142131                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        86217                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        86217                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        70599                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        70599                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       156816                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       156816                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       156816                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       156816                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014475                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014475                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000227                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008060                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008060                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008060                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008060                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108864.491186                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108864.491186                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79952.875000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79952.875000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108498.521361                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108498.521361                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108498.521361                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108498.521361                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           92                       # number of writebacks
system.cpu7.dcache.writebacks::total               92                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          850                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          850                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          863                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          863                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          863                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          863                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          398                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          401                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          401                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     36324230                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     36324230                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       196936                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       196936                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     36521166                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     36521166                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     36521166                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     36521166                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002557                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002557                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91266.909548                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91266.909548                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65645.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65645.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91075.226933                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91075.226933                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91075.226933                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91075.226933                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
