 
****************************************
Report : area
Design : TOP
Version: O-2018.06-SP4
Date   : Mon Oct  3 17:19:28 2022
****************************************

Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)

Number of ports:                           44
Number of nets:                           101
Number of cells:                           56
Number of combinational cells:             47
Number of sequential cells:                 8
Number of macros/black boxes:               0
Number of buf/inv:                          8
Number of references:                       1

Combinational area:                124.784703
Buf/Inv area:                       10.928192
Noncombinational area:              56.928257
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   181.712960
Total area:                 undefined

Core Area:                       321
Aspect Ratio:                 1.0522
Utilization Ratio:            0.5652


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 181.7
  Total fixed cell area: 0.0
  Total physical cell area: 181.7
 Core area: 0.000, 0.000, 17.480, 18.392
1
