{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431125018802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431125018806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 19:43:38 2015 " "Processing started: Fri May  8 19:43:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431125018806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431125018806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Apollo_8 -c Apollo_8 " "Command: quartus_sta Apollo_8 -c Apollo_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431125018807 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1431125018851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1431125020028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1431125020073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1431125020073 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431125022228 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1431125022228 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431125022301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1431125022304 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431125022305 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125023083 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1431125023242 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431125023242 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431125023243 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431125023267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1431125023270 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431125023270 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125023729 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431125023751 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431125023751 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431125023751 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431125023751 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431125023754 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431125023754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1431125023778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023779 ""}  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1431125023779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1431125023781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023782 ""}  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1431125023782 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1431125023784 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125023956 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431125023956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024314 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431125024314 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125024442 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431125024442 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1431125024446 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1431125024469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.996 " "Worst-case setup slack is 1.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.996               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.268               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.569               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    3.569               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.986               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    3.986               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.587               0.000 clk_clk  " "    4.587               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.784               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.784               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.771               0.000 altera_reserved_tck  " "    8.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125024671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.248               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.356               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk_clk  " "    0.377               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.391               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.552               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 altera_reserved_tck  " "    0.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.690               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.690               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125024716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.505 " "Worst-case recovery slack is 4.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.505               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.505               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.293               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.293               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.271               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.271               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.085               0.000 altera_reserved_tck  " "   13.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.584               0.000 clk_clk  " "   14.584               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.371               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   19.371               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125024739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.876 " "Worst-case removal slack is 0.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.876               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.192               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205               0.000 clk_clk  " "    1.205               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.358               0.000 altera_reserved_tck  " "    1.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.390               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.405               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125024762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.807 " "Worst-case minimum pulse width slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.807               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.819               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.822               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.832               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.874               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.723               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.723               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.310               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.310               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.385               0.000 clk_clk  " "    8.385               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.666               0.000 altera_reserved_tck  " "   15.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.886               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.886               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125024781 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.666 ns " "Worst Case Available Settling Time: 23.666 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125024965 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431125025054 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125025807 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.996 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.996" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027206 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.248 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.248" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027276 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.293 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.876 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.876" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027370 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125027370 ""}
{ "Info" "0" "" "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125027425 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431125027425 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.876  0.874" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.876  0.874" 0 0 "Quartus II" 0 0 1431125027425 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  5.296     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  5.296     --" 0 0 "Quartus II" 0 0 1431125027425 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.996  0.248" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.996  0.248" 0 0 "Quartus II" 0 0 1431125027425 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.293  0.876" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.293  0.876" 0 0 "Quartus II" 0 0 1431125027425 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.44  0.572" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.44  0.572" 0 0 "Quartus II" 0 0 1431125027426 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" 0 0 "Quartus II" 0 0 1431125027426 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "Quartus II" 0 0 1431125027426 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.323  0.326" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.323  0.326" 0 0 "Quartus II" 0 0 1431125027426 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431125027648 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125028147 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029037 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029037 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029091 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029091 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029144 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029196 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125029196 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125029260 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431125029261 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" 0 0 "Quartus II" 0 0 1431125029261 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" 0 0 "Quartus II" 0 0 1431125029261 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" 0 0 "Quartus II" 0 0 1431125029261 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" 0 0 "Quartus II" 0 0 1431125029261 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" 0 0 "Quartus II" 0 0 1431125029261 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.722  0.722" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.722  0.722" 0 0 "Quartus II" 0 0 1431125029261 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "Quartus II" 0 0 1431125029261 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" 0 0 "Quartus II" 0 0 1431125029262 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1431125029453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1431125029521 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1431125029521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1431125049118 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125049840 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431125049840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050120 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431125050120 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125050218 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431125050218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.906 " "Worst-case setup slack is 1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.906               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.906               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.241               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.241               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.707               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    3.707               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.202               0.000 clk_clk  " "    4.202               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.222               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    4.222               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.171               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.171               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.152               0.000 altera_reserved_tck  " "    9.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125050416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.297               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk_clk  " "    0.306               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.387               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.388               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.591               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 altera_reserved_tck  " "    0.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.544               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.544               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125050497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.703 " "Worst-case recovery slack is 4.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.703               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.573               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.573               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.500               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.398               0.000 altera_reserved_tck  " "   13.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.826               0.000 clk_clk  " "   14.826               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.559               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   19.559               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125050556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.825 " "Worst-case removal slack is 0.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.825               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.119               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 clk_clk  " "    1.147               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.271               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.272               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.272               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 altera_reserved_tck  " "    1.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125050616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.803 " "Worst-case minimum pulse width slack is 0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.803               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.816               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.833               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.836               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.685               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.685               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.356               0.000 clk_clk  " "    8.356               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.617               0.000 altera_reserved_tck  " "   15.617               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.892               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.892               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125050672 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.988 ns " "Worst Case Available Settling Time: 23.988 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125050834 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431125051026 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125051800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.906 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.906" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.297 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.297" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053329 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053329 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.573 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053429 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.825 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053513 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125053513 ""}
{ "Info" "0" "" "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125053604 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431125053604 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.849  0.863" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.849  0.863" 0 0 "Quartus II" 0 0 1431125053604 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.357     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.357     --" 0 0 "Quartus II" 0 0 1431125053604 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.906  0.297" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.906  0.297" 0 0 "Quartus II" 0 0 1431125053604 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.573  0.825" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.573  0.825" 0 0 "Quartus II" 0 0 1431125053604 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.513  0.563" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.513  0.563" 0 0 "Quartus II" 0 0 1431125053604 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.719  0.719" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.719  0.719" 0 0 "Quartus II" 0 0 1431125053605 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.309  0.262" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.309  0.262" 0 0 "Quartus II" 0 0 1431125053605 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.352  0.354" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.352  0.354" 0 0 "Quartus II" 0 0 1431125053605 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431125053899 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125054393 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055678 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055678 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055774 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055774 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125055867 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125055971 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431125055971 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" 0 0 "Quartus II" 0 0 1431125055971 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" 0 0 "Quartus II" 0 0 1431125055971 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" 0 0 "Quartus II" 0 0 1431125055971 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" 0 0 "Quartus II" 0 0 1431125055972 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" 0 0 "Quartus II" 0 0 1431125055972 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.702  0.702" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.702  0.702" 0 0 "Quartus II" 0 0 1431125055972 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" 0 0 "Quartus II" 0 0 1431125055972 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" 0 0 "Quartus II" 0 0 1431125055972 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1431125056231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1431125056996 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1431125056996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1431125071442 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431125072085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072396 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431125072396 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125072499 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431125072499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.828 " "Worst-case setup slack is 2.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.828               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.828               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.085               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    6.085               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.642               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.642               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.055               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.055               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.245               0.000 altera_reserved_tck  " "   13.245               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.491               0.000 clk_clk  " "   13.491               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125072630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.156               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk_clk  " "    0.179               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.183               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.186               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.188               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.558               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125072754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.197               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   13.197               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.296               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   14.296               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.298               0.000 altera_reserved_tck  " "   15.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.954               0.000 clk_clk  " "   16.954               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.191               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.191               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125072852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.329 " "Worst-case removal slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.329               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.399               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 clk_clk  " "    0.488               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.501               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 altera_reserved_tck  " "    0.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125072954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.216 " "Worst-case minimum pulse width slack is 1.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.216               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.216               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.291               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.233               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.233               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.886               0.000 clk_clk  " "    8.886               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.699               0.000 altera_reserved_tck  " "   15.699               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.539               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   24.539               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125073053 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.914 ns " "Worst Case Available Settling Time: 28.914 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125073254 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431125073559 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125074320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.828 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.828" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076042 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.197 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.197" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076326 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076326 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.329 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125076451 ""}
{ "Info" "0" "" "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125076592 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431125076592 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.963  0.961" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.963  0.961" 0 0 "Quartus II" 0 0 1431125076592 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   5.73     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   5.73     --" 0 0 "Quartus II" 0 0 1431125076593 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.828  0.156" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.828  0.156" 0 0 "Quartus II" 0 0 1431125076593 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 13.197  0.329" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 13.197  0.329" 0 0 "Quartus II" 0 0 1431125076593 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.695  0.777" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.695  0.777" 0 0 "Quartus II" 0 0 1431125076593 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.932  0.932" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.932  0.932" 0 0 "Quartus II" 0 0 1431125076593 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.512  0.465" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.512  0.465" 0 0 "Quartus II" 0 0 1431125076593 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.488  0.488" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.488  0.488" 0 0 "Quartus II" 0 0 1431125076593 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431125076979 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125077476 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079042 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079179 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079455 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125079455 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125079602 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431125079602 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" 0 0 "Quartus II" 0 0 1431125079602 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Quartus II" 0 0 1431125079602 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "Quartus II" 0 0 1431125079602 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "Quartus II" 0 0 1431125079603 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" 0 0 "Quartus II" 0 0 1431125079603 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.898  0.898" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.898  0.898" 0 0 "Quartus II" 0 0 1431125079603 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" 0 0 "Quartus II" 0 0 1431125079603 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" 0 0 "Quartus II" 0 0 1431125079603 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1431125079945 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081507 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431125081507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431125081801 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431125081801 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431125081905 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431125081905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.848 " "Worst-case setup slack is 2.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.848               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.848               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.897               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.239               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    6.239               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.148               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   11.148               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.552               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.552               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.653               0.000 altera_reserved_tck  " "   13.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.929               0.000 clk_clk  " "   13.929               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125082076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.142               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk_clk  " "    0.169               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.174               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.176               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.178               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.505               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125082236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.642               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   13.642               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.417               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   14.417               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.470               0.000 altera_reserved_tck  " "   15.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.345               0.000 clk_clk  " "   17.345               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.528               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.528               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125082386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.298 " "Worst-case removal slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.298               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.378               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk_clk  " "    0.441               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.452               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125082525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.210 " "Worst-case minimum pulse width slack is 1.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.210               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.290               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.233               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.233               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.881               0.000 clk_clk  " "    8.881               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.741               0.000 altera_reserved_tck  " "   15.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.540               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   24.540               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431125082664 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.218 ns " "Worst Case Available Settling Time: 29.218 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431125082904 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431125083373 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125084125 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.848 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.848" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086191 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086377 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086377 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.642 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.642" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.298 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.298" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086721 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125086721 ""}
{ "Info" "0" "" "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431125086902 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431125086902 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.945  0.973" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.945  0.973" 0 0 "Quartus II" 0 0 1431125086902 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.733     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.733     --" 0 0 "Quartus II" 0 0 1431125086902 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.848  0.142" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.848  0.142" 0 0 "Quartus II" 0 0 1431125086902 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.642  0.298" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.642  0.298" 0 0 "Quartus II" 0 0 1431125086902 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.686  0.794" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.686  0.794" 0 0 "Quartus II" 0 0 1431125086903 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.948  0.948" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.948  0.948" 0 0 "Quartus II" 0 0 1431125086903 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.515  0.468" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.515  0.468" 0 0 "Quartus II" 0 0 1431125086903 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.498  0.498" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.498  0.498" 0 0 "Quartus II" 0 0 1431125086903 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431125087358 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125087822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089746 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089746 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089917 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125089917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090098 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090098 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431125090276 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431125090481 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431125090482 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" 0 0 "Quartus II" 0 0 1431125090482 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Quartus II" 0 0 1431125090482 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "Quartus II" 0 0 1431125090482 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "Quartus II" 0 0 1431125090482 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" 0 0 "Quartus II" 0 0 1431125090482 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "Quartus II" 0 0 1431125090482 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" 0 0 "Quartus II" 0 0 1431125090482 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" 0 0 "Quartus II" 0 0 1431125090483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1431125093999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1431125094000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2894 " "Peak virtual memory: 2894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431125097103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 19:44:57 2015 " "Processing ended: Fri May  8 19:44:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431125097103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431125097103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431125097103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431125097103 ""}
