Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 26 23:37:56 2018
| Host         : DESKTOP-7T25CID running 64-bit major release  (build 9200)
| Command      : report_utilization -file Nahid_utilization_placed.rpt -pb Nahid_utilization_placed.pb
| Design       : Nahid
| Device       : xcku5pffvb676-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1551 |     0 |    216960 |  0.71 |
|   LUT as Logic             | 1539 |     0 |    216960 |  0.71 |
|   LUT as Memory            |   12 |     0 |     99840 |  0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   12 |     0 |           |       |
| CLB Registers              | 1296 |     0 |    433920 |  0.30 |
|   Register as Flip Flop    | 1222 |     0 |    433920 |  0.28 |
|   Register as Latch        |   74 |     0 |    433920 |  0.02 |
| CARRY8                     |  106 |     0 |     27120 |  0.39 |
| F7 Muxes                   |    0 |     0 |    108480 |  0.00 |
| F8 Muxes                   |    0 |     0 |     54240 |  0.00 |
| F9 Muxes                   |    0 |     0 |     27120 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 79    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 1217  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  308 |     0 |     27120 |  1.14 |
|   CLBL                                    |  202 |     0 |           |       |
|   CLBM                                    |  106 |     0 |           |       |
| LUT as Logic                              | 1539 |     0 |    216960 |  0.71 |
|   using O5 output only                    |   17 |       |           |       |
|   using O6 output only                    | 1259 |       |           |       |
|   using O5 and O6                         |  263 |       |           |       |
| LUT as Memory                             |   12 |     0 |     99840 |  0.01 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |   12 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   12 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       |  577 |     0 |    216960 |  0.27 |
|   fully used LUT-FF pairs                 |   15 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  561 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  492 |       |           |       |
| Unique Control Sets                       |   49 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       480 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       480 |  0.00 |
|   RAMB18       |    0 |     0 |       960 |  0.00 |
| URAM           |    0 |     0 |        64 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1824 |  0.16 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   88 |     0 |       280 | 31.43 |
| HPIOB_M          |   10 |     0 |        96 | 10.42 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   10 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   10 |     0 |        96 | 10.42 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   10 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |   34 |     0 |        36 | 94.44 |
|   INPUT          |   34 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   34 |     0 |        36 | 94.44 |
|   INPUT          |   34 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       256 |  0.39 |
|   BUFGCE             |    1 |     0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1217 |            Register |
| LUT3     |  562 |                 CLB |
| LUT5     |  404 |                 CLB |
| LUT6     |  320 |                 CLB |
| LUT2     |  278 |                 CLB |
| LUT4     |  144 |                 CLB |
| CARRY8   |  106 |                 CLB |
| LUT1     |   94 |                 CLB |
| LDCE     |   74 |            Register |
| INBUF    |   68 |                 I/O |
| IBUFCTRL |   68 |              Others |
| OBUF     |   20 |                 I/O |
| SRL16E   |   11 |                 CLB |
| FDCE     |    5 |            Register |
| DSP48E2  |    3 |          Arithmetic |
| SRLC32E  |    1 |                 CLB |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| cordic_0 |    1 |
+----------+------+


