
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118274                       # Number of seconds simulated
sim_ticks                                118273584968                       # Number of ticks simulated
final_tick                               1176132406281                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73098                       # Simulator instruction rate (inst/s)
host_op_rate                                    92287                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3916070                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900548                       # Number of bytes of host memory used
host_seconds                                 30202.11                       # Real time elapsed on the host
sim_insts                                  2207722523                       # Number of instructions simulated
sim_ops                                    2787247432                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       569728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       270336                       # Number of bytes read from this memory
system.physmem.bytes_read::total               843392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       695296                       # Number of bytes written to this memory
system.physmem.bytes_written::total            695296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4451                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2112                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6589                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5432                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5432                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4817035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2285684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7130857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5878709                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5878709                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5878709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4817035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2285684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               13009566                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141985097                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23168495                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19080141                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931930                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9418044                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668929                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437341                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87770                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104455318                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128026931                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23168495                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106270                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27185937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6259413                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4361360                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12100960                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140298068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.111591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.552910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113112131     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2781503      1.98%     82.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362156      1.68%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379561      1.70%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270382      1.62%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124513      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779322      0.56%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978415      1.41%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13510085      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140298068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163176                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.901693                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103290152                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5771600                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26838069                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109232                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4289006                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6448                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154422043                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51035                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4289006                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103804649                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3349084                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1275096                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26421987                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158238                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152976562                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          207                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400105                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623462                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7420                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214023018                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713054221                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713054221                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45763793                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33699                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17677                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3798886                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184775                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309615                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1683559                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149118973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139189105                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107003                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25188488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57115587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1654                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140298068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.992096                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586697                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82935653     59.11%     59.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23712736     16.90%     76.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11943436      8.51%     84.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7816317      5.57%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903446      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704085      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066447      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119929      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96019      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140298068                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976553     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157752     12.07%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172278     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114954713     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013021      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359851     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845498      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139189105                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.980308                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306584                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009387                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420089865                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174341829                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135076377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140495689                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201121                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972646                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1360                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160093                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          602                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4289006                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2699634                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       247507                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149152671                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184775                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901763                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17676                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        197182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13105                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234645                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136816184                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110376                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372921                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954423                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19289019                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844047                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.963595                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135083122                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135076377                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81520382                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221164728                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.951342                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26738055                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956985                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136009062                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.900101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86914112     63.90%     63.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502049     16.54%     80.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808648      7.95%     88.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813402      3.54%     91.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765446      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539418      1.13%     95.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563931      1.15%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096543      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005513      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136009062                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005513                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282163520                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302609244                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1687029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.419851                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.419851                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.704299                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.704299                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618274880                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186389232                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145801201                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141985097                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23992212                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19654697                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2032771                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9824769                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9482994                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2454497                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93556                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106480848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128782443                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23992212                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11937491                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27895600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6075992                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3067828                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12456409                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1588060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141469972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.113567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.537959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113574372     80.28%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2252887      1.59%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3823639      2.70%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2225026      1.57%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1741178      1.23%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1529021      1.08%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          939273      0.66%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2360987      1.67%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13023589      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141469972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168977                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.907014                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105805247                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4259964                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27307215                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72123                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4025417                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3933965                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155186074                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4025417                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106340173                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         606539                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2738904                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26827102                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       931832                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154134861                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94650                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       537769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    217652530                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    717072122                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    717072122                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174363392                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43289138                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34693                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17372                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2706985                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14291609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7322675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70839                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1657412                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149085409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140009595                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88262                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22106499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48935256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141469972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.989677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548807                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84334989     59.61%     59.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21937078     15.51%     75.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11805046      8.34%     83.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8773187      6.20%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8548147      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3162500      2.24%     97.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2406466      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       321492      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181067      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141469972                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         124762     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165991     37.33%     65.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153922     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118174845     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1895026      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17321      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12625078      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7297325      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140009595                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.986087                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             444675                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    422022099                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171226841                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137021855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140454270                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285877                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2961641                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       117840                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4025417                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         405706                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54379                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149120103                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       774321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14291609                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7322675                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17372                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44048                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1170149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2249330                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137826322                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12309049                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2183273                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19606175                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19507574                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7297126                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970710                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137021915                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137021855                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81006596                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224375594                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.965044                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361031                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101379608                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124964736                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24155641                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2049864                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137444555                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.909201                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.716687                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86906258     63.23%     63.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24354375     17.72%     80.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9524837      6.93%     87.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5014068      3.65%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4265137      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2055163      1.50%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       959848      0.70%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1495920      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2868949      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137444555                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101379608                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124964736                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18534803                       # Number of memory references committed
system.switch_cpus1.commit.loads             11329968                       # Number of loads committed
system.switch_cpus1.commit.membars              17322                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18130993                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112500490                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2584633                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2868949                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283695983                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302267835                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 515125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101379608                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124964736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101379608                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.400529                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.400529                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714016                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714016                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       619813980                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191322284                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144929928                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34644                       # number of misc regfile writes
system.l2.replacements                           6589                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1457825                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72125                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.212478                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         16094.373208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.140106                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2294.870023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.008784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1055.916665                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             38.839176                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          27987.676747                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             78.930669                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17961.244622                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.245581                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000139                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.035017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.016112                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000593                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.427058                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001204                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.274067                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        92194                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31267                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  123461                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            46829                       # number of Writeback hits
system.l2.Writeback_hits::total                 46829                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        92194                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31267                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123461                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        92194                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31267                       # number of overall hits
system.l2.overall_hits::total                  123461                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4451                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2112                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6589                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4451                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2112                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6589                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4451                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2112                       # number of overall misses
system.l2.overall_misses::total                  6589                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1865696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    895119914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2812368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    429888846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1329686824                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1865696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    895119914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2812368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    429888846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1329686824                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1865696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    895119914                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2812368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    429888846                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1329686824                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              130050                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        46829                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             46829                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96645                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33379                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130050                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96645                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33379                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130050                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.046055                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.063273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.050665                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.046055                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.063273                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050665                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.046055                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.063273                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050665                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 186569.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 201105.350258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       175773                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 203545.855114                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201804.040674                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 186569.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 201105.350258                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       175773                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 203545.855114                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201804.040674                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 186569.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 201105.350258                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       175773                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 203545.855114                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201804.040674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5432                       # number of writebacks
system.l2.writebacks::total                      5432                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4451                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6589                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6589                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1283832                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    635743473                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1881320                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    306894424                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    945803049                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1283832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    635743473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1881320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    306894424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    945803049                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1283832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    635743473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1881320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    306894424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    945803049                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.046055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.063273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.050665                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.046055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.063273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050665                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.046055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.063273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050665                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128383.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142831.604808                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 117582.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145309.859848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 143542.730156                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 128383.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142831.604808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 117582.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 145309.859848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 143542.730156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 128383.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142831.604808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 117582.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 145309.859848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143542.730156                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.140101                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012108611                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840197.474545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.140101                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014648                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880032                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12100950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12100950                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12100950                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12100950                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12100950                       # number of overall hits
system.cpu0.icache.overall_hits::total       12100950                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2053696                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2053696                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2053696                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2053696                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2053696                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2053696                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12100960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12100960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12100960                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12100960                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12100960                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12100960                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 205369.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 205369.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 205369.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 205369.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 205369.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 205369.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1948896                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1948896                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1948896                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1948896                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1948896                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1948896                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194889.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194889.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194889.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194889.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194889.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194889.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96645                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229780                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96901                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1973.455176                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494706                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505294                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965234                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965234                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17282                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18674654                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18674654                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18674654                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18674654                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399454                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399454                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399559                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399559                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399559                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399559                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33525297206                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33525297206                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12174549                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12174549                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33537471755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33537471755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33537471755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33537471755                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364688                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364688                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074213                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074213                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074213                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074213                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035149                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035149                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020948                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020948                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020948                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020948                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 83927.804468                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83927.804468                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 115948.085714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 115948.085714                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 83936.219069                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83936.219069                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 83936.219069                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83936.219069                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        35934                       # number of writebacks
system.cpu0.dcache.writebacks::total            35934                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302809                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302809                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302914                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302914                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96645                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96645                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96645                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7106325074                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7106325074                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7106325074                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7106325074                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7106325074                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7106325074                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008504                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008504                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005067                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005067                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005067                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005067                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73530.188566                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73530.188566                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73530.188566                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73530.188566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73530.188566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73530.188566                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.008776                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018806957                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205209.863636                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.008776                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024053                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738796                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12456392                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12456392                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12456392                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12456392                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12456392                       # number of overall hits
system.cpu1.icache.overall_hits::total       12456392                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3195972                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3195972                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3195972                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3195972                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3195972                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3195972                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12456409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12456409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12456409                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12456409                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12456409                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12456409                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187998.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187998.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187998.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187998.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187998.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187998.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2945508                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2945508                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2945508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2945508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2945508                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2945508                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184094.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 184094.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 184094.250000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 184094.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 184094.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 184094.250000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33379                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163525244                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33635                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4861.758406                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.007587                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.992413                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902373                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097627                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9179682                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9179682                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7170192                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7170192                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17346                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17322                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16349874                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16349874                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16349874                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16349874                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85242                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85242                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85242                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85242                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7324793060                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7324793060                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7324793060                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7324793060                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7324793060                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7324793060                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9264924                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9264924                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7170192                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7170192                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17322                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17322                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16435116                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16435116                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16435116                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16435116                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009201                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009201                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005187                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005187                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005187                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005187                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85929.389972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85929.389972                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 85929.389972                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85929.389972                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 85929.389972                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85929.389972                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10895                       # number of writebacks
system.cpu1.dcache.writebacks::total            10895                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51863                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51863                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51863                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51863                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51863                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51863                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33379                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33379                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33379                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33379                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2496327136                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2496327136                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2496327136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2496327136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2496327136                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2496327136                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74787.355403                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74787.355403                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74787.355403                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74787.355403                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74787.355403                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74787.355403                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
