#   1. Virtual Library Setup for NTHU VLSI/CAD Lab
#   2. Copy this file synopsys_dc.setup to .synopsys_dc.setup
#      and put it in tool's invoking directory or home.
set company "NTHU"
set designer "MSSUNG"
set search_path       ". ../lib/ /home/m111/m111501531/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ $search_path" 
set target_library    "sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c.db     \
                       sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db     \
                       SRAM_1024x128b_nldm_ff_0p99v_0p99v_m40c_syn.db       \
                       SRAM_1024x128b_nldm_ss_0p81v_0p81v_125c_syn.db       \
                       SRAM_1024x8b_nldm_ff_0p99v_0p99v_m40c_syn.db         \
                       SRAM_1024x8b_nldm_ss_0p81v_0p81v_125c_syn.db         \
                       SRAM_16384x32b_nldm_ff_0p99v_0p99v_m40c_syn.db       \
                       SRAM_16384x32b_nldm_ss_0p81v_0p81v_125c_syn.db       \
                       SRAM_2048x32b_nldm_ff_0p99v_0p99v_m40c_syn.db        \
                       SRAM_2048x32b_nldm_ss_0p81v_0p81v_125c_syn.db        \
                       SRAM_256x32b_nldm_ff_0p99v_0p99v_m40c_syn.db         \
                       SRAM_256x32b_nldm_ss_0p81v_0p81v_125c_syn.db
                      "
set link_library      "* $target_library dw_foundation.sldb" 
set symbol_library    "generic.sdb"
set synthetic_library "dw_foundation.sldb"

# Recognize synchronous reset (avoid mixing logics with reset)
set hdlin_ff_always_sync_set_reset true

#Environment Settings
set command_log_file "./command.log"
set view_command_log_file "./view_command.log"

set hdlin_translate_off_skip_text "TRUE"
set verilogout_no_tri true

set sh_enable_line_editing true
set sh_line_editing_mode emacs
history keep 100
alias h history
