$comment
	File created using the following command:
		vcd file controlunit.msim.vcd -direction
$end
$date
	Thu Jun 16 11:55:00 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module controlunit_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # a0 [2] $end
$var wire 1 $ a0 [1] $end
$var wire 1 % a0 [0] $end
$var wire 1 & a1 [2] $end
$var wire 1 ' a1 [1] $end
$var wire 1 ( a1 [0] $end
$var wire 1 ) d0 [31] $end
$var wire 1 * d0 [30] $end
$var wire 1 + d0 [29] $end
$var wire 1 , d0 [28] $end
$var wire 1 - d0 [27] $end
$var wire 1 . d0 [26] $end
$var wire 1 / d0 [25] $end
$var wire 1 0 d0 [24] $end
$var wire 1 1 d0 [23] $end
$var wire 1 2 d0 [22] $end
$var wire 1 3 d0 [21] $end
$var wire 1 4 d0 [20] $end
$var wire 1 5 d0 [19] $end
$var wire 1 6 d0 [18] $end
$var wire 1 7 d0 [17] $end
$var wire 1 8 d0 [16] $end
$var wire 1 9 d0 [15] $end
$var wire 1 : d0 [14] $end
$var wire 1 ; d0 [13] $end
$var wire 1 < d0 [12] $end
$var wire 1 = d0 [11] $end
$var wire 1 > d0 [10] $end
$var wire 1 ? d0 [9] $end
$var wire 1 @ d0 [8] $end
$var wire 1 A d0 [7] $end
$var wire 1 B d0 [6] $end
$var wire 1 C d0 [5] $end
$var wire 1 D d0 [4] $end
$var wire 1 E d0 [3] $end
$var wire 1 F d0 [2] $end
$var wire 1 G d0 [1] $end
$var wire 1 H d0 [0] $end
$var wire 1 I d1 [31] $end
$var wire 1 J d1 [30] $end
$var wire 1 K d1 [29] $end
$var wire 1 L d1 [28] $end
$var wire 1 M d1 [27] $end
$var wire 1 N d1 [26] $end
$var wire 1 O d1 [25] $end
$var wire 1 P d1 [24] $end
$var wire 1 Q d1 [23] $end
$var wire 1 R d1 [22] $end
$var wire 1 S d1 [21] $end
$var wire 1 T d1 [20] $end
$var wire 1 U d1 [19] $end
$var wire 1 V d1 [18] $end
$var wire 1 W d1 [17] $end
$var wire 1 X d1 [16] $end
$var wire 1 Y d1 [15] $end
$var wire 1 Z d1 [14] $end
$var wire 1 [ d1 [13] $end
$var wire 1 \ d1 [12] $end
$var wire 1 ] d1 [11] $end
$var wire 1 ^ d1 [10] $end
$var wire 1 _ d1 [9] $end
$var wire 1 ` d1 [8] $end
$var wire 1 a d1 [7] $end
$var wire 1 b d1 [6] $end
$var wire 1 c d1 [5] $end
$var wire 1 d d1 [4] $end
$var wire 1 e d1 [3] $end
$var wire 1 f d1 [2] $end
$var wire 1 g d1 [1] $end
$var wire 1 h d1 [0] $end
$var wire 1 i operacion [2] $end
$var wire 1 j operacion [1] $end
$var wire 1 k operacion [0] $end
$var wire 1 l we $end

$scope module i1 $end
$var wire 1 m gnd $end
$var wire 1 n vcc $end
$var wire 1 o unknown $end
$var tri1 1 p devclrn $end
$var tri1 1 q devpor $end
$var tri1 1 r devoe $end
$var wire 1 s a0[0]~output_o $end
$var wire 1 t a0[1]~output_o $end
$var wire 1 u a0[2]~output_o $end
$var wire 1 v a1[0]~output_o $end
$var wire 1 w a1[1]~output_o $end
$var wire 1 x a1[2]~output_o $end
$var wire 1 y d0[0]~output_o $end
$var wire 1 z d0[1]~output_o $end
$var wire 1 { d0[2]~output_o $end
$var wire 1 | d0[3]~output_o $end
$var wire 1 } d0[4]~output_o $end
$var wire 1 ~ d0[5]~output_o $end
$var wire 1 !! d0[6]~output_o $end
$var wire 1 "! d0[7]~output_o $end
$var wire 1 #! d0[8]~output_o $end
$var wire 1 $! d0[9]~output_o $end
$var wire 1 %! d0[10]~output_o $end
$var wire 1 &! d0[11]~output_o $end
$var wire 1 '! d0[12]~output_o $end
$var wire 1 (! d0[13]~output_o $end
$var wire 1 )! d0[14]~output_o $end
$var wire 1 *! d0[15]~output_o $end
$var wire 1 +! d0[16]~output_o $end
$var wire 1 ,! d0[17]~output_o $end
$var wire 1 -! d0[18]~output_o $end
$var wire 1 .! d0[19]~output_o $end
$var wire 1 /! d0[20]~output_o $end
$var wire 1 0! d0[21]~output_o $end
$var wire 1 1! d0[22]~output_o $end
$var wire 1 2! d0[23]~output_o $end
$var wire 1 3! d0[24]~output_o $end
$var wire 1 4! d0[25]~output_o $end
$var wire 1 5! d0[26]~output_o $end
$var wire 1 6! d0[27]~output_o $end
$var wire 1 7! d0[28]~output_o $end
$var wire 1 8! d0[29]~output_o $end
$var wire 1 9! d0[30]~output_o $end
$var wire 1 :! d0[31]~output_o $end
$var wire 1 ;! d1[0]~output_o $end
$var wire 1 <! d1[1]~output_o $end
$var wire 1 =! d1[2]~output_o $end
$var wire 1 >! d1[3]~output_o $end
$var wire 1 ?! d1[4]~output_o $end
$var wire 1 @! d1[5]~output_o $end
$var wire 1 A! d1[6]~output_o $end
$var wire 1 B! d1[7]~output_o $end
$var wire 1 C! d1[8]~output_o $end
$var wire 1 D! d1[9]~output_o $end
$var wire 1 E! d1[10]~output_o $end
$var wire 1 F! d1[11]~output_o $end
$var wire 1 G! d1[12]~output_o $end
$var wire 1 H! d1[13]~output_o $end
$var wire 1 I! d1[14]~output_o $end
$var wire 1 J! d1[15]~output_o $end
$var wire 1 K! d1[16]~output_o $end
$var wire 1 L! d1[17]~output_o $end
$var wire 1 M! d1[18]~output_o $end
$var wire 1 N! d1[19]~output_o $end
$var wire 1 O! d1[20]~output_o $end
$var wire 1 P! d1[21]~output_o $end
$var wire 1 Q! d1[22]~output_o $end
$var wire 1 R! d1[23]~output_o $end
$var wire 1 S! d1[24]~output_o $end
$var wire 1 T! d1[25]~output_o $end
$var wire 1 U! d1[26]~output_o $end
$var wire 1 V! d1[27]~output_o $end
$var wire 1 W! d1[28]~output_o $end
$var wire 1 X! d1[29]~output_o $end
$var wire 1 Y! d1[30]~output_o $end
$var wire 1 Z! d1[31]~output_o $end
$var wire 1 [! operacion[0]~output_o $end
$var wire 1 \! operacion[1]~output_o $end
$var wire 1 ]! operacion[2]~output_o $end
$var wire 1 ^! we~output_o $end
$var wire 1 _! clk~input_o $end
$var wire 1 `! reset~input_o $end
$var wire 1 a! counter|q~0_combout $end
$var wire 1 b! counter|q~1_combout $end
$var wire 1 c! counter|q~2_combout $end
$var wire 1 d! mem|Decoder0~0_combout $end
$var wire 1 e! mem|Decoder0~1_combout $end
$var wire 1 f! counter|q [2] $end
$var wire 1 g! counter|q [1] $end
$var wire 1 h! counter|q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0%
0$
0#
0(
0'
0&
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0k
0j
0i
0l
0m
1n
xo
1p
1q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
1a!
0b!
0c!
0d!
0e!
0h!
0g!
0f!
$end
#25000
1!
1_!
1h!
1d!
1b!
0a!
1s
1%
#50000
0!
0_!
#75000
1!
1_!
1g!
0h!
1e!
0d!
1a!
0s
1t
1v
1^!
1l
1(
1$
0%
#100000
0!
0_!
#125000
1!
1_!
1h!
0e!
1c!
0b!
0a!
0t
0v
0^!
0l
0(
0$
#150000
0!
0_!
#175000
1!
1_!
1f!
0g!
0h!
1a!
#200000
0!
0_!
#225000
1!
1_!
1h!
1b!
0a!
#250000
0!
0_!
#275000
1!
1_!
1g!
0h!
1a!
#300000
0!
0_!
#325000
1!
1_!
1h!
0c!
0b!
0a!
#350000
0!
0_!
#375000
1!
1_!
0f!
0g!
0h!
1a!
#400000
0!
0_!
#425000
1!
1_!
1h!
1d!
1b!
0a!
1s
1%
#450000
0!
0_!
#475000
1!
1_!
1g!
0h!
1e!
0d!
1a!
0s
1t
1v
1^!
1l
1(
1$
0%
#500000
0!
0_!
#525000
1!
1_!
1h!
0e!
1c!
0b!
0a!
0t
0v
0^!
0l
0(
0$
#550000
0!
0_!
#575000
1!
1_!
1f!
0g!
0h!
1a!
#600000
0!
0_!
#625000
1!
1_!
1h!
1b!
0a!
#650000
0!
0_!
#675000
1!
1_!
1g!
0h!
1a!
#700000
0!
0_!
#725000
1!
1_!
1h!
0c!
0b!
0a!
#750000
0!
0_!
#775000
1!
1_!
0f!
0g!
0h!
1a!
#800000
0!
0_!
#825000
1!
1_!
1h!
1d!
1b!
0a!
1s
1%
#850000
0!
0_!
#875000
1!
1_!
1g!
0h!
1e!
0d!
1a!
0s
1t
1v
1^!
1l
1(
1$
0%
#900000
0!
0_!
#925000
1!
1_!
1h!
0e!
1c!
0b!
0a!
0t
0v
0^!
0l
0(
0$
#950000
0!
0_!
#975000
1!
1_!
1f!
0g!
0h!
1a!
#1000000
