INFO: [HLS 200-10] Running '/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tingyuan' on host 'tingyuan-MYSERVER' (Linux_x86_64 version 5.3.0-53-generic) on Fri Jun 05 20:13:49 CST 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation'
Sourcing Tcl script '/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest'.
INFO: [HLS 200-10] Adding design file 'BigIntegerHLS.h' to the project
INFO: [HLS 200-10] Adding design file 'multest.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'BigIntegerHLS.h' to the project
INFO: [HLS 200-10] Adding test bench file 'multest.cc' to the project
INFO: [HLS 200-10] Opening solution '/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20018 ; free virtual = 27579
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20018 ; free virtual = 27579
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20016 ; free virtual = 27568
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20006 ; free virtual = 27560
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:237) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 19969 ; free virtual = 27525
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:107:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:104:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:329:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:334:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:104:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:123:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:151:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 19828 ; free virtual = 27435
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:115) and 'add' operation ('add_ln700', multest.cc:115).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln116', multest.cc:116) of variable 'add_ln209_1', multest.cc:116 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:115) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln116', multest.cc:116) of variable 'add_ln209_1', multest.cc:116 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:115) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.08 seconds; current allocated memory: 243.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 243.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 244.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 245.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 245.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 246.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 247.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 247.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 248.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 248.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 249.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 250.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 251.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 251.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 252.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 252.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 253.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 254.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 256.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 257.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 260.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 263.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 264.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_digits_data_V' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_digits_data_V' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_digits_data_V' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_digits_data_V' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_add2_digits_data_V' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z1_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 268.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 273.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 275.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_digits_data_V' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_tmp_digits_data' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_tmp_digits_data' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_tmp_digits_data' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_tmp_digits_data' to 'karastuba_mul_temAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_cross_mul_digits_dat' to 'karastuba_mul_temDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_add2_digits_data_V' to 'karastuba_mul_temEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z1_digits_data_V' to 'karastuba_mul_temFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_4'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 278.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data_V' to 'karastuba_mul_temGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data_V' to 'karastuba_mul_temHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 283.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 285.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_lhs0_digits_data_V' to 'karastuba_mul_temIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_lhs1_digits_data_V' to 'karastuba_mul_temJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_rhs0_digits_data_V' to 'karastuba_mul_temKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_rhs1_digits_data_V' to 'karastuba_mul_temLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_lhs0_tmp_digits_data' to 'karastuba_mul_temMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_lhs1_tmp_digits_data' to 'karastuba_mul_temNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_rhs0_tmp_digits_data' to 'karastuba_mul_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_rhs1_tmp_digits_data' to 'karastuba_mul_temPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_z0_digits_data_V' to 'karastuba_mul_temQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_z2_digits_data_V' to 'karastuba_mul_temRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_cross_mul_digits_dat' to 'karastuba_mul_temShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_add2_digits_data_V' to 'karastuba_mul_temThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_z1_digits_data_V' to 'karastuba_mul_temUhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_3'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 289.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data_V' to 'karastuba_mul_lhsVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data_V' to 'karastuba_mul_rhsWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data_V' to 'karastuba_mul_resXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 293.833 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.20 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_tempcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temBew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temQgW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temThq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_resXh4_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 19731 ; free virtual = 27334
INFO: [VHDL 208-304] Generating VHDL RTL for karastuba_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for karastuba_mul.
INFO: [HLS 200-112] Total elapsed time: 50.56 seconds; peak allocated memory: 293.833 MB.
