{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697057161576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697057161580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 14:46:01 2023 " "Processing started: Wed Oct 11 14:46:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697057161580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057161580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas " "Command: quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057161580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697057162118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697057162118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga " "Found entity 1: tb_vga" {  } { { "tb_vga.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_matrix " "Found entity 1: test_matrix" {  } { { "test_matrix.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.sv 1 1 " "Found 1 design units, including 1 entities, in source file board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697057169352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697057169417 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mainBoard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mainBoard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697057169419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board board:mboard " "Elaborating entity \"board\" for hierarchy \"board:mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169422 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[0\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169428 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[0\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169428 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[0\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169428 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[0\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169428 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[0\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169428 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[0\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169428 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[0\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169428 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[1\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169428 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[1\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[1\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[1\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[1\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[1\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[1\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[2\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[2\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[2\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[2\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[2\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[2\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[2\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[3\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[3\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[3\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[3\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[3\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[3\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[3\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[4\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[4\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[4\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[4\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169429 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[4\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[4\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[4\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[5\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[5\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[5\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[5\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[5\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[5\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[5\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[6\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[6\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[6\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[6\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[6\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[6\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[6\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[7\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[7\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[7\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[7\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[7\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169430 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[7\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[0\]\[7\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[0\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[0\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[0\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[0\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[0\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[0\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[0\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[1\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[1\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[1\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[1\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[1\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[1\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[1\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[2\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[2\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[2\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[2\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[2\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[2\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[2\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[3\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169431 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[3\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[3\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[3\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[3\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[3\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[3\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[4\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[4\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[4\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[4\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[4\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[4\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[4\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[5\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[5\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[5\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[5\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[5\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[5\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[5\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[6\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[6\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[6\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[6\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169432 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[6\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[6\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[6\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[7\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[7\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[7\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[7\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[7\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[7\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[1\]\[7\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[0\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[0\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[0\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[0\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[0\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[0\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[0\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[1\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[1\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[1\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[1\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[1\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[1\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[1\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169433 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[2\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[2\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[2\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[2\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[2\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[2\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[2\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[3\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[3\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[3\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[3\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[3\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[3\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[3\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[4\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[4\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[4\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[4\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[4\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[4\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[4\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[5\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[5\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169434 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[5\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[5\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[5\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[5\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[5\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[6\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[6\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[6\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[6\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[6\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[6\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[6\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[7\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[7\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[7\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[7\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[7\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[7\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[2\]\[7\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[0\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[0\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[0\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[0\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[0\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169435 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[0\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[0\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[1\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[1\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[1\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[1\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[1\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[1\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[1\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[2\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[2\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[2\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[2\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[2\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[2\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[2\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[3\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[3\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[3\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[3\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[3\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[3\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[3\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169436 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[4\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[4\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[4\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[4\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[4\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[4\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[4\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[5\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[5\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[5\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[5\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[5\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[5\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[5\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[6\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[6\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[6\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[6\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[6\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[6\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[6\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[7\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169437 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[7\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[7\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[7\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[7\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[7\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[3\]\[7\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[0\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[0\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[0\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[0\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[0\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[0\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[0\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[1\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[1\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[1\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[1\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[1\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[1\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[1\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[2\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[2\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[2\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169438 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[2\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[2\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[2\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[2\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[3\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[3\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[3\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[3\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[3\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[3\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[3\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[4\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[4\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[4\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[4\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[4\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[4\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[4\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[5\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[5\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[5\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[5\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[5\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169439 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[5\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[5\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[6\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[6\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[6\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[6\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[6\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[6\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[6\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[7\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[7\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[7\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[7\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[7\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[7\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[4\]\[7\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[0\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[0\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[0\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[0\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[0\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[0\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169440 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[0\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[1\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[1\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[1\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[1\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[1\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[1\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[1\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[2\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[2\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[2\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[2\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[2\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[2\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[2\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[3\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[3\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[3\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[3\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[3\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[3\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[3\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[4\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169441 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[4\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[4\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[4\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[4\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[4\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[4\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[5\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[5\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[5\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[5\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[5\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[5\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[5\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[6\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[6\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[6\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[6\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[6\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[6\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[6\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[7\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169442 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[7\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[7\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[7\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[7\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[7\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[5\]\[7\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[0\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[0\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[0\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[0\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[0\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[0\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[0\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[1\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[1\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[1\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[1\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[1\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[1\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[1\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[2\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169443 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[2\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[2\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[2\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[2\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[2\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[2\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[3\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[3\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[3\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[3\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[3\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[3\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[3\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[4\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[4\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[4\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[4\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[4\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[4\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[4\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[5\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169444 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[5\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[5\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[5\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[5\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[5\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[5\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[6\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[6\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[6\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[6\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[6\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[6\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[6\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[7\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[7\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[7\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[7\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[7\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[7\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169445 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[6\]\[7\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[0\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[0\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[0\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[0\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[0\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[0\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[0\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[1\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[1\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[1\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[1\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[1\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[1\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[1\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[2\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[2\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[2\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[2\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[2\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[2\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[2\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169446 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[3\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[3\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[3\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[3\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[3\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[3\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[3\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[4\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[4\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[4\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[4\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[4\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[4\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[4\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[5\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[5\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[5\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[5\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[5\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[5\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169447 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[5\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[6\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[6\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[6\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[6\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[6\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[6\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[6\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[0\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[7\]\[0\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[1\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[7\]\[1\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[2\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[7\]\[2\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[3\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[7\]\[3\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[4\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[7\]\[4\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[5\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[7\]\[5\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[6\] board.sv(7) " "Inferred latch for \"matrix\[7\]\[7\]\[6\]\" at board.sv(7)" {  } { { "board.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169448 "|vga|board:mboard"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697057169472 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697057169472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(38) " "Verilog HDL assignment warning at videoGen.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697057169485 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(39) " "Verilog HDL assignment warning at videoGen.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697057169485 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(42) " "Verilog HDL assignment warning at videoGen.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697057169485 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(43) " "Verilog HDL assignment warning at videoGen.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697057169485 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "videoGen.sv(147) " "Verilog HDL Case Statement warning at videoGen.sv(147): incomplete case statement has no default case item" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1697057169485 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697057169485 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697057169485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGen:videoGen\|rectgen:rectBG1 " "Elaborating entity \"rectgen\" for hierarchy \"videoGen:videoGen\|rectgen:rectBG1\"" {  } { { "videoGen.sv" "rectBG1" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder videoGen:videoGen\|decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"videoGen:videoGen\|decoder:deco\"" {  } { { "videoGen.sv" "deco" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169488 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[0\]\[7\] mboard " "Port \"matrix\[0\]\[0\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169515 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[0\]\[8\] mboard " "Port \"matrix\[0\]\[0\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169516 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[0\]\[9\] mboard " "Port \"matrix\[0\]\[0\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169516 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[1\]\[7\] mboard " "Port \"matrix\[0\]\[1\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169516 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[1\]\[8\] mboard " "Port \"matrix\[0\]\[1\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169516 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[1\]\[9\] mboard " "Port \"matrix\[0\]\[1\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169517 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[2\]\[7\] mboard " "Port \"matrix\[0\]\[2\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169517 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[2\]\[8\] mboard " "Port \"matrix\[0\]\[2\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169517 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[2\]\[9\] mboard " "Port \"matrix\[0\]\[2\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169518 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[3\]\[7\] mboard " "Port \"matrix\[0\]\[3\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169518 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[3\]\[8\] mboard " "Port \"matrix\[0\]\[3\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169518 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[3\]\[9\] mboard " "Port \"matrix\[0\]\[3\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169518 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[4\]\[7\] mboard " "Port \"matrix\[0\]\[4\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169519 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[4\]\[8\] mboard " "Port \"matrix\[0\]\[4\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169519 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[4\]\[9\] mboard " "Port \"matrix\[0\]\[4\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169519 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[5\]\[7\] mboard " "Port \"matrix\[0\]\[5\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169520 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[5\]\[8\] mboard " "Port \"matrix\[0\]\[5\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169520 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[5\]\[9\] mboard " "Port \"matrix\[0\]\[5\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169520 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[6\]\[7\] mboard " "Port \"matrix\[0\]\[6\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169520 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[6\]\[8\] mboard " "Port \"matrix\[0\]\[6\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169521 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[6\]\[9\] mboard " "Port \"matrix\[0\]\[6\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169521 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[7\]\[7\] mboard " "Port \"matrix\[0\]\[7\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169521 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[7\]\[8\] mboard " "Port \"matrix\[0\]\[7\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169522 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[0\]\[7\]\[9\] mboard " "Port \"matrix\[0\]\[7\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169522 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[0\]\[7\] mboard " "Port \"matrix\[1\]\[0\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169522 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[0\]\[8\] mboard " "Port \"matrix\[1\]\[0\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169523 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[0\]\[9\] mboard " "Port \"matrix\[1\]\[0\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169523 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[1\]\[7\] mboard " "Port \"matrix\[1\]\[1\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169523 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[1\]\[8\] mboard " "Port \"matrix\[1\]\[1\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169523 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[1\]\[9\] mboard " "Port \"matrix\[1\]\[1\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169524 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[2\]\[7\] mboard " "Port \"matrix\[1\]\[2\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169524 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[2\]\[8\] mboard " "Port \"matrix\[1\]\[2\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169524 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[2\]\[9\] mboard " "Port \"matrix\[1\]\[2\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[3\]\[7\] mboard " "Port \"matrix\[1\]\[3\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[3\]\[8\] mboard " "Port \"matrix\[1\]\[3\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[3\]\[9\] mboard " "Port \"matrix\[1\]\[3\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[4\]\[7\] mboard " "Port \"matrix\[1\]\[4\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169526 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[4\]\[8\] mboard " "Port \"matrix\[1\]\[4\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169526 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[4\]\[9\] mboard " "Port \"matrix\[1\]\[4\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169526 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[5\]\[7\] mboard " "Port \"matrix\[1\]\[5\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169527 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[5\]\[8\] mboard " "Port \"matrix\[1\]\[5\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169527 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[5\]\[9\] mboard " "Port \"matrix\[1\]\[5\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169527 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[6\]\[7\] mboard " "Port \"matrix\[1\]\[6\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169527 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[6\]\[8\] mboard " "Port \"matrix\[1\]\[6\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169528 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[6\]\[9\] mboard " "Port \"matrix\[1\]\[6\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169528 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[7\]\[7\] mboard " "Port \"matrix\[1\]\[7\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169528 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[7\]\[8\] mboard " "Port \"matrix\[1\]\[7\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169529 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[1\]\[7\]\[9\] mboard " "Port \"matrix\[1\]\[7\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169529 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[0\]\[7\] mboard " "Port \"matrix\[2\]\[0\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169529 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[0\]\[8\] mboard " "Port \"matrix\[2\]\[0\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169529 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[0\]\[9\] mboard " "Port \"matrix\[2\]\[0\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[1\]\[7\] mboard " "Port \"matrix\[2\]\[1\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[1\]\[8\] mboard " "Port \"matrix\[2\]\[1\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[1\]\[9\] mboard " "Port \"matrix\[2\]\[1\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169531 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[2\]\[7\] mboard " "Port \"matrix\[2\]\[2\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169531 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[2\]\[8\] mboard " "Port \"matrix\[2\]\[2\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169531 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[2\]\[9\] mboard " "Port \"matrix\[2\]\[2\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169531 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[3\]\[7\] mboard " "Port \"matrix\[2\]\[3\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169532 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[3\]\[8\] mboard " "Port \"matrix\[2\]\[3\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169532 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[3\]\[9\] mboard " "Port \"matrix\[2\]\[3\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169532 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[4\]\[7\] mboard " "Port \"matrix\[2\]\[4\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169533 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[4\]\[8\] mboard " "Port \"matrix\[2\]\[4\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169533 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[4\]\[9\] mboard " "Port \"matrix\[2\]\[4\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169533 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[5\]\[7\] mboard " "Port \"matrix\[2\]\[5\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169534 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[5\]\[8\] mboard " "Port \"matrix\[2\]\[5\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169534 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[5\]\[9\] mboard " "Port \"matrix\[2\]\[5\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169534 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[6\]\[7\] mboard " "Port \"matrix\[2\]\[6\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169534 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[6\]\[8\] mboard " "Port \"matrix\[2\]\[6\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169535 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[6\]\[9\] mboard " "Port \"matrix\[2\]\[6\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169535 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[7\]\[7\] mboard " "Port \"matrix\[2\]\[7\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169535 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[7\]\[8\] mboard " "Port \"matrix\[2\]\[7\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169536 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[2\]\[7\]\[9\] mboard " "Port \"matrix\[2\]\[7\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169536 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[0\]\[7\] mboard " "Port \"matrix\[3\]\[0\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169536 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[0\]\[8\] mboard " "Port \"matrix\[3\]\[0\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169536 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[0\]\[9\] mboard " "Port \"matrix\[3\]\[0\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169537 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[1\]\[7\] mboard " "Port \"matrix\[3\]\[1\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169537 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[1\]\[8\] mboard " "Port \"matrix\[3\]\[1\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169537 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[1\]\[9\] mboard " "Port \"matrix\[3\]\[1\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[2\]\[7\] mboard " "Port \"matrix\[3\]\[2\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[2\]\[8\] mboard " "Port \"matrix\[3\]\[2\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[2\]\[9\] mboard " "Port \"matrix\[3\]\[2\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[3\]\[7\] mboard " "Port \"matrix\[3\]\[3\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169539 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[3\]\[8\] mboard " "Port \"matrix\[3\]\[3\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169539 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[3\]\[9\] mboard " "Port \"matrix\[3\]\[3\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169539 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[4\]\[7\] mboard " "Port \"matrix\[3\]\[4\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169540 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[4\]\[8\] mboard " "Port \"matrix\[3\]\[4\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169540 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[4\]\[9\] mboard " "Port \"matrix\[3\]\[4\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169540 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[5\]\[7\] mboard " "Port \"matrix\[3\]\[5\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169540 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[5\]\[8\] mboard " "Port \"matrix\[3\]\[5\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169541 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[5\]\[9\] mboard " "Port \"matrix\[3\]\[5\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169541 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[6\]\[7\] mboard " "Port \"matrix\[3\]\[6\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169541 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[6\]\[8\] mboard " "Port \"matrix\[3\]\[6\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169542 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[6\]\[9\] mboard " "Port \"matrix\[3\]\[6\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169542 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[7\]\[7\] mboard " "Port \"matrix\[3\]\[7\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169542 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[7\]\[8\] mboard " "Port \"matrix\[3\]\[7\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169542 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[3\]\[7\]\[9\] mboard " "Port \"matrix\[3\]\[7\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[0\]\[7\] mboard " "Port \"matrix\[4\]\[0\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[0\]\[8\] mboard " "Port \"matrix\[4\]\[0\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[0\]\[9\] mboard " "Port \"matrix\[4\]\[0\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169544 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[1\]\[7\] mboard " "Port \"matrix\[4\]\[1\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169544 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[1\]\[8\] mboard " "Port \"matrix\[4\]\[1\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169544 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[1\]\[9\] mboard " "Port \"matrix\[4\]\[1\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169544 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[2\]\[7\] mboard " "Port \"matrix\[4\]\[2\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169545 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[2\]\[8\] mboard " "Port \"matrix\[4\]\[2\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169545 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[2\]\[9\] mboard " "Port \"matrix\[4\]\[2\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169545 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[3\]\[7\] mboard " "Port \"matrix\[4\]\[3\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169546 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[3\]\[8\] mboard " "Port \"matrix\[4\]\[3\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169546 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[3\]\[9\] mboard " "Port \"matrix\[4\]\[3\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169546 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[4\]\[7\] mboard " "Port \"matrix\[4\]\[4\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169546 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[4\]\[8\] mboard " "Port \"matrix\[4\]\[4\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[4\]\[9\] mboard " "Port \"matrix\[4\]\[4\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[5\]\[7\] mboard " "Port \"matrix\[4\]\[5\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[5\]\[8\] mboard " "Port \"matrix\[4\]\[5\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[5\]\[9\] mboard " "Port \"matrix\[4\]\[5\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[6\]\[7\] mboard " "Port \"matrix\[4\]\[6\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[6\]\[8\] mboard " "Port \"matrix\[4\]\[6\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[6\]\[9\] mboard " "Port \"matrix\[4\]\[6\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169549 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[7\]\[7\] mboard " "Port \"matrix\[4\]\[7\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169549 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[7\]\[8\] mboard " "Port \"matrix\[4\]\[7\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169549 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[4\]\[7\]\[9\] mboard " "Port \"matrix\[4\]\[7\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169550 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[0\]\[7\] mboard " "Port \"matrix\[5\]\[0\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169550 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[0\]\[8\] mboard " "Port \"matrix\[5\]\[0\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169550 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[0\]\[9\] mboard " "Port \"matrix\[5\]\[0\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169550 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[1\]\[7\] mboard " "Port \"matrix\[5\]\[1\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169551 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[1\]\[8\] mboard " "Port \"matrix\[5\]\[1\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169551 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[1\]\[9\] mboard " "Port \"matrix\[5\]\[1\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169551 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[2\]\[7\] mboard " "Port \"matrix\[5\]\[2\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169552 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[2\]\[8\] mboard " "Port \"matrix\[5\]\[2\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169552 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[2\]\[9\] mboard " "Port \"matrix\[5\]\[2\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169552 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[3\]\[7\] mboard " "Port \"matrix\[5\]\[3\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169552 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[3\]\[8\] mboard " "Port \"matrix\[5\]\[3\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169553 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[3\]\[9\] mboard " "Port \"matrix\[5\]\[3\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169553 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[4\]\[7\] mboard " "Port \"matrix\[5\]\[4\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169553 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[4\]\[8\] mboard " "Port \"matrix\[5\]\[4\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169554 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[4\]\[9\] mboard " "Port \"matrix\[5\]\[4\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169554 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[5\]\[7\] mboard " "Port \"matrix\[5\]\[5\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169554 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[5\]\[8\] mboard " "Port \"matrix\[5\]\[5\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169554 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[5\]\[9\] mboard " "Port \"matrix\[5\]\[5\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169555 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[6\]\[7\] mboard " "Port \"matrix\[5\]\[6\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169555 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[6\]\[8\] mboard " "Port \"matrix\[5\]\[6\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169555 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[6\]\[9\] mboard " "Port \"matrix\[5\]\[6\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169556 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[7\]\[7\] mboard " "Port \"matrix\[5\]\[7\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169556 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[7\]\[8\] mboard " "Port \"matrix\[5\]\[7\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169556 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[5\]\[7\]\[9\] mboard " "Port \"matrix\[5\]\[7\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169556 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[0\]\[7\] mboard " "Port \"matrix\[6\]\[0\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169557 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[0\]\[8\] mboard " "Port \"matrix\[6\]\[0\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169557 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[0\]\[9\] mboard " "Port \"matrix\[6\]\[0\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169557 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[1\]\[7\] mboard " "Port \"matrix\[6\]\[1\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169558 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[1\]\[8\] mboard " "Port \"matrix\[6\]\[1\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169558 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[1\]\[9\] mboard " "Port \"matrix\[6\]\[1\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169558 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[2\]\[7\] mboard " "Port \"matrix\[6\]\[2\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169558 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[2\]\[8\] mboard " "Port \"matrix\[6\]\[2\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169559 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[2\]\[9\] mboard " "Port \"matrix\[6\]\[2\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169559 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[3\]\[7\] mboard " "Port \"matrix\[6\]\[3\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169559 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[3\]\[8\] mboard " "Port \"matrix\[6\]\[3\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169560 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[3\]\[9\] mboard " "Port \"matrix\[6\]\[3\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169560 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[4\]\[7\] mboard " "Port \"matrix\[6\]\[4\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169560 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[4\]\[8\] mboard " "Port \"matrix\[6\]\[4\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169560 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[4\]\[9\] mboard " "Port \"matrix\[6\]\[4\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169561 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[5\]\[7\] mboard " "Port \"matrix\[6\]\[5\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169561 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[5\]\[8\] mboard " "Port \"matrix\[6\]\[5\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169561 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[5\]\[9\] mboard " "Port \"matrix\[6\]\[5\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169562 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[6\]\[7\] mboard " "Port \"matrix\[6\]\[6\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169562 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[6\]\[8\] mboard " "Port \"matrix\[6\]\[6\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169562 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[6\]\[9\] mboard " "Port \"matrix\[6\]\[6\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169563 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[7\]\[7\] mboard " "Port \"matrix\[6\]\[7\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169563 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[7\]\[8\] mboard " "Port \"matrix\[6\]\[7\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169563 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[6\]\[7\]\[9\] mboard " "Port \"matrix\[6\]\[7\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169563 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[0\]\[7\] mboard " "Port \"matrix\[7\]\[0\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169564 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[0\]\[8\] mboard " "Port \"matrix\[7\]\[0\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169564 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[0\]\[9\] mboard " "Port \"matrix\[7\]\[0\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169564 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[1\]\[7\] mboard " "Port \"matrix\[7\]\[1\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169565 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[1\]\[8\] mboard " "Port \"matrix\[7\]\[1\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169565 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[1\]\[9\] mboard " "Port \"matrix\[7\]\[1\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169565 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[2\]\[7\] mboard " "Port \"matrix\[7\]\[2\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169565 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[2\]\[8\] mboard " "Port \"matrix\[7\]\[2\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169566 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[2\]\[9\] mboard " "Port \"matrix\[7\]\[2\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169566 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[3\]\[7\] mboard " "Port \"matrix\[7\]\[3\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169566 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[3\]\[8\] mboard " "Port \"matrix\[7\]\[3\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169567 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[3\]\[9\] mboard " "Port \"matrix\[7\]\[3\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169567 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[4\]\[7\] mboard " "Port \"matrix\[7\]\[4\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169567 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[4\]\[8\] mboard " "Port \"matrix\[7\]\[4\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169567 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[4\]\[9\] mboard " "Port \"matrix\[7\]\[4\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169568 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[5\]\[7\] mboard " "Port \"matrix\[7\]\[5\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169568 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[5\]\[8\] mboard " "Port \"matrix\[7\]\[5\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169568 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[5\]\[9\] mboard " "Port \"matrix\[7\]\[5\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169569 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[6\]\[7\] mboard " "Port \"matrix\[7\]\[6\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169569 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[6\]\[8\] mboard " "Port \"matrix\[7\]\[6\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169569 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[6\]\[9\] mboard " "Port \"matrix\[7\]\[6\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169569 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[7\]\[7\] mboard " "Port \"matrix\[7\]\[7\]\[7\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169570 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[7\]\[8\] mboard " "Port \"matrix\[7\]\[7\]\[8\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169570 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "matrix\[7\]\[7\]\[9\] mboard " "Port \"matrix\[7\]\[7\]\[9\]\" does not exist in macrofunction \"mboard\"" {  } { { "vga.sv" "mboard" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697057169570 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697057169574 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 192 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 192 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697057169644 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 11 14:46:09 2023 " "Processing ended: Wed Oct 11 14:46:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697057169644 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697057169644 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697057169644 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697057169644 ""}
