VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c7552.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c7552

# Loading Architecture Description
# Loading Architecture Description took 0.41 seconds (max_rss 80.1 MiB, delta_rss +64.9 MiB)

Timing analysis: ON
Circuit netlist file: c7552.net
Circuit placement file: c7552.place
Circuit routing file: c7552.route
Circuit SDC file: c7552.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 5.88 seconds (max_rss 953.6 MiB, delta_rss +873.5 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c7552.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 47 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 665
    .input :     207
    .output:     108
    6-LUT  :     350
  Nets  : 557
    Avg Fanout:     2.9
    Max Fanout:   175.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 2188
  Timing Graph Edges: 3154
  Timing Graph Levels: 14
# Build Timing Graph took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c7552.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c7552.blif'.

After removing unused inputs...
	total blocks: 665, total nets: 557, total inputs: 207, total outputs: 108
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    26/665       3%                            2     7 x 5     
    52/665       7%                            3     7 x 5     
    78/665      11%                            4     8 x 6     
   104/665      15%                            6     8 x 6     
   130/665      19%                            7     9 x 7     
   156/665      23%                            8     9 x 7     
   182/665      27%                           10    10 x 7     
   208/665      31%                           11    10 x 7     
   234/665      35%                           12    10 x 7     
   260/665      39%                           14    11 x 8     
   286/665      43%                           15    11 x 8     
   312/665      46%                           16    11 x 8     
   338/665      50%                           18    11 x 8     
   364/665      54%                           35    12 x 9     
   390/665      58%                           61    14 x 10    
   416/665      62%                           87    18 x 13    
   442/665      66%                          113    21 x 16    
   468/665      70%                          139    25 x 19    
   494/665      74%                          165    29 x 21    
   520/665      78%                          191    33 x 24    
   546/665      82%                          217    36 x 27    
   572/665      86%                          243    40 x 30    
   598/665      89%                          269    44 x 33    
   624/665      93%                          295    48 x 36    
   650/665      97%                          321    51 x 38    
Incr Slack updates 1 in 1.9676e-05 sec
Full Max Req/Worst Slack updates 1 in 3.216e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.4234e-05 sec
FPGA sized to 54 x 40 (auto)
Device Utilization: 0.08 (target 1.00)
	Block Utilization: 0.98 Type: io
	Block Utilization: 0.01 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        315                               0.342857                     0.657143   
       PLL          0                                      0                            0   
       LAB         22                                28.8636                           10   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 130 out of 557 nets, 427 nets not absorbed.

Netlist conversion complete.

# Packing took 0.55 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c7552.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.053463 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.06 seconds (max_rss 980.7 MiB, delta_rss +27.2 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 315
   pad       : 315
    inpad    : 207
    outpad   : 108
  LAB        : 22
   alm       : 180
    lut      : 350
     lut6    : 350
      lut    : 350

# Create Device
## Build Device Grid
FPGA sized to 54 x 40: 2160 grid tiles (auto)

Resource usage...
	Netlist
		315	blocks of type: io
	Architecture
		320	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		22	blocks of type: LAB
	Architecture
		1620	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		18	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		72	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		4	blocks of type: M144K

Device Utilization: 0.08 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.98 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.01 seconds (max_rss 980.9 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:269606
OPIN->CHANX/CHANY edge count before creating direct connections: 1399512
OPIN->CHANX/CHANY edge count after creating direct connections: 1474426
CHAN->CHAN type edge count:3995060
## Build routing resource graph took 3.86 seconds (max_rss 1144.0 MiB, delta_rss +163.1 MiB)
  RR Graph Nodes: 583020
  RR Graph Edges: 5739092
# Create Device took 4.01 seconds (max_rss 1144.0 MiB, delta_rss +163.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 28.14 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 28.14 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 9.05 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 9.05 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)

There are 743 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 12929

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 51.7168 td_cost: 3.7588e-07
Initial placement estimated Critical Path Delay (CPD): 10.8492 ns
Initial placement estimated setup Total Negative Slack (sTNS): -819.337 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -10.8492 ns

Initial placement estimated setup slack histogram:
[ -1.1e-08:   -1e-08) 16 ( 14.8%) |********************************
[   -1e-08: -9.6e-09)  4 (  3.7%) |********
[ -9.6e-09:   -9e-09) 14 ( 13.0%) |****************************
[   -9e-09: -8.4e-09) 13 ( 12.0%) |**************************
[ -8.4e-09: -7.7e-09)  4 (  3.7%) |********
[ -7.7e-09: -7.1e-09)  8 (  7.4%) |****************
[ -7.1e-09: -6.5e-09)  4 (  3.7%) |********
[ -6.5e-09: -5.9e-09) 11 ( 10.2%) |**********************
[ -5.9e-09: -5.3e-09) 24 ( 22.2%) |************************************************
[ -5.3e-09: -4.6e-09) 10 (  9.3%) |********************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1172
Warning 5: Starting t: 115 of 337 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.7e-04   0.967      44.12 3.2771e-07  10.444       -778  -10.444   0.457  0.0186   53.0     1.00      1172  0.200
   2    0.0 5.4e-04   0.986      42.14 3.1941e-07  10.246       -755  -10.246   0.431  0.0062   53.0     1.00      2344  0.950
   3    0.0 5.1e-04   0.995      41.27 3.1683e-07  10.186       -753  -10.186   0.449  0.0035   52.5     1.07      3516  0.950
   4    0.0 4.9e-04   0.990      40.89 3.1028e-07  10.441       -756  -10.441   0.404  0.0038   53.0     1.00      4688  0.950
   5    0.0 4.6e-04   0.994      40.55 2.9106e-07  10.477       -757  -10.477   0.385  0.0026   51.1     1.26      5860  0.950
   6    0.0 4.4e-04   0.990      39.99 2.7809e-07  10.112       -757  -10.112   0.377  0.0041   48.3     1.64      7032  0.950
   7    0.0 4.2e-04   0.994      39.77 2.2877e-07  10.629       -757  -10.629   0.422  0.0029   45.2     2.04      8204  0.950
   8    0.0 4.0e-04   0.991      39.97 2.543e-07   10.052       -755  -10.052   0.339  0.0042   44.4     2.16      9376  0.950
   9    0.0 3.8e-04   0.991      39.68 2.2184e-07  10.106       -750  -10.106   0.378  0.0066   39.9     2.76     10548  0.950
  10    0.0 3.6e-04   0.996      39.21 1.8409e-07  10.555       -753  -10.555   0.379  0.0024   37.4     3.10     11720  0.950
  11    0.0 3.4e-04   0.992      39.09 1.7825e-07  10.390       -751  -10.390   0.327  0.0032   35.1     3.40     12892  0.950
  12    0.0 3.2e-04   0.998      39.04 1.5664e-07  10.344       -745  -10.344   0.375  0.0034   31.2     3.94     14064  0.950
  13    0.0 3.1e-04   0.998      38.73 1.5462e-07  10.353       -745  -10.353   0.334  0.0025   29.1     4.21     15236  0.950
  14    0.0 2.9e-04   0.993      38.27 1.3622e-07  10.478       -742  -10.478   0.325  0.0038   26.0     4.63     16408  0.950
  15    0.0 2.8e-04   0.992      38.51 1.4019e-07  10.284       -743  -10.284   0.294  0.0038   23.0     5.03     17580  0.950
  16    0.0 2.6e-04   0.996      38.19 1.4899e-07  10.009       -740  -10.009   0.320  0.0028   19.7     5.49     18752  0.950
  17    0.0 2.5e-04   0.995      38.13 1.1557e-07  10.282       -744  -10.282   0.280  0.0023   17.3     5.81     19924  0.950
  18    0.0 2.4e-04   0.998      38.25 1.192e-07   10.209       -745  -10.209   0.269  0.0010   14.5     6.18     21096  0.950
  19    0.0 2.3e-04   0.991      38.07 1.1333e-07  10.157       -742  -10.157   0.295  0.0059   12.0     6.51     22268  0.950
  20    0.0 2.1e-04   0.994      37.82 1.0521e-07  10.084       -744  -10.084   0.272  0.0020   10.3     6.75     23440  0.950
  21    0.0 2.0e-04   0.994      37.86 1.0819e-07  10.009       -739  -10.009   0.244  0.0031    8.6     6.98     24612  0.950
  22    0.0 1.9e-04   0.996      37.67 1.1169e-07   9.909       -738   -9.909   0.404  0.0020    6.9     7.21     25784  0.950
  23    0.0 1.8e-04   0.996      37.51 1.1501e-07   9.928       -740   -9.928   0.381  0.0023    6.6     7.24     26956  0.950
  24    0.0 1.7e-04   0.993      37.31 1.043e-07   10.008       -738  -10.008   0.333  0.0037    6.3     7.29     28128  0.950
  25    0.0 1.7e-04   0.998      37.11 9.3259e-08  10.118       -736  -10.118   0.337  0.0027    5.6     7.38     29300  0.950
  26    0.0 1.6e-04   0.995      36.69 9.7722e-08  10.007       -733  -10.007   0.336  0.0021    5.0     7.46     30472  0.950
  27    0.0 1.5e-04   0.997      36.78 9.4811e-08   9.978       -733   -9.978   0.332  0.0016    4.5     7.53     31644  0.950
  28    0.0 1.4e-04   0.997      36.79 9.5095e-08  10.009       -736  -10.009   0.308  0.0012    4.0     7.60     32816  0.950
  29    0.0 1.3e-04   0.997      36.69 9.9712e-08   9.877       -731   -9.877   0.323  0.0011    3.5     7.67     33988  0.950
  30    0.0 1.3e-04   0.995      36.57 9.6373e-08   9.877       -730   -9.877   0.336  0.0021    3.1     7.72     35160  0.950
  31    0.0 1.2e-04   0.996      36.50 9.8691e-08   9.877       -730   -9.877   0.311  0.0016    2.7     7.76     36332  0.950
  32    0.0 1.2e-04   1.000      36.50 9.46e-08     9.877       -731   -9.877   0.306  0.0008    2.4     7.81     37504  0.950
  33    0.0 1.1e-04   0.998      36.49 9.5486e-08   9.877       -731   -9.877   0.323  0.0012    2.1     7.86     38676  0.950
  34    0.0 1.0e-04   0.998      36.46 9.4778e-08   9.877       -731   -9.877   0.288  0.0010    1.8     7.89     39848  0.950
  35    0.0 9.9e-05   0.999      36.46 9.3885e-08   9.877       -730   -9.877   0.283  0.0007    1.6     7.93     41020  0.950
  36    0.0 9.4e-05   0.998      36.44 9.605e-08    9.877       -729   -9.877   0.268  0.0013    1.3     7.96     42192  0.950
  37    0.0 8.9e-05   0.999      36.41 8.6617e-08   9.978       -730   -9.978   0.242  0.0006    1.1     7.99     43364  0.950
  38    0.0 8.5e-05   0.998      36.40 8.3707e-08   9.978       -731   -9.978   0.255  0.0011    1.0     8.00     44536  0.950
  39    0.0 8.1e-05   1.000      36.39 8.3294e-08   9.978       -729   -9.978   0.223  0.0007    1.0     8.00     45708  0.950
  40    0.0 7.7e-05   0.999      36.38 9.4355e-08   9.805       -729   -9.805   0.237  0.0008    1.0     8.00     46880  0.950
  41    0.0 7.3e-05   1.000      36.36 9.6941e-08   9.795       -729   -9.795   0.221  0.0005    1.0     8.00     48052  0.950
  42    0.0 6.9e-05   0.999      36.33 9.6806e-08   9.795       -729   -9.795   0.233  0.0006    1.0     8.00     49224  0.950
  43    0.0 6.6e-05   1.000      36.33 9.3887e-08   9.807       -728   -9.807   0.208  0.0004    1.0     8.00     50396  0.950
  44    0.0 6.2e-05   0.999      36.29 9.4752e-08   9.795       -727   -9.795   0.194  0.0006    1.0     8.00     51568  0.950
  45    0.0 5.9e-05   1.000      36.26 9.3829e-08   9.807       -727   -9.807   0.202  0.0002    1.0     8.00     52740  0.950
  46    0.0 5.6e-05   0.999      36.28 9.4067e-08   9.805       -727   -9.805   0.205  0.0004    1.0     8.00     53912  0.950
  47    0.0 5.4e-05   0.999      36.27 9.4101e-08   9.805       -728   -9.805   0.186  0.0002    1.0     8.00     55084  0.950
  48    0.0 5.1e-05   0.999      36.26 9.4713e-08   9.795       -727   -9.795   0.182  0.0004    1.0     8.00     56256  0.950
  49    0.0 4.8e-05   1.000      36.27 9.3777e-08   9.805       -728   -9.805   0.187  0.0002    1.0     8.00     57428  0.950
  50    0.0 4.6e-05   1.000      36.27 9.4556e-08   9.795       -727   -9.795   0.175  0.0001    1.0     8.00     58600  0.950
  51    0.0 4.4e-05   0.999      36.27 9.3607e-08   9.805       -726   -9.805   0.156  0.0004    1.0     8.00     59772  0.950
  52    0.0 4.1e-05   0.999      36.27 9.3317e-08   9.807       -727   -9.807   0.162  0.0003    1.0     8.00     60944  0.950
  53    0.0 3.9e-05   1.000      36.28 9.3135e-08   9.807       -727   -9.807   0.151  0.0003    1.0     8.00     62116  0.950
  54    0.0 3.7e-05   1.000      36.27 9.3269e-08   9.805       -726   -9.805   0.150  0.0004    1.0     8.00     63288  0.950
  55    0.0 3.6e-05   1.000      36.24 9.3934e-08   9.795       -726   -9.795   0.152  0.0002    1.0     8.00     64460  0.950
  56    0.0 3.4e-05   1.000      36.24 9.3325e-08   9.805       -726   -9.805   0.156  0.0002    1.0     8.00     65632  0.950
  57    0.0 3.2e-05   1.000      36.23 9.3143e-08   9.805       -726   -9.805   0.137  0.0002    1.0     8.00     66804  0.950
  58    0.0 2.6e-05   0.999      36.23 9.3799e-08   9.795       -725   -9.795   0.126  0.0004    1.0     8.00     67976  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=36.2335, TD costs=9.37443e-08, CPD=  9.795 (ns) 
  59    0.0 2.1e-05   0.999      36.31 9.3304e-08   9.795       -725   -9.795   0.096  0.0006    1.0     8.00     69148  0.800
  60    0.0 1.6e-05   0.999      36.31 9.1164e-08   9.808       -722   -9.808   0.073  0.0003    1.0     8.00     70320  0.800
  61    0.0 1.3e-05   1.000      36.27 9.9571e-08   9.700       -722   -9.700   0.061  0.0002    1.0     8.00     71492  0.800
  62    0.0 0.0e+00   0.999      36.28 9.8743e-08   9.710       -722   -9.710   0.044  0.0007    1.0     8.00     72664  0.800
## Placement Quench took 0.00 seconds (max_rss 1144.0 MiB)
post-quench CPD = 9.70952 (ns) 

BB estimate of min-dist (placement) wire length: 9080

Completed placement consistency check successfully.

Swaps called: 73001

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 9.70952 ns, Fmax: 102.992 MHz
Placement estimated setup Worst Negative Slack (sWNS): -9.70952 ns
Placement estimated setup Total Negative Slack (sTNS): -722.156 ns

Placement estimated setup slack histogram:
[ -9.7e-09: -9.2e-09)  6 (  5.6%) |********
[ -9.2e-09: -8.7e-09) 21 ( 19.4%) |****************************
[ -8.7e-09: -8.2e-09) 16 ( 14.8%) |*********************
[ -8.2e-09: -7.6e-09)  4 (  3.7%) |*****
[ -7.6e-09: -7.1e-09)  3 (  2.8%) |****
[ -7.1e-09: -6.6e-09)  2 (  1.9%) |***
[ -6.6e-09: -6.1e-09)  0 (  0.0%) |
[ -6.1e-09: -5.6e-09)  2 (  1.9%) |***
[ -5.6e-09:   -5e-09) 18 ( 16.7%) |************************
[   -5e-09: -4.5e-09) 36 ( 33.3%) |************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.997893, bb_cost: 36.3196, td_cost: 9.80679e-08, 

Placement resource usage:
  io  implemented as io : 315
  LAB implemented as LAB: 22

Placement number of temperatures: 62
Placement total # of swap attempts: 73001
	Swaps accepted: 19615 (26.9 %)
	Swaps rejected: 48771 (66.8 %)
	Swaps aborted:  4615 ( 6.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.07            27.70           72.30          0.00         
                   Median                 22.53            28.71           64.29          7.00         
                   Centroid               22.54            30.17           59.95          9.88         
                   W. Centroid            22.94            29.34           61.12          9.54         
                   W. Median              0.84             9.95            75.69          14.36        
                   Crit. Uniform          0.22             0.61            99.39          0.00         
                   Feasible Region        0.21             1.99            90.07          7.95         

LAB                Uniform                1.56             3.52            96.48          0.00         
                   Median                 1.62             7.89            85.92          6.19         
                   Centroid               1.54             6.22            90.67          3.11         
                   W. Centroid            1.52             7.50            90.14          2.35         
                   W. Median              0.07             0.00            86.27          13.73        
                   Crit. Uniform          0.70             0.00            100.00         0.00         
                   Feasible Region        0.66             0.00            100.00         0.00         


Placement Quench timing analysis took 0.00054527 seconds (0.000505315 STA, 3.9955e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0439043 seconds (0.0408807 STA, 0.00302358 slack) (64 full updates: 64 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.16 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)  23 (  3.1%) |***
[      0.6:      0.7)  51 (  6.9%) |******
[      0.7:      0.8)  55 (  7.4%) |*******
[      0.8:      0.9) 227 ( 30.6%) |****************************
[      0.9:        1) 387 ( 52.1%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  396895     427     743     325 ( 0.056%)   11223 ( 1.1%)   10.197     -752.7    -10.197      0.000      0.000      N/A
Incr Slack updates 64 in 0.000986596 sec
Full Max Req/Worst Slack updates 30 in 8.0131e-05 sec
Incr Max Req/Worst Slack updates 34 in 8.929e-05 sec
Incr Criticality updates 15 in 0.000377445 sec
Full Criticality updates 49 in 0.00123835 sec
   2    0.0     0.5    1  247387     285     559     163 ( 0.028%)   10917 ( 1.1%)   10.198     -753.3    -10.198      0.000      0.000      N/A
   3    0.0     0.6    0  148509     151     362      90 ( 0.015%)   10983 ( 1.1%)   10.198     -753.7    -10.198      0.000      0.000      N/A
   4    0.0     0.8    0   99606     106     262      51 ( 0.009%)   10962 ( 1.1%)   10.198     -753.7    -10.198      0.000      0.000      N/A
   5    0.0     1.1    1   68770      67     188      35 ( 0.006%)   10954 ( 1.1%)   10.198     -753.6    -10.198      0.000      0.000      N/A
   6    0.0     1.4    0   37776      42     115      23 ( 0.004%)   10991 ( 1.1%)   10.198     -753.6    -10.198      0.000      0.000      N/A
   7    0.0     1.9    0   28903      34      96      18 ( 0.003%)   10954 ( 1.1%)   10.198     -753.6    -10.198      0.000      0.000      N/A
   8    0.0     2.4    0   19049      26      70      13 ( 0.002%)   10950 ( 1.1%)   10.198     -753.7    -10.198      0.000      0.000      N/A
   9    0.0     3.1    0   13437      19      58       8 ( 0.001%)   10958 ( 1.1%)   10.312     -755.7    -10.312      0.000      0.000      N/A
  10    0.0     4.1    0   28249      29      88       2 ( 0.000%)   11015 ( 1.1%)   10.312     -755.7    -10.312      0.000      0.000       15
  11    0.0     5.3    0   15834      16      47       1 ( 0.000%)   11011 ( 1.1%)   10.312     -755.8    -10.312      0.000      0.000       12
  12    0.0     6.9    0   14834      14      41       0 ( 0.000%)   11003 ( 1.1%)   10.312     -755.8    -10.312      0.000      0.000       11
Restoring best routing
Critical path: 10.3118 ns
Successfully routed after 12 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)  35 (  4.7%) |*****
[      0.5:      0.6)  37 (  5.0%) |*****
[      0.6:      0.7)  13 (  1.7%) |**
[      0.7:      0.8) 180 ( 24.2%) |*************************
[      0.8:      0.9) 333 ( 44.8%) |***********************************************
[      0.9:        1) 145 ( 19.5%) |********************
Router Stats: total_nets_routed: 1216 total_connections_routed: 2629 total_heap_pushes: 1119249 total_heap_pops: 150256 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 1119249 total_external_heap_pops: 150256 total_external_SOURCE_pushes: 2629 total_external_SOURCE_pops: 1774 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 2629 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 2629 total_external_SINK_pushes: 17229 total_external_SINK_pops: 16448 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 18545 total_external_IPIN_pops: 17235 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 34301 total_external_OPIN_pops: 28116 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1504 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1504 total_external_CHANX_pushes: 506224 total_external_CHANX_pops: 39210 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 3525 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 3525 total_external_CHANY_pushes: 540321 total_external_CHANY_pops: 47473 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 4684 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 4684 total_number_of_adding_all_rt: 19314 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.19 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.02 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 204044217
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)
Found 1338 mismatches between routing and packing results.
Fixed 623 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 1144.0 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        315                               0.342857                     0.657143   
       PLL          0                                      0                            0   
       LAB         22                                28.8636                           10   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 130 out of 557 nets, 427 nets not absorbed.


Average number of bends per net: 1.70726  Maximum # of bends: 10

Number of global nets: 0
Number of routed nets (nonglobal): 427
Wire length results (in units of 1 clb segments)...
	Total wirelength: 11003, average net length: 25.7682
	Maximum net length: 124

Wire length results in terms of physical segments...
	Total wiring segments used: 1849, average wire segments per net: 4.33021
	Maximum segments used by a net: 21
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 46

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   28 (  0.7%) |
[        0:      0.1) 4106 ( 99.3%) |**********************************************
Maximum routing channel utilization:      0.18 at (25,16)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      17   5.685      250
                         1       9   4.722      250
                         2       7   1.481      250
                         3       2   0.796      250
                         4       3   0.870      250
                         5       5   2.611      250
                         6      12   1.574      250
                         7       4   1.185      250
                         8      10   2.981      250
                         9       9   3.000      250
                        10       4   1.889      250
                        11      14   6.463      250
                        12       5   2.537      250
                        13      33   9.685      250
                        14      10   4.444      250
                        15      36   8.463      250
                        16      44   7.685      250
                        17       9   3.241      250
                        18      38   8.093      250
                        19       7   4.648      250
                        20       5   2.056      250
                        21       5   2.241      250
                        22       5   0.981      250
                        23       2   0.889      250
                        24       3   0.056      250
                        25       2   0.333      250
                        26       3   0.519      250
                        27       2   0.167      250
                        28       3   0.222      250
                        29       2   0.444      250
                        30       2   0.148      250
                        31       2   0.519      250
                        32       4   1.259      250
                        33       1   0.204      250
                        34       4   1.667      250
                        35       5   1.537      250
                        36       3   1.481      250
                        37       3   1.352      250
                        38      12   6.037      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      15   6.150      250
                         1      13   2.550      250
                         2      17   2.275      250
                         3       2   0.650      250
                         4       4   1.750      250
                         5       2   0.575      250
                         6       2   0.900      250
                         7       4   1.500      250
                         8       2   1.425      250
                         9       2   0.650      250
                        10       2   0.625      250
                        11       2   0.525      250
                        12       3   0.750      250
                        13       4   0.775      250
                        14       1   0.075      250
                        15       1   0.925      250
                        16       4   0.950      250
                        17       3   0.725      250
                        18       3   0.725      250
                        19       4   2.375      250
                        20       7   3.325      250
                        21       8   4.975      250
                        22      30  10.225      250
                        23      61  15.300      250
                        24      59  16.050      250
                        25      49  10.800      250
                        26      31   8.150      250
                        27      13   4.650      250
                        28       5   1.775      250
                        29       4   1.925      250
                        30       2   0.650      250
                        31       4   0.800      250
                        32       1   0.300      250
                        33       2   1.225      250
                        34       1   0.075      250
                        35       2   0.575      250
                        36       2   0.350      250
                        37       3   0.675      250
                        38      12   2.125      250
                        39      15   3.150      250
                        40      14   4.175      250
                        41      12   2.925      250
                        42       3   1.525      250
                        43       3   0.725      250
                        44       5   1.075      250
                        45       5   0.750      250
                        46       3   0.650      250
                        47       3   0.375      250
                        48       4   0.225      250
                        49       2   0.175      250
                        50       3   0.475      250
                        51       9   4.325      250
                        52       8   3.075      250

Total tracks in x-direction: 9750, in y-direction: 13250

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 3.37711e+07, per logic tile: 15634.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4 115830
                                                      Y      4 117342
                                                      X     16   5550
                                                      Y     16   5966

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00597
                                            16       0.036

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00671
                                            16      0.0287

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00634
                             L16          0.0322

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00634
                            L16    1      0.0322

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.3e-09:  4.6e-09) 10 (  9.3%) |******************
[  4.6e-09:  4.8e-09) 27 ( 25.0%) |************************************************
[  4.8e-09:    5e-09) 15 ( 13.9%) |***************************
[    5e-09:  5.3e-09)  9 (  8.3%) |****************
[  5.3e-09:  5.5e-09)  3 (  2.8%) |*****
[  5.5e-09:  5.7e-09)  8 (  7.4%) |**************
[  5.7e-09:    6e-09)  2 (  1.9%) |****
[    6e-09:  6.2e-09)  6 (  5.6%) |***********
[  6.2e-09:  6.4e-09) 18 ( 16.7%) |********************************
[  6.4e-09:  6.7e-09) 10 (  9.3%) |******************

Final critical path delay (least slack): 10.3118 ns, Fmax: 96.9765 MHz
Final setup Worst Negative Slack (sWNS): -10.3118 ns
Final setup Total Negative Slack (sTNS): -755.754 ns

Final setup slack histogram:
[   -1e-08: -9.7e-09)  6 (  5.6%) |*******
[ -9.7e-09: -9.2e-09) 18 ( 16.7%) |**********************
[ -9.2e-09: -8.6e-09) 15 ( 13.9%) |******************
[ -8.6e-09: -8.1e-09)  7 (  6.5%) |*********
[ -8.1e-09: -7.5e-09)  3 (  2.8%) |****
[ -7.5e-09: -6.9e-09)  3 (  2.8%) |****
[ -6.9e-09: -6.4e-09)  0 (  0.0%) |
[ -6.4e-09: -5.8e-09)  2 (  1.9%) |**
[ -5.8e-09: -5.2e-09) 15 ( 13.9%) |******************
[ -5.2e-09: -4.7e-09) 39 ( 36.1%) |************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.2654e-05 sec
Full Max Req/Worst Slack updates 1 in 3.346e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.7451e-05 sec
Flow timing analysis took 0.0777954 seconds (0.0732452 STA, 0.00455028 slack) (79 full updates: 65 setup, 0 hold, 14 combined).
VPR succeeded
The entire flow of VPR took 49.32 seconds (max_rss 1144.0 MiB)
Incr Slack updates 13 in 0.000216996 sec
Full Max Req/Worst Slack updates 2 in 9.679e-06 sec
Incr Max Req/Worst Slack updates 11 in 5.2328e-05 sec
Incr Criticality updates 8 in 0.000232867 sec
Full Criticality updates 5 in 0.000256019 sec
