Module fifo_0000{
}
Module clkg{
}
Module fifo_usage_spy{
}

EdfPortBounds fifo_usage_spy{
7 0 datain
7 0 dataout
3 0 remain
}
NonAliasNets fifo_0000{
ra[2]    f   141
ra[1]    f   142
ra[0]    f   143
w_rag[2]    f   144
wa[2]    f   147
wa[1]    f   148
wa[0]    f   149
}
