// Seed: 2007095712
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    input uwire id_4
    , id_11,
    output wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri1 id_9
);
  assign id_5 = id_11 ^ -1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    input wand id_3,
    output wand void id_4,
    output tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    input tri id_11,
    input wand id_12,
    input supply1 id_13
);
  assign id_4 = 1'h0;
  assign id_4 = -1;
  uwire id_15 = 1, id_16, \id_17 ;
  assign id_16 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_0,
      id_5,
      id_8,
      id_11,
      id_2,
      id_4
  );
  assign modCall_1.id_9 = 0;
endmodule
