// See LICENSE for license details.

#ifndef RTLSIM
#include "simif_f1.h"
#define SIMIF simif_f1_t
#else
#include "simif_emul.h"
#define SIMIF simif_emul_t
#endif

#include "bridges/tracerv.h"

#include "bridges/bridge_driver.h"
#include "bridges/peek_poke.h"

#include "BridgeHarness.h"
#include "TestHarness.h"

#include <iostream>

static std::vector<bool> get_contiguous(const unsigned bits,
                                        const unsigned total) {
  std::vector<bool> ret;
  for (unsigned i = 0; i < total; i++) {
    const bool value = (i < bits);
    ret.emplace_back(value);
    // std::cout << value << "\n";
  }

  return ret;
}

static std::vector<uint64_t> get_iaddrs(const unsigned step,
                                        const unsigned total) {
  constexpr uint64_t offset =
      1024; // should be larger than total but doesn't really matter
  std::vector<uint64_t> ret;

  for (unsigned i = 0; i < total; i++) {
    ret.emplace_back(step * offset + i);
  }

  return ret;
}

static std::string namei(const unsigned x) {
  std::stringstream ss;
  ss << "io_insns_" << x << "_iaddr";
  return ss.str();
};

static std::string namev(const unsigned x) {
  std::stringstream ss;
  ss << "io_insns_" << x << "_valid";
  return ss.str();
};

class TracerVModule final : public simulation_t {
public:
  TracerVModule(const std::vector<std::string> &args, simif_t *simif)
      : simulation_t(*simif, args), simif(simif) {}

  virtual ~TracerVModule() {}

  void add_bridge_driver(bridge_driver_t *bridge) {
    bridges.emplace_back(bridge);
  }

  void add_bridge_driver(peek_poke_t *bridge) { peek_poke.reset(bridge); }

  void add_bridge_driver(tracerv_t *bridge) {
    std::cout << "tracerv::add_bridge_driver(tracerv)\n";
    assert(!tracerv && "multiple bridges registered");
    tracerv.reset(bridge);
  }

  void simulation_init() override {
#include "constructor.h"
    for (auto &bridge : bridges) {
      bridge->init();
    }
    if (tracerv) {
      tracerv->init();
    }
  }

  // return the final values we will feed into MMIO
  std::pair<std::vector<uint64_t>, std::vector<bool>>
  get_final_values(const unsigned tracerv_width) {

    std::vector<bool> final_valid;
    std::vector<uint64_t> final_iaddr;
    for (unsigned i = 0; i < tracerv_width; i++) {
      final_valid.emplace_back(0);
      final_iaddr.emplace_back(0xffff);
    }

    return std::make_pair(final_iaddr, final_valid);
  }

  // call init on tracerV
  // call tick 1:1 with take_steps
  // copy termination brige take_steps
  // call take_steps for 100
  // the in a loop, tick all bridges, untill done() is true
  //

  // expose a vec of iaddr, and valid
  //   consider ValidIO,, a bundle with valid implicit (valid/ready without the
  //   ready) just expose iaddr

  // add require to traverVBridge
  // consider PR a test before widht changes

  // take N steps
  // tick all of the bridges until done is asserted
  // there is a timeout to see if done never returns
  // returns false for error
  // returns true for success
  bool steps(const unsigned s) {
    simif->take_steps(s, /*blocking=*/false);
    const unsigned timeout = 10000 + s;
    bool was_done = false;
    for (unsigned i = 0; i < timeout; i++) {

      for (auto &bridge : bridges) {
        bridge->tick();
      }
      tracerv->tick();

      if (simif->done()) {
        was_done = true;
        break;
      }
    }

    if (!was_done) {
      std::cout << "Hit timeout of " << timeout
                << " tick loops afer a requested " << s << " steps"
                << std::endl;
    }

    return was_done;
  }

  std::vector<uint64_t> expected_cycle;
  std::vector<uint64_t> expected_iaddr;

  std::vector<uint64_t> got_cycle;
  std::vector<uint64_t> got_iaddr;

  void got_instruction(const uint64_t cycle, const uint64_t pc) {
    // std::cout << "cycle: " << cycle << " pc: " << pc << std::endl;
    got_cycle.emplace_back(cycle);
    got_iaddr.emplace_back(pc);
  }

  int simulation_run() override {
    if (!tracerv) {
      std::cout << "tracerv was never set" << std::endl;
    }

    // set the callback to capture traced instructions
    tracerv->set_on_instruction_received(
        std::bind(&TracerVModule::got_instruction,
                  this,
                  std::placeholders::_1,
                  std::placeholders::_2));

    // Reset the DUT.
    peek_poke->poke("reset", 1, /*blocking=*/true);
    simif->take_steps(1, /*blocking=*/true);
    peek_poke->poke("reset", 0, /*blocking=*/true);
    simif->take_steps(1, /*blocking=*/true);

    // the value of the first cycle as returned from TracerV
    const uint64_t cycle_offset = 3;

    // modified as we go
    uint64_t e_cycle = cycle_offset;

    const unsigned tracerv_width = tracerv->max_core_ipc;

    // load MMIO and capture expected outputs
    auto load = [&](std::vector<uint64_t> iad, std::vector<bool> bit) {
      assert(iad.size() == bit.size());
      for (unsigned i = 0; i < iad.size(); i++) {
        // std::cout << "loading " << i << " with " << iad[i] << "," << bit[i]
        // << std::endl;
        peek_poke->poke(namei(i), iad[i], true);
        peek_poke->poke(namev(i), bit[i], true);

        // calculate what TraverV should output, and save it
        if (bit[i]) {
          expected_cycle.emplace_back(e_cycle);
          expected_iaddr.emplace_back(iad[i]);
        }
      }
      e_cycle++;
    };

    // loop over tests. choose random valids with a simple pattern of iaddr
    // load into MMIO, and tick the system
    for (unsigned test_step = 0; test_step < get_total_trace_tests();
         test_step++) {
      const uint64_t pull = simif->rand_next(tracerv_width);

      auto pull_iaddr = get_iaddrs(test_step, tracerv_width);
      auto pull_bits = get_contiguous(pull, tracerv_width);

      load(pull_iaddr, pull_bits);
      steps(1);
    }

    const auto &[final_iaddr, final_valid] = get_final_values(tracerv_width);

    // load final values (which are not valid and thus not checked)
    load(final_iaddr, final_valid);

    // step to flush things out
    steps(get_step_limit());

    // check for test pass
    check_test_pass();

    return EXIT_SUCCESS;
  }

  // check if the test passed, exit(1) for failure
  void check_test_pass() {
    if (got_cycle != expected_cycle) {
      std::cerr << "FAIL: TracerV Cycles did not match\n";
      exit(1);
    }

    if (got_iaddr != expected_iaddr) {
      std::cerr << "FAIL: TracerV Iaddr did not match\n";
      exit(1);
    }

    if (got_cycle.size() == 0 || got_iaddr.size() == 0) {
      std::cerr << "FAIL: TracerV Iaddr or Cycle didn't capture anything\n";
      exit(1);
    }
  }

  void simulation_finish() override {
    for (auto &bridge : bridges) {
      bridge->finish();
    }
  }

private:
  simif_t *simif;
  std::vector<std::unique_ptr<bridge_driver_t>> bridges;
  std::unique_ptr<peek_poke_t> peek_poke;

  // seems like smaller values will cause TraverV not to collect data
  unsigned get_step_limit() const { return 10000; }
  unsigned get_total_trace_tests() const { return 64; }

  std::unique_ptr<tracerv_t> tracerv;
};

TEST_MAIN(TracerVModule)
