Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_048.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_048.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_047.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_047.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_044.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_044.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_043.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_043.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_040.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_040.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_039.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_039.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_037.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_037.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_036.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_036.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_035.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_035.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_034.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_034.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_034.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_034.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_029.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_029.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_027.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_027.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at Computer_System_SDRAM_test_component.v(236): extended using "x" or "z" File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 236
Warning (10273): Verilog HDL warning at Computer_System_SDRAM_test_component.v(237): extended using "x" or "z" File: C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 237
