Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/TOP is now defined in a different file.  It was defined in "C:/Programas_Lab_E6/FPGA_BLUETOOTH/TOP.vhd", and is now defined in "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/TOP.vhd".
WARNING:HDLParsers:3607 - Unit work/TOP/Behavioral is now defined in a different file.  It was defined in "C:/Programas_Lab_E6/FPGA_BLUETOOTH/TOP.vhd", and is now defined in "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/TOP.vhd".
WARNING:HDLParsers:3607 - Unit work/control_hc_sr04 is now defined in a different file.  It was defined in "C:/Programas_Lab_E6/FPGA_BLUETOOTH/control_hc_sr04.vhd", and is now defined in "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/control_hc_sr04.vhd".
WARNING:HDLParsers:3607 - Unit work/control_hc_sr04/Behavioral is now defined in a different file.  It was defined in "C:/Programas_Lab_E6/FPGA_BLUETOOTH/control_hc_sr04.vhd", and is now defined in "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/control_hc_sr04.vhd".
WARNING:HDLParsers:3607 - Unit work/tx_bluetooth is now defined in a different file.  It was defined in "C:/Programas_Lab_E6/FPGA_BLUETOOTH/tx_bluetooth.vhd", and is now defined in "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/tx_bluetooth.vhd".
WARNING:HDLParsers:3607 - Unit work/tx_bluetooth/Behavioral is now defined in a different file.  It was defined in "C:/Programas_Lab_E6/FPGA_BLUETOOTH/tx_bluetooth.vhd", and is now defined in "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/tx_bluetooth.vhd".
Compiling vhdl file "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/control_hc_sr04.vhd" in Library work.
Architecture behavioral of Entity control_hc_sr04 is up to date.
Compiling vhdl file "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/tx_bluetooth.vhd" in Library work.
Architecture behavioral of Entity tx_bluetooth is up to date.
Compiling vhdl file "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/TOP.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>) with generics.
	Bits_data = 8
	HZ_reloj = 12000000

Analyzing hierarchy for entity <control_hc_sr04> in library <work> (architecture <behavioral>) with generics.
	Bits_data = 8
	Conteo_max = 139200
	HZ_reloj = 12000000
	Pulso_trigger = 120
	centimetro = 348
	distancia_max = 200
	tiempo_sonico = 2400

Analyzing hierarchy for entity <tx_bluetooth> in library <work> (architecture <behavioral>) with generics.
	BaudRate = 9600
	Bits_data = 8
	HZ_reloj = 12000000
	num_puertos = 2
	tiempo_bit = 1250


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <TOP> in library <work> (Architecture <behavioral>).
	Bits_data = 8
	HZ_reloj = 12000000
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing generic Entity <control_hc_sr04> in library <work> (Architecture <behavioral>).
	Bits_data = 8
	Conteo_max = 139200
	HZ_reloj = 12000000
	Pulso_trigger = 120
	centimetro = 348
	distancia_max = 200
	tiempo_sonico = 2400
Entity <control_hc_sr04> analyzed. Unit <control_hc_sr04> generated.

Analyzing generic Entity <tx_bluetooth> in library <work> (Architecture <behavioral>).
	BaudRate = 9600
	Bits_data = 8
	HZ_reloj = 12000000
	num_puertos = 2
	tiempo_bit = 1250
Entity <tx_bluetooth> analyzed. Unit <tx_bluetooth> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_hc_sr04>.
    Related source file is "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/control_hc_sr04.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <TRIGGER>.
    Found 8-bit register for signal <DATA>.
    Found 18-bit register for signal <contador>.
    Found 18-bit addsub for signal <contador$share0000> created at line 32.
    Found 8-bit register for signal <distancia>.
    Found 8-bit adder for signal <distancia$addsub0000> created at line 83.
    Found 9-bit comparator less for signal <distancia$cmp_lt0000> created at line 79.
    Found 18-bit comparator greater for signal <estado$cmp_gt0000> created at line 77.
    Found 18-bit comparator less for signal <estado$cmp_lt0000> created at line 45.
    Found 18-bit comparator less for signal <estado$cmp_lt0001> created at line 54.
    Found 18-bit comparator less for signal <estado$cmp_lt0002> created at line 63.
    Found 9-bit register for signal <sumador>.
    Found 9-bit adder for signal <sumador$addsub0000> created at line 80.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <control_hc_sr04> synthesized.


Synthesizing Unit <tx_bluetooth>.
    Related source file is "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/tx_bluetooth.vhd".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <IO_P1>.
    Found 11-bit register for signal <conteo>.
    Found 11-bit adder for signal <conteo$addsub0000>.
    Found 11-bit comparator less for signal <estado$cmp_lt0000> created at line 56.
    Found 3-bit comparator less for signal <estado$cmp_lt0001> created at line 70.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 71.
    Found 8-bit register for signal <puente>.
    Found 1-bit register for signal <puerto<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <tx_bluetooth> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Programas_Lab_E6/Programas_Proyectos/FPGA_BLUETOOTH/TOP.vhd".
Unit <TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 1
 18-bit addsub                                         : 2
 3-bit adder                                           : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 15
 1-bit register                                        : 4
 11-bit register                                       : 1
 18-bit register                                       : 2
 3-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 2
# Comparators                                          : 12
 11-bit comparator less                                : 1
 18-bit comparator greater                             : 2
 18-bit comparator less                                : 6
 3-bit comparator less                                 : 1
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_tx_bluetooth/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 11
 start | 01
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_control_hc_sr04_1/estado/FSM> on signal <estado[1:3]> with gray encoding.
Optimizing FSM <Inst_control_hc_sr04_2/estado/FSM> on signal <estado[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 trig   | 001
 espera | 011
 echo   | 010
 conteo | 110
 envio  | 111
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 1
 18-bit addsub                                         : 2
 3-bit adder                                           : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 112
 Flip-Flops                                            : 112
# Comparators                                          : 12
 11-bit comparator less                                : 1
 18-bit comparator greater                             : 2
 18-bit comparator less                                : 6
 3-bit comparator less                                 : 1
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <control_hc_sr04> ...

Optimizing unit <tx_bluetooth> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 24.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 486
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 34
#      LUT2                        : 14
#      LUT2_D                      : 2
#      LUT3                        : 24
#      LUT3_L                      : 1
#      LUT4                        : 193
#      LUT4_D                      : 10
#      LUT4_L                      : 9
#      MUXCY                       : 105
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 120
#      FD                          : 91
#      FDE                         : 25
#      FDRS                        : 2
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 3
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      157  out of    704    22%  
 Number of Slice Flip Flops:            120  out of   1408     8%  
 Number of 4 input LUTs:                293  out of   1408    20%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    108     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 120   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.532ns (Maximum Frequency: 153.096MHz)
   Minimum input arrival time before clock: 4.539ns
   Maximum output required time after clock: 5.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.532ns (frequency: 153.096MHz)
  Total number of paths / destination ports: 6893 / 151
-------------------------------------------------------------------------
Delay:               6.532ns (Levels of Logic = 9)
  Source:            Inst_control_hc_sr04_2/contador_0 (FF)
  Destination:       Inst_control_hc_sr04_2/contador_17 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_control_hc_sr04_2/contador_0 to Inst_control_hc_sr04_2/contador_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.495   0.607  Inst_control_hc_sr04_2/contador_0 (Inst_control_hc_sr04_2/contador_0)
     LUT4:I0->O            1   0.561   0.000  Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<0> (Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<0> (Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1> (Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2> (Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3> (Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<3>)
     MUXCY:CI->O          13   0.179   0.838  Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4> (Inst_control_hc_sr04_2/Mcompar_estado_cmp_gt0000_cy<4>)
     LUT4:I3->O            1   0.561   0.359  Inst_control_hc_sr04_2/contador_mux0001<0>19 (Inst_control_hc_sr04_2/contador_mux0001<0>19)
     LUT4_D:I3->O         17   0.561   0.895  Inst_control_hc_sr04_2/contador_mux0001<0>136 (Inst_control_hc_sr04_2/N01)
     LUT4:I3->O            1   0.561   0.000  Inst_control_hc_sr04_2/contador_mux0001<9>1 (Inst_control_hc_sr04_2/contador_mux0001<9>)
     FD:D                      0.197          Inst_control_hc_sr04_2/contador_8
    ----------------------------------------
    Total                      6.532ns (3.833ns logic, 2.699ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 86 / 50
-------------------------------------------------------------------------
Offset:              4.539ns (Levels of Logic = 4)
  Source:            ECHO_TOP_2 (PAD)
  Destination:       Inst_control_hc_sr04_2/contador_17 (FF)
  Destination Clock: CLK rising

  Data Path: ECHO_TOP_2 to Inst_control_hc_sr04_2/contador_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.824   0.474  ECHO_TOP_2_IBUF (ECHO_TOP_2_IBUF)
     LUT4:I2->O            1   0.561   0.465  Inst_control_hc_sr04_2/contador_mux0001<0>123 (Inst_control_hc_sr04_2/contador_mux0001<0>123)
     LUT4_D:I0->O         17   0.561   0.895  Inst_control_hc_sr04_2/contador_mux0001<0>136 (Inst_control_hc_sr04_2/N01)
     LUT4:I3->O            1   0.561   0.000  Inst_control_hc_sr04_2/contador_mux0001<9>1 (Inst_control_hc_sr04_2/contador_mux0001<9>)
     FD:D                      0.197          Inst_control_hc_sr04_2/contador_8
    ----------------------------------------
    Total                      4.539ns (2.704ns logic, 1.835ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 1)
  Source:            Inst_control_hc_sr04_1/TRIGGER (FF)
  Destination:       TRIGGER_TOP_1 (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_control_hc_sr04_1/TRIGGER to TRIGGER_TOP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.495   0.380  Inst_control_hc_sr04_1/TRIGGER (Inst_control_hc_sr04_1/TRIGGER)
     OBUF:I->O                 4.396          TRIGGER_TOP_1_OBUF (TRIGGER_TOP_1)
    ----------------------------------------
    Total                      5.271ns (4.891ns logic, 0.380ns route)
                                       (92.8% logic, 7.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.04 secs
 
--> 

Total memory usage is 4513308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

