# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 09:54:51 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(117): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(118): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(119): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(120): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(121): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(123): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(124): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(125): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(126): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(117): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(118): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(119): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(120): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(121): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(123): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(124): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(125): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(126): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(142): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(143): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(144): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(145): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(146): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(148): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(149): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(150): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(151): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0 File: ./../Sw_40g_Core.sv Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0 File: ./../Sw_40g_Core.sv Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0 File: ./../Sw_40g_Core.sv Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0 File: ./../Sw_40g_Core.sv Line: 245
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 126
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 125
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 124
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 123
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 121
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 126
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 125
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 124
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 123
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 121
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 151
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 150
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 149
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 148
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 146
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 120
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 119
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 118
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 117
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 120
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 119
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 118
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 117
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 145
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 144
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 143
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 142
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 166
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_rx[0]/tready' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(74).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/pre_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 74
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tuser' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 83
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tdest' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 82
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tid' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(81).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 81
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tlast' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(80).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 80
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tvalid' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(79).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 79
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tstrb' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(78).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 78
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tkeep' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(77).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 77
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tdata' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(76).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 76
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# Error loading design
# End time: 09:54:53 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 9, Warnings: 148
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:59:12 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Compiling module AxiStream2UserIfc64to128Bridge
# -- Compiling module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 09:59:12 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:59:12 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Compiling module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 09:59:12 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:59:12 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Compiling module taxi_axis_adapter
# -- Compiling module taxi_axis_arb_mux
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(92): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(93): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(96): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(164): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(173): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_arb_mux.sv(174): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module taxi_axis_async_fifo
# -- Compiling module taxi_axis_async_fifo_adapter
# -- Compiling module taxi_axis_broadcast
# -- Compiling module taxi_axis_cobs_decode
# -- Compiling module taxi_axis_cobs_encode
# -- Compiling module taxi_axis_fifo
# -- Compiling module taxi_axis_fifo_adapter
# -- Compiling interface taxi_axis_if
# -- Compiling module taxi_axis_mux
# -- Compiling module taxi_axis_pipeline_fifo
# -- Compiling module taxi_axis_pipeline_register
# -- Compiling module taxi_axis_register
# ** Warning: ./../axis/taxi_axis_register.sv(104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(109): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(119): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(120): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(124): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(126): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(205): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../axis/taxi_axis_register.sv(213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 09:59:12 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 34
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:59:13 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Compiling module taxi_sync_reset
# -- Compiling module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 09:59:13 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:59:13 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Compiling module RRArbiter4Input
# -- Compiling module ResetSync
# -- Compiling module XBRamTdpPort
# -- Compiling module XBramDcAFifo
# -- Compiling module XBramDcSynFifo
# -- Compiling module XDist_DpRam
# -- Compiling module glbl
# -- Compiling module sys_clk_gen
# -- Compiling module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 09:59:13 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:59:13 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Compiling module BaseXEthTestData
# -- Compiling module CpuIfcTest
# -- Compiling module LedTestCpuIfc
# -- Compiling module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Compiling module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 09:59:13 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 09:59:14 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(117): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(118): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(119): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(120): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(121): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(123): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(124): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(125): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(126): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(117): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(118): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(119): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(120): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(121): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(123): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(124): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(125): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(126): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(142): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(143): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(144): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(145): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(146): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(148): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(149): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(150): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(151): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0 File: ./../Sw_40g_Core.sv Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0 File: ./../Sw_40g_Core.sv Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0 File: ./../Sw_40g_Core.sv Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0 File: ./../Sw_40g_Core.sv Line: 245
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 126
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 125
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 124
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 123
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 121
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 126
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 125
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 124
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 123
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 121
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 151
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 150
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 149
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 148
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 146
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 120
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 119
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 118
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 117
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 120
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 119
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 118
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 117
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 145
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 144
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 143
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 142
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 166
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_rx[0]/tready' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(74).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/pre_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 74
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tuser' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 83
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tdest' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 82
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tid' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(81).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 81
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tlast' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(80).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 80
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tvalid' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(79).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 79
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tstrb' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(78).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 78
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tkeep' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(77).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 77
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_tx[0]/tdata' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(76).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst0/post_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 76
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# Error loading design
# End time: 09:59:15 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 9, Warnings: 148


com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:02:54 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 10:02:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:02:54 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 10:02:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:02:54 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 10:02:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:02:54 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 10:02:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:02:54 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 10:02:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:02:54 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 10:02:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 10:02:55 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Fatal: Unexpected signal: 11.
# ./../axis/taxi_axis_async_fifo_adapter.sv(1): Vopt Compiler exiting
# Error loading design
# End time: 10:02:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1



com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:04 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 10:03:04 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:04 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 10:03:04 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:04 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 10:03:04 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:04 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 10:03:04 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:04 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 10:03:05 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 10:03:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 10:03:05 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(117): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(118): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(119): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(120): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(121): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(123): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(124): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(125): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(126): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(117): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(118): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(119): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(120): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(121): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(123): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(124): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(125): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(126): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(142): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(143): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(144): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(145): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(146): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(148): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(149): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(150): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(151): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 126
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 125
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 124
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 123
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 121
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 126
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 125
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 124
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 123
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 121
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 151
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 150
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 149
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 148
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 146
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 120
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 119
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 118
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 117
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 120
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 119
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 118
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 117
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 145
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 144
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 143
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 142
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316


com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:04:09 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 10:04:09 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:04:09 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 10:04:09 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:04:09 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 10:04:09 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:04:09 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 10:04:09 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:04:10 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 10:04:10 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:04:10 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 10:04:10 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 10:04:12 on Mar 25,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 144
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 10:04:12 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(117): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(118): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(119): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(120): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(121): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(123): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(124): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(125): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(126): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(117): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(118): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(119): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(120): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(121): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(123): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(124): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(125): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(126): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(142): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(143): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(144): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(145): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(146): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(148): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(149): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(150): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(151): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 126
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 125
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 124
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 123
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 121
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 126
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 125
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 124
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 123
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 121
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 151
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 150
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 149
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 148
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 146
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 120
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 119
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 118
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 117
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 120
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 119
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 118
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 117
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 145
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 144
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 143
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 142
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316


com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:21 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 10:15:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 10:15:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 10:15:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 10:15:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:21 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 10:15:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 10:15:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 10:15:23 on Mar 25,2025, Elapsed time: 0:11:11
# Errors: 0, Warnings: 144
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 10:15:23 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(142): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(143): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(144): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(145): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(146): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(148): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(149): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(150): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(151): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(166): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(167): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(168): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(169): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(170): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(172): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(173): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(174): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(175): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./../Sw_40g_Core.sv(176): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 151
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 150
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 149
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 148
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 146
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 175
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 174
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 173
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 172
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 170
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 145
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 144
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 143
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 142
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[0] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[1] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 176
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 169
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 168
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 167
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_Inst_loop[2] File: ./../Sw_40g_Core.sv Line: 166
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:58 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 10:15:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:58 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 10:15:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:58 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 10:15:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:58 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 10:15:59 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:59 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 10:15:59 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:15:59 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 10:15:59 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 10:16:00 on Mar 25,2025, Elapsed time: 0:00:37
# Errors: 0, Warnings: 108
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 10:16:00 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316


com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:21:37 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 10:21:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:21:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 10:21:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:21:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 10:21:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:21:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 10:21:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:21:37 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 10:21:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:21:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 10:21:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 10:21:39 on Mar 25,2025, Elapsed time: 0:05:39
# Errors: 0, Warnings: 30
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 10:21:39 on Mar 25,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/*
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/s_axis/*
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/m_axis/*
run -all
# @205000:Simulation Begin
#          21
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(359)
#    Time: 102555 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 359
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/s_axis/*
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/m_axis/*
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/m_axis/*
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:23 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 11:46:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:23 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 11:46:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:23 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 11:46:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:23 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 11:46:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:24 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 11:46:24 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:46:24 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 11:46:24 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 11:46:27 on Mar 25,2025, Elapsed time: 1:24:48
# Errors: 0, Warnings: 21
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 11:46:27 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/*
add wave -position insertpoint -window .main_pane.wave1.interior.cs.body.pw.wf sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/s_axis/*
add wave -position insertpoint -window .main_pane.wave1.interior.cs.body.pw.wf sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/m_axis/*
run -all
# @205000:Simulation Begin
#          21
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(359)
#    Time: 102555 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 359
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:47:58 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 11:47:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:47:58 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 11:47:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:47:58 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 11:47:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:47:59 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 11:47:59 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:47:59 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 11:47:59 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:47:59 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 11:47:59 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# @205000:Simulation Begin
#          21
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(359)
#    Time: 102555 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 359
# Rerun Simulation
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_DEPTH \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_RAM_PIPELINE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_OUTPUT_FIFO_EN \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_FRAME_FIFO \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_USER_BAD_FRAME_VALUE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_USER_BAD_FRAME_MASK \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_DROP_OVERSIZE_FRAME \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_DROP_BAD_FRAME \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_DROP_WHEN_FULL \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_MARK_WHEN_FULL \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_PAUSE_EN \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_FRAME_PAUSE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_DEPTH \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_RAM_PIPELINE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_OUTPUT_FIFO_EN \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_FRAME_FIFO \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_USER_BAD_FRAME_VALUE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_USER_BAD_FRAME_MASK \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_DROP_OVERSIZE_FRAME \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_DROP_BAD_FRAME \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_DROP_WHEN_FULL \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_MARK_WHEN_FULL \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_PAUSE_EN \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_FRAME_PAUSE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Rst_n \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/SysClk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_clk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tready \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_clk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_clk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tready \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_clk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_aclk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tready \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_aclk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tready \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/s_pause_ack \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/m_pause_ack \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/s_status_depth \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/s_status_depth_commit \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/s_status_overflow \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/s_status_bad_frame \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/s_status_good_frame \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/m_status_depth \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/m_status_depth_commit \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/m_status_overflow \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/m_status_bad_frame \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/m_status_good_frame
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:53:30 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 11:53:30 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:53:30 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 11:53:30 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:53:31 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 11:53:31 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:53:31 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 11:53:31 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:53:31 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 11:53:31 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 11:53:31 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 11:53:31 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(50).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 203
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# @205000:Simulation Begin
#          21
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(359)
#    Time: 102555 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 359
# Rerun Simulation
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:52:30 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 18:52:31 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:52:31 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 18:52:31 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:52:31 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 18:52:31 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:52:31 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 18:52:31 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:52:31 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 18:52:31 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:52:32 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 18:52:32 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 18:52:37 on Mar 25,2025, Elapsed time: 7:06:10
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 18:52:37 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast__13)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 296
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 296
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 296
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 296
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
view -new wave
# .main_pane.wave3.interior.cs.body.pw.wf
add wave -position insertpoint {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_rx[2]/*}
run -all
# @205000:Simulation Begin
#          21
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(359)
#    Time: 102555 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 359
view -new wave
# .main_pane.wave4.interior.cs.body.pw.wf
add wave -position insertpoint {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_rx[0]/*}
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:34 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 18:54:34 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:34 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 18:54:35 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:35 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 18:54:35 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:35 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 18:54:35 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:35 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 18:54:35 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:35 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 18:54:36 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: ./../Sw_40g_Core.sv(278): Expected an interface instance as an actual for 'm_axis'.
# ** Error: ./../Sw_40g_Core.sv(277): Expected an interface instance as an actual for 's_axis'.
# Optimization failed
# No Design Loaded!

com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:52 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 18:54:52 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:52 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 18:54:53 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:53 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 18:54:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:53 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 18:54:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:53 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 18:54:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:53 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 18:54:54 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:54 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 18:54:55 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:55 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 18:54:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:55 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 18:54:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:55 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 18:54:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:55 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 18:54:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:54:56 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 18:54:56 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# No Design Loaded!
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 18:52:37 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast__13)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 304
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 304
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 304
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 304
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
view -new wave
# .main_pane.wave5.interior.cs.body.pw.wf
add wave -position insertpoint {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_rx[0]/*}
run -all
# @205000:Simulation Begin
#          21
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(359)
#    Time: 102555 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 359
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:29 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 18:55:29 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:29 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 18:55:29 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:30 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 18:55:30 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:30 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 18:55:30 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:30 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 18:55:30 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:30 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 18:55:30 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(311): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(312): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(313): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(314): (vopt-8637) A modport ('snk') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(316): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(317): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(318): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# ** Warning: ./testbentch/Sw_40g_Core_Tb.sv(319): (vopt-8637) A modport ('src') should not be used in a hierarchical path.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast__13)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 311
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 312
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 313
# ** Warning: (vsim-8637) A modport ('snk') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 314
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-8637) A modport ('src') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 207
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 304
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 304
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 304
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 304
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(235).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 39
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxValid', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 319
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxEop', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 318
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxKeep', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 317
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/RapidIO_RxData', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 316
# @205000:Simulation Begin
#          21
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(359)
#    Time: 102555 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 359
# Rerun Simulation
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:05 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:03:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(282): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:03:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:03:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:03:06 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:06 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:03:06 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:06 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:03:06 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:25 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:03:25 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:25 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(282): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:03:25 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:25 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:03:26 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:26 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:03:26 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:26 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:03:26 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:26 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:03:26 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 19:03:35 on Mar 25,2025, Elapsed time: 0:10:58
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:03:35 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.BaseXEthTestData(fast__1)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_mux(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:03:37 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 11, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:07:05 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:07:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:07:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(282): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:07:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:07:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:07:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:07:06 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:07:06 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:07:06 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:07:06 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:07:06 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:07:06 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:07:06 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.BaseXEthTestData(fast__1)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_mux(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:07:09 on Mar 25,2025, Elapsed time: 0:00:03
# Errors: 11, Warnings: 1
Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.com
# invalid command name "Error:"
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:23 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:16:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:23 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:16:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:23 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:16:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:23 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:16:24 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:24 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:16:24 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:24 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:16:24 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:16:24 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: ./../Sw_40g_Core.sv(283): Expected interface instance array, not an interface instance, as an actual for 's_axis'.
# Optimization failed
# Error loading design
# End time: 19:16:25 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:53 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:16:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:53 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:16:54 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:54 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:16:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:54 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:16:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:54 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:16:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:16:55 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:16:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:16:55 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: ./../Sw_40g_Core.sv(283): Expected interface instance array, not an interface instance, as an actual for 's_axis'.
# Optimization failed
# Error loading design
# End time: 19:16:56 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:20 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:17:20 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:20 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:17:21 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:17:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:17:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:21 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:17:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:17:22 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:17:22 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: ./../Sw_40g_Core.sv(283): Expected interface instance array, not an interface instance, as an actual for 's_axis'.
# Optimization failed
# Error loading design
# End time: 19:17:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:45 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:17:46 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:46 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(283): (vlog-13177) Promoting concatenation '{lane1_axi_rx[0],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:17:46 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:46 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:17:46 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:46 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:17:46 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:46 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:17:47 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:47 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:17:47 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:17:47 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(283): (vopt-13177) Promoting concatenation '{lane1_axi_rx[0],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_mux(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:17:50 on Mar 25,2025, Elapsed time: 0:00:03
# Errors: 11, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:18:17 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:18:17 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:18:18 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(282): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:18:18 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:18:18 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:18:18 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:18:18 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:18:18 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:18:18 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:18:18 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:18:19 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:18:19 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:18:19 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_mux(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:18:21 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 11, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:23:26 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:23:26 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:23:26 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(282): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:23:26 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:23:27 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Compiling module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:23:27 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:23:27 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:23:27 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:23:27 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:23:27 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:23:27 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:23:27 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:23:28 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (65) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (9) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(41).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 249
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 249
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 249
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 249
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 309
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 309
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 309
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 309
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_axi_rx[0]/tready' written by more than one continuous assignment. See ./../axis/taxi_axis_mux_v1.sv(100).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1/pre_fifo_adapter_inst/upsize File: ./../axis/taxi_axis_adapter.sv Line: 116
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(241).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# Error loading design
# End time: 19:23:30 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 18
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:26:59 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:26:59 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:26:59 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:26:59 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:26:59 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Compiling module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:27:00 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:00 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:27:00 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:00 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:27:00 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:00 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:27:00 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:27:01 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (65) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (9) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(41).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 249
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 249
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 249
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 249
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 309
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 309
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 309
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_inst1 File: ./../Sw_40g_Core.sv Line: 309
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(241).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
view -new wave
# .main_pane.wave7.interior.cs.body.pw.wf
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/*
add wave -position insertpoint -window .main_pane.wave7.interior.cs.body.pw.wf {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/s_axis[0]/*}
add wave -position insertpoint -window .main_pane.wave7.interior.cs.body.pw.wf {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/s_axis[1]/*}
add wave -position insertpoint -window .main_pane.wave7.interior.cs.body.pw.wf sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/m_axis/*
run -all
# @205000:Simulation Begin
#          21
#          21
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          24
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(378)
#    Time: 153915 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 378
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:40 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:32:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(293): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:32:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:32:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:32:41 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:41 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:32:41 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:41 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:32:41 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 19:32:46 on Mar 25,2025, Elapsed time: 0:05:45
# Errors: 0, Warnings: 18
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:32:46 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(293): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:32:48 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 11, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:33:57 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:33:57 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:33:58 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(293): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:33:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:33:58 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:33:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:33:58 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:33:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:33:58 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:33:58 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:33:59 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:33:59 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:33:59 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(293): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:34:01 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 11, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:49 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:34:49 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:49 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:34:49 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:50 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:34:50 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:50 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:34:50 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:50 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:34:50 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:50 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:34:51 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:34:51 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: ./../Sw_40g_Core.sv(294): Expected interface instance array, not an interface instance, as an actual for 's_axis'.
# Optimization failed
# Error loading design
# End time: 19:34:51 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:35:01 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:35:01 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:35:01 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(294): (vlog-13177) Promoting concatenation '{lane1_axi_test,lane1_axi_...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:35:01 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:35:01 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:35:02 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:35:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:35:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:35:02 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:35:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:35:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:35:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:35:03 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(294): (vopt-13177) Promoting concatenation '{lane1_axi_test,lane1_axi_...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_mux(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:35:05 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 11, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:36:40 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:36:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:36:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:36:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:36:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:36:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:36:41 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:36:41 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:36:41 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:36:41 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:36:41 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:36:41 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:36:41 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# Optimization failed
# Error loading design
# End time: 19:36:42 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 36, Warnings: 1
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:01 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:37:01 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:01 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:37:01 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:37:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:37:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:02 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:37:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:37:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# No Design Loaded!
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:04 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:37:04 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:37:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:37:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:37:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:05 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:37:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:37:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:37:06 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:37:06 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:37:08 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 11, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:51:52 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:51:52 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:51:52 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:51:52 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:51:52 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:51:53 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:51:53 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:51:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:51:53 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:51:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:51:53 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:51:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:51:54 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: ./../Sw_40g_Core.sv(293): Expected an interface instance as an actual for 's_axis'.
# Optimization failed
# Error loading design
# End time: 19:51:54 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:21 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:52:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:22 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:52:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:22 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:52:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:22 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:52:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:22 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:52:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:23 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:52:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:52:23 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# ** Fatal: (vsim-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 2 must be passed an identical array.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 19:52:25 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:34 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:52:35 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:35 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:52:35 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:35 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:52:35 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:35 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:52:35 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:35 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:52:35 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:36 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:52:36 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:52:36 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# ** Error: (vopt-3698) ./../axis/taxi_axis_mux.sv(31): The interface array port 's_axis' of size 4 must be passed an identical array.
# Optimization failed
# Error loading design
# End time: 19:52:37 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 36, Warnings: 1
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:44 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:52:44 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:44 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:52:44 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:44 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:52:44 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:44 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:52:44 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:45 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:52:45 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:52:45 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:52:45 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:52:45 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Error: (vsim-3044) Usage of 's_axis.USER_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 56
# ** Error: (vsim-3044) Usage of 's_axis.DEST_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 54
# ** Error: (vsim-3044) Usage of 's_axis.ID_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 52
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 48
# ** Error: (vsim-3044) Usage of 's_axis.DATA_W' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 46
# ** Error: (vsim-3044) Usage of 's_axis.KEEP_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 47
# ** Error: (vsim-3044) Usage of 's_axis.STRB_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 49
# ** Error: (vsim-3044) Usage of 's_axis.LAST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 50
# ** Error: (vsim-3044) Usage of 's_axis.ID_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 51
# ** Error: (vsim-3044) Usage of 's_axis.DEST_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 53
# ** Error: (vsim-3044) Usage of 's_axis.USER_EN' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux.sv Line: 55
# Error loading design
# End time: 19:52:47 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 11, Warnings: 1


com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:59:39 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 19:59:39 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:59:39 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(282): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 19:59:39 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:59:39 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 19:59:39 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:59:39 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 19:59:40 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:59:40 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 19:59:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:59:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 19:59:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:59:40 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (65) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (9) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(41).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(241).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
view -new wave
# .main_pane.wave6.interior.cs.body.pw.wf
add wave -position insertpoint {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/s_axis[0]/*}
view -new wave
# .main_pane.wave8.interior.cs.body.pw.wf
add wave -position insertpoint {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/s_axis[1]/*}
run -all
# @205000:Simulation Begin
#          21
#          21
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          24
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(378)
#    Time: 153915 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 378
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:52 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:00:52 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:52 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:00:52 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:52 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:00:53 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:53 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:00:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:53 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:00:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:53 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:00:53 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (96) for port 'lane1_m_axi_rx_tdata'. The port definition is at: ./../Sw_40g_Core.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (12) for port 'lane1_m_axi_rx_tkeep'. The port definition is at: ./../Sw_40g_Core.sv(41).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 284
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(241).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#          21
#          21
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          24
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(378)
#    Time: 153915 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 378
# Rerun Simulation



re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:19 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:04:19 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:19 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:04:19 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:19 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:04:20 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:20 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:04:20 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:20 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:04:20 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:20 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# ** Note: ./testbentch/Sw_40g_Core_Tb.sv(297): (vlog-13177) Promoting concatenation '{Test_axi64,Test_axi64,Tes...}' to an assignment pattern:  It's an unpacked assignment target.
# ** Note: ./testbentch/Sw_40g_Core_Tb.sv(298): (vlog-13177) Promoting concatenation '{Test_axi64,Test_axi64,Tes...}' to an assignment pattern:  It's an unpacked assignment target.
# ** Note: ./testbentch/Sw_40g_Core_Tb.sv(299): (vlog-13177) Promoting concatenation '{Test_axi64,Test_axi64,Tes...}' to an assignment pattern:  It's an unpacked assignment target.
# ** Note: ./testbentch/Sw_40g_Core_Tb.sv(300): (vlog-13177) Promoting concatenation '{Test_axi64,Test_axi64,Tes...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:04:20 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# ** Note: ./testbentch/Sw_40g_Core_Tb.sv(297): (vopt-13177) Promoting concatenation '{Test_axi64,Test_axi64,Tes...}' to an assignment pattern:  It's an unpacked assignment target.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(297): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type '<unknown>'.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(297): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type '<unknown>'.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(297): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type '<unknown>'.
# ** Note: ./testbentch/Sw_40g_Core_Tb.sv(298): (vopt-13177) Promoting concatenation '{Test_axi64,Test_axi64,Tes...}' to an assignment pattern:  It's an unpacked assignment target.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(298): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type '<unknown>'.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(298): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type '<unknown>'.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(298): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type '<unknown>'.
# ** Note: ./testbentch/Sw_40g_Core_Tb.sv(299): (vopt-13177) Promoting concatenation '{Test_axi64,Test_axi64,Tes...}' to an assignment pattern:  It's an unpacked assignment target.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(299): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type 'reg'.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(299): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type 'reg'.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(299): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type 'reg'.
# ** Note: ./testbentch/Sw_40g_Core_Tb.sv(300): (vopt-13177) Promoting concatenation '{Test_axi64,Test_axi64,Tes...}' to an assignment pattern:  It's an unpacked assignment target.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(300): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type 'reg'.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(300): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type 'reg'.
# ** Error (suppressible): ./testbentch/Sw_40g_Core_Tb.sv(300): (vopt-13215) Assignment pattern element 'Test_axi64':  Cannot assign an unpacked type 'interface taxi_axis_if' to a packed type 'reg'.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# No Design Loaded!
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:48 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:04:48 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:48 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:04:48 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:48 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:04:48 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:48 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:04:49 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:49 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:04:49 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:49 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:04:49 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# No Design Loaded!


com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:51 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:04:51 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:51 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:04:51 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:51 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:04:51 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:51 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:04:51 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:51 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:04:52 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:52 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:04:52 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 19:59:40 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Error: ./testbentch/Sw_40g_Core_Tb.sv(344): Expected interface instance, not an interface array, as an actual for 's_axis'.
# ** Error: ./testbentch/Sw_40g_Core_Tb.sv(349): Expected interface instance, not an interface array, as an actual for 'm_axis'.
# Optimization failed
# Error loading design
# End time: 20:04:53 on Mar 25,2025, Elapsed time: 0:05:13
# Errors: 15, Warnings: 2
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:05:39 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:05:39 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:05:39 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:05:39 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:05:39 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:05:40 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:05:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:05:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:05:40 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:05:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:05:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:05:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 20:05:41 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Error: (vsim-8220) This or another usage of 'Test_axi32.tdata' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 332
# ** Error: (vsim-8220) This or another usage of 'Test_axi32.tkeep' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 333
# ** Error: (vsim-8220) This or another usage of 'Test_axi32.tlast' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 334
# ** Error: (vsim-8220) This or another usage of 'Test_axi32.tvalid' inconsistent with 'interface array' object.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 335
# ** Error: (vsim-3906) Connection type 'interface taxi_axis_if #(64, 8, 1, 0, 1, 0, 8, 0, 8, 0, 1)$[0:2]' is incompatible with 'wire[63:0][2:0]' for  port (lane1_m_axi_rx_tdata):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 288
# ** Error: (vsim-3906) Connection type 'interface taxi_axis_if #(64, 8, 1, 0, 1, 0, 8, 0, 8, 0, 1)$[0:2]' is incompatible with 'wire[7:0][2:0]' for  port (lane1_m_axi_rx_tkeep):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 288
# ** Error (suppressible): (vsim-12027) Array connection type 'interface taxi_axis_if #(64, 8, 1, 0, 1, 0, 8, 0, 8, 0, 1)$[0:2]' is incompatible with 'wire[2:0]' for  port (lane1_m_axi_rx_tlast):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 288
# ** Error (suppressible): (vsim-12027) Array connection type 'interface taxi_axis_if #(64, 8, 1, 0, 1, 0, 8, 0, 8, 0, 1)$[0:2]' is incompatible with 'wire[2:0]' for  port (lane1_m_axi_rx_tvalid):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 288
# Error loading design
# End time: 20:05:43 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 8, Warnings: 3
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:07 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:09:07 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:07 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:09:07 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:07 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:09:07 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:07 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:09:07 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:07 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:09:08 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:08 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:09:08 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 20:09:08 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# ** Error: (vsim-3906) Connection type 'interface taxi_axis_if #(64, 8, 1, 0, 1, 0, 8, 0, 8, 0, 1)$[0:2]' is incompatible with 'wire[63:0][2:0]' for  port (lane1_m_axi_rx_tdata):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Error: (vsim-3906) Connection type 'interface taxi_axis_if #(64, 8, 1, 0, 1, 0, 8, 0, 8, 0, 1)$[0:2]' is incompatible with 'wire[7:0][2:0]' for  port (lane1_m_axi_rx_tkeep):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Error (suppressible): (vsim-12027) Array connection type 'interface taxi_axis_if #(64, 8, 1, 0, 1, 0, 8, 0, 8, 0, 1)$[0:2]' is incompatible with 'wire[2:0]' for  port (lane1_m_axi_rx_tlast):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Error (suppressible): (vsim-12027) Array connection type 'interface taxi_axis_if #(64, 8, 1, 0, 1, 0, 8, 0, 8, 0, 1)$[0:2]' is incompatible with 'wire[2:0]' for  port (lane1_m_axi_rx_tvalid):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# Error loading design
# End time: 20:09:10 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 4, Warnings: 3
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:29 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:09:29 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:29 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:09:29 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:29 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:09:29 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:29 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:09:29 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:30 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:09:30 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:09:30 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:09:30 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 20:09:30 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
view -new wave
# .main_pane.wave9.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_DEPTH \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_RAM_PIPELINE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_OUTPUT_FIFO_EN \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_FRAME_FIFO \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_USER_BAD_FRAME_VALUE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_USER_BAD_FRAME_MASK \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_DROP_OVERSIZE_FRAME \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_DROP_BAD_FRAME \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_DROP_WHEN_FULL \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_MARK_WHEN_FULL \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_PAUSE_EN \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/WIDTH_FRAME_PAUSE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_DEPTH \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_RAM_PIPELINE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_OUTPUT_FIFO_EN \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_FRAME_FIFO \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_USER_BAD_FRAME_VALUE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_USER_BAD_FRAME_MASK \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_DROP_OVERSIZE_FRAME \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_DROP_BAD_FRAME \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_DROP_WHEN_FULL \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_MARK_WHEN_FULL \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_PAUSE_EN \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/CROSS_FRAME_PAUSE \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Rst_n \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/SysClk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_clk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_s_axi_tx_tready \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_clk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane1_m_axi_rx_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_clk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_s_axi_tx_tready \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_clk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_m_axi_rx_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_aclk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_tx_axis_fifo_tready \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_aclk \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tdata \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tkeep \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tvalid \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tlast \
sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_rx_axis_fifo_tready
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/s_axis[0]/*}
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint {sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/s_axis[1]/*}
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint sim:/Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst/m_axis/*
run -all
# @205000:Simulation Begin
#          21
#          21
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          24
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(399)
#    Time: 153915 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 399
view -new wave
# .main_pane.wave3.interior.cs.body.pw.wf
add wave -position insertpoint sim:/Sw_40g_Core_Tb/pre_fifo_adapter_inst/*
add wave -position insertpoint -window .main_pane.wave3.interior.cs.body.pw.wf sim:/Sw_40g_Core_Tb/pre_fifo_adapter_inst/s_axis/*
add wave -position insertpoint -window .main_pane.wave3.interior.cs.body.pw.wf sim:/Sw_40g_Core_Tb/pre_fifo_adapter_inst/m_axis/*
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:36 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:11:36 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:36 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:11:36 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:11:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:11:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:37 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:11:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:11:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#          21
#          21
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          24
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(399)
#    Time: 153915 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 399
# Rerun Simulation
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:47 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:12:47 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:47 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:12:47 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:47 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:12:48 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:48 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:12:48 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:48 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:12:48 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:48 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:12:48 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#          21
#          21
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          24
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(402)
#    Time: 153915 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 402
# Rerun Simulation
view -new wave
# .main_pane.wave4.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/Sw_40g_Core_Tb/RstSys_n \
sim:/Sw_40g_Core_Tb/Rst_n \
sim:/Sw_40g_Core_Tb/SysClk \
sim:/Sw_40g_Core_Tb/CpuCs_n \
sim:/Sw_40g_Core_Tb/CpuWr_n \
sim:/Sw_40g_Core_Tb/CpuRd_n \
sim:/Sw_40g_Core_Tb/CpuAddr \
sim:/Sw_40g_Core_Tb/CpuWrData \
sim:/Sw_40g_Core_Tb/CpuRdData \
sim:/Sw_40g_Core_Tb/Test_Ready \
sim:/Sw_40g_Core_Tb/Test_Valid \
sim:/Sw_40g_Core_Tb/Test_Sop \
sim:/Sw_40g_Core_Tb/Test_Eop \
sim:/Sw_40g_Core_Tb/Test_Data \
sim:/Sw_40g_Core_Tb/Test_Keep \
sim:/Sw_40g_Core_Tb/log_rst \
sim:/Sw_40g_Core_Tb/FifoRst_n \
sim:/Sw_40g_Core_Tb/Clk125m \
sim:/Sw_40g_Core_Tb/Rstaxis_n \
sim:/Sw_40g_Core_Tb/s_axis_clk \
sim:/Sw_40g_Core_Tb/deviceid \
sim:/Sw_40g_Core_Tb/s_axis_ireq_tvalid \
sim:/Sw_40g_Core_Tb/s_axis_ireq_tready \
sim:/Sw_40g_Core_Tb/s_axis_ireq_tlast \
sim:/Sw_40g_Core_Tb/s_axis_ireq_tdata \
sim:/Sw_40g_Core_Tb/s_axis_ireq_tkeep \
sim:/Sw_40g_Core_Tb/s_axis_ireq_tuser \
sim:/Sw_40g_Core_Tb/m_axis_iresp_tvalid \
sim:/Sw_40g_Core_Tb/m_axis_iresp_tready \
sim:/Sw_40g_Core_Tb/m_axis_iresp_tlast \
sim:/Sw_40g_Core_Tb/m_axis_iresp_tdata \
sim:/Sw_40g_Core_Tb/m_axis_iresp_tkeep \
sim:/Sw_40g_Core_Tb/m_axis_iresp_tuser \
sim:/Sw_40g_Core_Tb/m_axis_treq_tvalid \
sim:/Sw_40g_Core_Tb/m_axis_treq_tready \
sim:/Sw_40g_Core_Tb/m_axis_treq_tlast \
sim:/Sw_40g_Core_Tb/m_axis_treq_tdata \
sim:/Sw_40g_Core_Tb/m_axis_treq_tkeep \
sim:/Sw_40g_Core_Tb/m_axis_treq_tuser \
sim:/Sw_40g_Core_Tb/s_axis_tresp_tvalid \
sim:/Sw_40g_Core_Tb/s_axis_tresp_tready \
sim:/Sw_40g_Core_Tb/s_axis_tresp_tlast \
sim:/Sw_40g_Core_Tb/s_axis_tresp_tdata \
sim:/Sw_40g_Core_Tb/s_axis_tresp_tkeep \
sim:/Sw_40g_Core_Tb/s_axis_tresp_tuser \
sim:/Sw_40g_Core_Tb/RapidIO_RxReady \
sim:/Sw_40g_Core_Tb/RapidIO_RxEn \
sim:/Sw_40g_Core_Tb/RapidIO_RxMirType \
sim:/Sw_40g_Core_Tb/RapidIO_RxSop \
sim:/Sw_40g_Core_Tb/RapidIO_RxEop \
sim:/Sw_40g_Core_Tb/RapidIO_RxValid \
sim:/Sw_40g_Core_Tb/RapidIO_RxData \
sim:/Sw_40g_Core_Tb/RapidIO_RxKeep \
sim:/Sw_40g_Core_Tb/Test40G_RxSop \
sim:/Sw_40g_Core_Tb/Test40G_RxEop \
sim:/Sw_40g_Core_Tb/Test40G_RxValid \
sim:/Sw_40g_Core_Tb/Test40G_RxData \
sim:/Sw_40g_Core_Tb/Test40G_RxKeep \
sim:/Sw_40g_Core_Tb/RapidIO_TxReady \
sim:/Sw_40g_Core_Tb/RapidIO_TxEn \
sim:/Sw_40g_Core_Tb/RapidIO_TxValid \
sim:/Sw_40g_Core_Tb/RapidIO_TxSop \
sim:/Sw_40g_Core_Tb/RapidIO_TxEop \
sim:/Sw_40g_Core_Tb/RapidIO_TxData \
sim:/Sw_40g_Core_Tb/RapidIO_TxKeep \
sim:/Sw_40g_Core_Tb/RapidIO_TxLen \
sim:/Sw_40g_Core_Tb/CntClr \
sim:/Sw_40g_Core_Tb/CpuClk \
sim:/Sw_40g_Core_Tb/Cpu_Cs \
sim:/Sw_40g_Core_Tb/Cpu_Wr \
sim:/Sw_40g_Core_Tb/Cpu_Rd \
sim:/Sw_40g_Core_Tb/Cpu_Addr \
sim:/Sw_40g_Core_Tb/Cpu_WrData \
sim:/Sw_40g_Core_Tb/Cpu_RdData \
sim:/Sw_40g_Core_Tb/CpuCs \
sim:/Sw_40g_Core_Tb/CpuWr \
sim:/Sw_40g_Core_Tb/CpuRd \
sim:/Sw_40g_Core_Tb/CpuData_out \
sim:/Sw_40g_Core_Tb/CpuData_in \
sim:/Sw_40g_Core_Tb/CpuLocWr \
sim:/Sw_40g_Core_Tb/CpuLocRd \
sim:/Sw_40g_Core_Tb/CpuLocAddr \
sim:/Sw_40g_Core_Tb/CpuLocWrData \
sim:/Sw_40g_Core_Tb/CpuLocCsn2 \
sim:/Sw_40g_Core_Tb/CpuLocRdData2 \
sim:/Sw_40g_Core_Tb/CpuLocCsn3 \
sim:/Sw_40g_Core_Tb/CpuLocRdData3 \
sim:/Sw_40g_Core_Tb/CpuLocCsn41 \
sim:/Sw_40g_Core_Tb/CpuLocRdData41 \
sim:/Sw_40g_Core_Tb/AllCntClr \
sim:/Sw_40g_Core_Tb/Soft_Rst_n \
sim:/Sw_40g_Core_Tb/lane1_m_axi_rx_tdata \
sim:/Sw_40g_Core_Tb/lane1_m_axi_rx_tkeep \
sim:/Sw_40g_Core_Tb/lane1_m_axi_rx_tlast \
sim:/Sw_40g_Core_Tb/lane1_m_axi_rx_tvalid \
sim:/Sw_40g_Core_Tb/RefCLK25M \
sim:/Sw_40g_Core_Tb/RefClk125M \
sim:/Sw_40g_Core_Tb/RefPhShiftClk125M \
sim:/Sw_40g_Core_Tb/XUpdataSpiClk \
sim:/Sw_40g_Core_Tb/log_clk \
sim:/Sw_40g_Core_Tb/CLK_156_25
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:14:37 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:14:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:14:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:14:37 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:14:37 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:14:38 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:14:38 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:14:38 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:14:38 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:14:38 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:14:38 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:14:38 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_if(fast__12)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#          21
#          21
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          24
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(402)
#    Time: 153915 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 402
# Rerun Simulation


re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:01 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:16:01 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:01 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:16:01 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:01 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:16:01 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:16:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:02 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:16:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:16:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#          21
#          21
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          22
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          23
#          24
#          24
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(418)
#    Time: 153915 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 418
# Rerun Simulation
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:17:45 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:17:45 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:17:45 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Skipping module Sw_40g_Core
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:17:45 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:17:45 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:17:45 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:17:45 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:17:45 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:17:45 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:17:46 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:17:46 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:17:46 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(418)
#    Time: 167755 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 418
# Rerun Simulation
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:18:21 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:18:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:18:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(282): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:18:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:18:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:18:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:18:21 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:18:22 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:18:22 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:18:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:18:22 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:18:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(418)
#    Time: 167755 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 418
# Rerun Simulation
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:20:55 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 20:20:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:20:55 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(282): (vlog-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 20:20:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:20:55 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 20:20:55 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:20:55 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 20:20:56 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:20:56 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 20:20:56 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:20:56 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 20:20:56 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(282): (vopt-13177) Promoting concatenation '{lane1_axi_rx[1],lane...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_adapter(fast)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: ./../axis/taxi_axis_mux_v1.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../Sw_40g_Core.sv Line: 279
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(418)
#    Time: 167755 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 418
# Rerun Simulation
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:19:02 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 21:19:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:19:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(395): (vlog-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 21:19:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:19:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 21:19:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:19:02 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 21:19:02 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:19:03 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 21:19:03 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:19:03 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Compiling module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 21:19:03 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# End time: 21:19:11 on Mar 25,2025, Elapsed time: 1:09:41
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 21:19:11 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(395): (vopt-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_async_fifo(fast__1)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__3)
# Loading work.taxi_axis_adapter(fast__6)
# Loading work.taxi_axis_adapter(fast__7)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 326
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 326
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 326
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 326
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: ./../axis/taxi_axis_mux_v1.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../Sw_40g_Core.sv Line: 392
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 419
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 419
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 419
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 419
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_tx[0]/tuser' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux_v1.sv Line: 196
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_tx[0]/tdest' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux_v1.sv Line: 195
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_tx[0]/tid' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(81).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux_v1.sv Line: 194
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_tx[0]/tlast' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux_v1.sv Line: 193
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_tx[0]/tvalid' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux_v1.sv Line: 192
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_tx[0]/tstrb' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux_v1.sv Line: 191
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_tx[0]/tkeep' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux_v1.sv Line: 190
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/Base10G_axi_tx[0]/tdata' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(76).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../axis/taxi_axis_mux_v1.sv Line: 189
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_rx[1]/tready' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(74).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2/pre_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 74
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# Error loading design
# End time: 21:19:14 on Mar 25,2025, Elapsed time: 0:00:03
# Errors: 9, Warnings: 25
com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:21:04 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 21:21:04 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:21:04 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(395): (vlog-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 21:21:04 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:21:04 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 21:21:05 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:21:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 21:21:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:21:05 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 21:21:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:21:05 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 21:21:05 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 21:21:06 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(395): (vopt-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_async_fifo(fast__1)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__3)
# Loading work.taxi_axis_adapter(fast__6)
# Loading work.taxi_axis_adapter(fast__7)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 283
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 326
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 326
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 326
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 326
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 364
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: ./../axis/taxi_axis_mux_v1.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../Sw_40g_Core.sv Line: 392
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 419
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 419
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 419
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 419
# ** Error: (vsim-3837) Variable '/Sw_40g_Core_Tb/Sw_40g_Core_inst/lane4_axi_rx[1]/tready' written by more than one continuous assignment. See ./../axis/taxi_axis_adapter.sv(74).
#    Time: 0 ps  Iteration: 0  Region: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2/pre_fifo_adapter_inst/bypass File: ./../axis/taxi_axis_adapter.sv Line: 74
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# Error loading design
# End time: 21:21:08 on Mar 25,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 25

com
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:27:42 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 21:27:42 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:27:42 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(393): (vlog-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 21:27:43 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:27:43 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 21:27:43 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:27:43 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 21:27:43 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:27:43 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 21:27:43 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:27:43 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 21:27:44 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
lbd
# [exec] lbd
# vsim -voptargs="+acc" -t ps -l test.log -L work -L /opt/questaVivado_Lib/secureip -L /opt/questaVivado_Lib/unimacro -L /opt/questaVivado_Lib/unifast -L /opt/questaVivado_Lib/unimacro_ver -L /opt/questaVivado_Lib/unifast_ver -L /opt/questaVivado_Lib/unisims_ver -L /opt/questaVivado_Lib/unisim -L /opt/questaVivado_Lib/simprims_ver -L /opt/questaVivado_Lib/xpm -L /opt/questaVivado_Lib/xilinx_vip work.Sw_40g_Core_Tb work.glbl 
# Start time: 21:27:44 on Mar 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(393): (vopt-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_async_fifo(fast__1)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__3)
# Loading work.taxi_axis_adapter(fast__6)
# Loading work.taxi_axis_adapter(fast__7)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_tx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Base10G_rx_axis_fifo_aclk'. The port definition is at: ./../Sw_40g_Core.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst File: ./testbentch/Sw_40g_Core_Tb.sv Line: 295
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 362
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 362
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 362
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 362
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: ./../axis/taxi_axis_mux_v1.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../Sw_40g_Core.sv Line: 390
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 417
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 417
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 417
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 417
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40


re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:30:12 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 21:30:13 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:30:13 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(393): (vlog-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 21:30:13 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:30:13 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 21:30:13 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:30:13 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 21:30:13 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:30:13 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 21:30:13 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:30:14 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 21:30:14 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(393): (vopt-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_async_fifo(fast__1)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__3)
# Loading work.taxi_axis_adapter(fast__6)
# Loading work.taxi_axis_adapter(fast__7)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit0 File: ./../Sw_40g_Core.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_DataTransmit1 File: ./../Sw_40g_Core.sv Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert0 File: ./../Sw_40g_Core.sv Line: 324
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 362
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 362
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 362
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert1 File: ./../Sw_40g_Core.sv Line: 362
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: ./../axis/taxi_axis_mux_v1.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../Sw_40g_Core.sv Line: 390
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 417
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 's_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 417
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 417
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'm_status_depth_commit'. The port definition is at: ./../axis/taxi_axis_async_fifo_adapter.sv(88).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_async_fifo_adapter_WidthConvert2 File: ./../Sw_40g_Core.sv Line: 417
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(423)
#    Time: 167755 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 423
# Rerun Simulation


re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:37:39 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 21:37:39 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:37:39 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(403): (vlog-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 21:37:39 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:37:39 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 21:37:40 on Mar 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:37:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 21:37:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:37:40 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 21:37:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:37:40 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 21:37:40 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(403): (vopt-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__3)
# Loading work.taxi_axis_adapter(fast__6)
# Loading work.taxi_axis_adapter(fast__7)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: ./../axis/taxi_axis_mux_v1.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb/Sw_40g_Core_inst/taxi_axis_mux_inst File: ./../Sw_40g_Core.sv Line: 400
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(423)
#    Time: 167755 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 423
# Rerun Simulation
re
# [exec] re
# [exec] com
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:38:21 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./../AxiStream2UserIfc64to128Bridge.v ./../XgmiiAsyncfifoCtrl.v 
# -- Skipping module AxiStream2UserIfc64to128Bridge
# -- Skipping module XgmiiAsyncfifoCtrl
# 
# Top level modules:
# 	AxiStream2UserIfc64to128Bridge
# 	XgmiiAsyncfifoCtrl
# End time: 21:38:21 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:38:22 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../Sw_40g_Core.sv ./../Sw_40g_Top.sv 
# -- Compiling module Sw_40g_Core
# ** Note: ./../Sw_40g_Core.sv(403): (vlog-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# -- Skipping module Sw_40g_Top
# 
# Top level modules:
# 	Sw_40g_Top
# End time: 21:38:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:38:22 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/taxi_axis_adapter.sv ./../axis/taxi_axis_arb_mux.sv ./../axis/taxi_axis_async_fifo.sv ./../axis/taxi_axis_async_fifo_adapter.sv ./../axis/taxi_axis_broadcast.sv ./../axis/taxi_axis_cobs_decode.sv ./../axis/taxi_axis_cobs_encode.sv ./../axis/taxi_axis_fifo.sv ./../axis/taxi_axis_fifo_adapter.sv ./../axis/taxi_axis_if.sv ./../axis/taxi_axis_mux.sv ./../axis/taxi_axis_mux_v1.sv ./../axis/taxi_axis_pipeline_fifo.sv ./../axis/taxi_axis_pipeline_register.sv ./../axis/taxi_axis_register.sv 
# -- Skipping module taxi_axis_adapter
# -- Skipping module taxi_axis_arb_mux
# -- Skipping module taxi_axis_async_fifo
# -- Skipping module taxi_axis_async_fifo_adapter
# -- Skipping module taxi_axis_broadcast
# -- Skipping module taxi_axis_cobs_decode
# -- Skipping module taxi_axis_cobs_encode
# -- Skipping module taxi_axis_fifo
# -- Skipping module taxi_axis_fifo_adapter
# -- Skipping interface taxi_axis_if
# -- Skipping module taxi_axis_mux
# -- Skipping module taxi_axis_mux_v1
# -- Skipping module taxi_axis_pipeline_fifo
# -- Skipping module taxi_axis_pipeline_register
# -- Skipping module taxi_axis_register
# 
# Top level modules:
# 	taxi_axis_arb_mux
# 	taxi_axis_async_fifo_adapter
# 	taxi_axis_broadcast
# 	taxi_axis_cobs_decode
# 	taxi_axis_cobs_encode
# 	taxi_axis_fifo_adapter
# 	taxi_axis_mux
# 	taxi_axis_mux_v1
# 	taxi_axis_pipeline_fifo
# 	taxi_axis_pipeline_register
# End time: 21:38:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:38:22 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./../axis/sync/taxi_sync_reset.sv ./../axis/sync/taxi_sync_signal.sv 
# -- Skipping module taxi_sync_reset
# -- Skipping module taxi_sync_signal
# 
# Top level modules:
# 	taxi_sync_reset
# 	taxi_sync_signal
# End time: 21:38:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:38:22 on Mar 25,2025
# vlog -reportprogress 300 -work work -incr -O0 ./testbentch/RRArbiter4Input.v ./testbentch/ResetSync.v ./testbentch/XBRamTdpPort.v ./testbentch/XBramDcAFifo.v ./testbentch/XBramDcSynFifo.v ./testbentch/XDist_DpRam.v ./testbentch/glbl.v ./testbentch/sys_clk_gen.v ./testbentch/sys_reset_gen.v 
# -- Skipping module RRArbiter4Input
# -- Skipping module ResetSync
# -- Skipping module XBRamTdpPort
# -- Skipping module XBramDcAFifo
# -- Skipping module XBramDcSynFifo
# -- Skipping module XDist_DpRam
# -- Skipping module glbl
# -- Skipping module sys_clk_gen
# -- Skipping module sys_reset_gen
# 
# Top level modules:
# 	RRArbiter4Input
# 	ResetSync
# 	XBRamTdpPort
# 	XBramDcAFifo
# 	XBramDcSynFifo
# 	XDist_DpRam
# 	glbl
# 	sys_clk_gen
# 	sys_reset_gen
# End time: 21:38:22 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:38:23 on Mar 25,2025
# vlog -reportprogress 300 -incr -O0 -sv ./testbentch/BaseXEthTestData.sv ./testbentch/CpuIfcTest.sv ./testbentch/LedTestCpuIfc.sv ./testbentch/Srio_Axi_TestData.sv ./testbentch/Sw_40g_Core_Tb.sv ./testbentch/Xilinx_Sori_Gen_resp.sv 
# -- Skipping module BaseXEthTestData
# -- Skipping module CpuIfcTest
# -- Skipping module LedTestCpuIfc
# -- Skipping module RapidIOTestIfc
# -- Skipping module Sw_40g_Core_Tb
# -- Skipping module Xilinx_Sori_Gen_resp
# 
# Top level modules:
# 	LedTestCpuIfc
# 	RapidIOTestIfc
# 	Sw_40g_Core_Tb
# 	Xilinx_Sori_Gen_resp
# End time: 21:38:23 on Mar 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: ./../Sw_40g_Core.sv(403): (vopt-13177) Promoting concatenation '{lane4_axi_rx_W64[1],...}' to an assignment pattern:  It's an unpacked assignment target.
# Loading sv_std.std
# Loading work.Sw_40g_Core_Tb(fast)
# Loading work.sys_reset_gen(fast)
# Loading work.sys_clk_gen(fast)
# Loading work.sys_reset_gen(fast__1)
# Loading work.sys_reset_gen(fast__2)
# Loading work.sys_clk_gen(fast__1)
# Loading work.sys_clk_gen(fast__2)
# Loading work.CpuIfcTest(fast)
# Loading work.BaseXEthTestData(fast)
# Loading work.Sw_40g_Core(fast)
# Loading work.taxi_axis_if(fast__11)
# Loading work.taxi_axis_async_fifo_adapter(fast)
# Loading work.taxi_axis_if(fast__12)
# Loading work.taxi_axis_adapter(fast)
# Loading work.taxi_axis_async_fifo(fast)
# Loading work.taxi_sync_reset(fast)
# Loading work.taxi_axis_adapter(fast__1)
# Loading work.taxi_axis_async_fifo_adapter(fast__1)
# Loading work.taxi_axis_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__3)
# Loading work.taxi_axis_async_fifo_adapter(fast__2)
# Loading work.taxi_axis_adapter(fast__4)
# Loading work.taxi_axis_adapter(fast__5)
# Loading work.taxi_axis_mux_v1(fast)
# Loading work.taxi_axis_async_fifo_adapter(fast__3)
# Loading work.taxi_axis_adapter(fast__6)
# Loading work.taxi_axis_adapter(fast__7)
# Loading work.glbl(fast)
# Loading work.taxi_axis_if(fast)
# Loading work.taxi_axis_if(fast__1)
# Loading work.taxi_axis_if(fast__2)
# Loading work.taxi_axis_if(fast__3)
# Loading work.taxi_axis_if(fast__4)
# Loading work.taxi_axis_if(fast__5)
# Loading work.taxi_axis_if(fast__6)
# Loading work.taxi_axis_if(fast__7)
# Loading work.taxi_axis_if(fast__8)
# Loading work.taxi_axis_if(fast__9)
# Loading work.taxi_axis_if(fast__10)
# ** Warning: (vsim-3839) Variable '/Sw_40g_Core_Tb/CpuCs_n', driven via a port connection, is multiply driven. See ./testbentch/Sw_40g_Core_Tb.sv(248).
#    Time: 0 ps  Iteration: 0  Instance: /Sw_40g_Core_Tb File: ./testbentch/Sw_40g_Core_Tb.sv Line: 40
# @205000:Simulation Begin
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
#         255
#          21
# ** Note: $stop    : ./testbentch/Sw_40g_Core_Tb.sv(423)
#    Time: 167755 ns  Iteration: 1  Instance: /Sw_40g_Core_Tb
# Break in Module Sw_40g_Core_Tb at ./testbentch/Sw_40g_Core_Tb.sv line 423
# Rerun Simulation
