This is a simple inverter that goes thru the flow w/o errors.

Generated Verilog view contains inverter primitive:
```v
//Verilog block level netlist file for inverter_v1
//Generated by UMN for ALIGN project 


module INV_LVT ( i, vss, vdd, zn ); 
input i, vss, vdd, zn;

Switch_NMOS_n12_X1_Y1 xm0 ( .D(zn), .G(i), .S(vss) ); 
Switch_PMOS_n12_X1_Y1 xm1 ( .D(zn), .G(i), .S(vdd) ); 

endmodule

module inverter_v1 ( vin, vss, vout, vdd ); 
input vin, vss, vout, vdd;

INV_LVT mn1_mp1 ( .i(vin), .vss(vss), .vdd(vdd), .zn(vout) ); 

endmodule
```

__Generated layout needs to be verified. There might be opens or floating wire segments. Please see vdd or vss.__