Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Dec 17 03:23:19 2025
| Host         : Koson-i9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : display_demo_dvi
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.916        0.000                      0                  140        0.121        0.000                      0                  140        0.000        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 4.000}        20.000          50.000          
  clk_1x_pre  {0.000 7.812}        15.625          64.000          
  clk_5x_pre  {0.000 1.562}        3.125           320.000         
  clk_fb      {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     1.000        0.000                       0                     1  
  clk_1x_pre        7.916        0.000                      0                  140        0.121        0.000                      0                  140        7.312        0.000                       0                    69  
  clk_5x_pre                                                                                                                                                    1.533        0.000                       0                    10  
  clk_fb                                                                                                                                                        0.000        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         16.000      13.000     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         16.000      13.000     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         4.000       1.000      MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         4.000       1.000      MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        7.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch2/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 1.827ns (25.715%)  route 5.278ns (74.285%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 20.963 - 15.625 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.570     5.831    display_timings_inst/o_clk_1x
    SLICE_X108Y60        FDRE                                         r  display_timings_inst/o_sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.433     6.264 f  display_timings_inst/o_sx_reg[6]/Q
                         net (fo=28, routed)          1.602     7.866    display_timings_inst/sx[6]
    SLICE_X103Y65        LUT2 (Prop_lut2_I0_O)        0.105     7.971 r  display_timings_inst/lns_11_carry_i_5/O
                         net (fo=1, routed)           0.000     7.971    test_card_inst/lns_11_carry__0_1[2]
    SLICE_X103Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.303 r  test_card_inst/lns_11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    test_card_inst/lns_11_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.493 f  test_card_inst/lns_11_carry__0/CO[2]
                         net (fo=5, routed)           1.023     9.516    display_timings_inst/o_tmds_reg[8][0]
    SLICE_X107Y68        LUT5 (Prop_lut5_I3_O)        0.271     9.787 f  display_timings_inst/bias[4]_i_11/O
                         net (fo=1, routed)           0.654    10.441    display_timings_inst/bias[4]_i_11_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.267    10.708 r  display_timings_inst/bias[4]_i_4/O
                         net (fo=7, routed)           0.953    11.661    display_timings_inst/o_sy_reg[1]_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.105    11.766 r  display_timings_inst/bias[4]_i_2/O
                         net (fo=5, routed)           0.672    12.438    display_timings_inst/o_sx_reg[1]_1
    SLICE_X111Y71        LUT5 (Prop_lut5_I3_O)        0.124    12.562 r  display_timings_inst/o_tmds[9]_i_1/O
                         net (fo=1, routed)           0.374    12.936    dvi_out/encode_ch2/o_tmds_reg[9]_0
    SLICE_X113Y71        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.403    20.963    dvi_out/encode_ch2/CLK
    SLICE_X113Y71        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[9]/C
                         clock pessimism              0.422    21.385    
                         clock uncertainty           -0.324    21.061    
    SLICE_X113Y71        FDRE (Setup_fdre_C_D)       -0.209    20.852    dvi_out/encode_ch2/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         20.852    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch2/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 1.808ns (26.477%)  route 5.021ns (73.523%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 20.966 - 15.625 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.570     5.831    display_timings_inst/o_clk_1x
    SLICE_X108Y60        FDRE                                         r  display_timings_inst/o_sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.433     6.264 f  display_timings_inst/o_sx_reg[6]/Q
                         net (fo=28, routed)          1.602     7.866    display_timings_inst/sx[6]
    SLICE_X103Y65        LUT2 (Prop_lut2_I0_O)        0.105     7.971 r  display_timings_inst/lns_11_carry_i_5/O
                         net (fo=1, routed)           0.000     7.971    test_card_inst/lns_11_carry__0_1[2]
    SLICE_X103Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.303 r  test_card_inst/lns_11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    test_card_inst/lns_11_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.493 f  test_card_inst/lns_11_carry__0/CO[2]
                         net (fo=5, routed)           1.023     9.516    display_timings_inst/o_tmds_reg[8][0]
    SLICE_X107Y68        LUT5 (Prop_lut5_I3_O)        0.271     9.787 f  display_timings_inst/bias[4]_i_11/O
                         net (fo=1, routed)           0.654    10.441    display_timings_inst/bias[4]_i_11_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.267    10.708 r  display_timings_inst/bias[4]_i_4/O
                         net (fo=7, routed)           0.953    11.661    display_timings_inst/o_sy_reg[1]_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.105    11.766 r  display_timings_inst/bias[4]_i_2/O
                         net (fo=5, routed)           0.406    12.172    display_timings_inst/o_sx_reg[1]_1
    SLICE_X109Y69        LUT3 (Prop_lut3_I0_O)        0.105    12.277 r  display_timings_inst/o_tmds[8]_i_1__0/O
                         net (fo=1, routed)           0.383    12.660    dvi_out/encode_ch2/o_tmds_reg[8]_0
    SLICE_X112Y69        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.406    20.966    dvi_out/encode_ch2/CLK
    SLICE_X112Y69        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[8]/C
                         clock pessimism              0.422    21.388    
                         clock uncertainty           -0.324    21.064    
    SLICE_X112Y69        FDSE (Setup_fdse_C_D)       -0.012    21.052    dvi_out/encode_ch2/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         21.052    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.808ns (26.717%)  route 4.959ns (73.283%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 20.963 - 15.625 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.570     5.831    display_timings_inst/o_clk_1x
    SLICE_X108Y60        FDRE                                         r  display_timings_inst/o_sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.433     6.264 f  display_timings_inst/o_sx_reg[6]/Q
                         net (fo=28, routed)          1.602     7.866    display_timings_inst/sx[6]
    SLICE_X103Y65        LUT2 (Prop_lut2_I0_O)        0.105     7.971 r  display_timings_inst/lns_11_carry_i_5/O
                         net (fo=1, routed)           0.000     7.971    test_card_inst/lns_11_carry__0_1[2]
    SLICE_X103Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.303 r  test_card_inst/lns_11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    test_card_inst/lns_11_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.493 f  test_card_inst/lns_11_carry__0/CO[2]
                         net (fo=5, routed)           1.023     9.516    display_timings_inst/o_tmds_reg[8][0]
    SLICE_X107Y68        LUT5 (Prop_lut5_I3_O)        0.271     9.787 f  display_timings_inst/bias[4]_i_11/O
                         net (fo=1, routed)           0.654    10.441    display_timings_inst/bias[4]_i_11_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.267    10.708 r  display_timings_inst/bias[4]_i_4/O
                         net (fo=7, routed)           0.953    11.661    display_timings_inst/o_sy_reg[1]_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.105    11.766 r  display_timings_inst/bias[4]_i_2/O
                         net (fo=5, routed)           0.728    12.494    dvi_out/encode_ch2/bias_reg[2]_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I1_O)        0.105    12.599 r  dvi_out/encode_ch2/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    12.599    dvi_out/encode_ch2/bias[3]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.403    20.963    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.422    21.385    
                         clock uncertainty           -0.324    21.061    
    SLICE_X111Y71        FDRE (Setup_fdre_C_D)        0.032    21.093    dvi_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         21.093    
                         arrival time                         -12.599    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 1.831ns (26.965%)  route 4.959ns (73.035%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 20.963 - 15.625 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.570     5.831    display_timings_inst/o_clk_1x
    SLICE_X108Y60        FDRE                                         r  display_timings_inst/o_sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.433     6.264 f  display_timings_inst/o_sx_reg[6]/Q
                         net (fo=28, routed)          1.602     7.866    display_timings_inst/sx[6]
    SLICE_X103Y65        LUT2 (Prop_lut2_I0_O)        0.105     7.971 r  display_timings_inst/lns_11_carry_i_5/O
                         net (fo=1, routed)           0.000     7.971    test_card_inst/lns_11_carry__0_1[2]
    SLICE_X103Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.303 r  test_card_inst/lns_11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    test_card_inst/lns_11_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.493 r  test_card_inst/lns_11_carry__0/CO[2]
                         net (fo=5, routed)           1.023     9.516    display_timings_inst/o_tmds_reg[8][0]
    SLICE_X107Y68        LUT5 (Prop_lut5_I3_O)        0.271     9.787 r  display_timings_inst/bias[4]_i_11/O
                         net (fo=1, routed)           0.654    10.441    display_timings_inst/bias[4]_i_11_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.267    10.708 f  display_timings_inst/bias[4]_i_4/O
                         net (fo=7, routed)           0.953    11.661    display_timings_inst/o_sy_reg[1]_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.105    11.766 f  display_timings_inst/bias[4]_i_2/O
                         net (fo=5, routed)           0.728    12.494    dvi_out/encode_ch2/bias_reg[2]_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I0_O)        0.128    12.622 r  dvi_out/encode_ch2/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    12.622    dvi_out/encode_ch2/bias[4]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.403    20.963    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.422    21.385    
                         clock uncertainty           -0.324    21.061    
    SLICE_X111Y71        FDRE (Setup_fdre_C_D)        0.069    21.130    dvi_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         21.130    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 1.828ns (27.141%)  route 4.907ns (72.859%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 20.963 - 15.625 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.570     5.831    display_timings_inst/o_clk_1x
    SLICE_X108Y60        FDRE                                         r  display_timings_inst/o_sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.433     6.264 f  display_timings_inst/o_sx_reg[6]/Q
                         net (fo=28, routed)          1.602     7.866    display_timings_inst/sx[6]
    SLICE_X103Y65        LUT2 (Prop_lut2_I0_O)        0.105     7.971 r  display_timings_inst/lns_11_carry_i_5/O
                         net (fo=1, routed)           0.000     7.971    test_card_inst/lns_11_carry__0_1[2]
    SLICE_X103Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.303 r  test_card_inst/lns_11_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    test_card_inst/lns_11_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.493 f  test_card_inst/lns_11_carry__0/CO[2]
                         net (fo=5, routed)           1.023     9.516    display_timings_inst/o_tmds_reg[8][0]
    SLICE_X107Y68        LUT5 (Prop_lut5_I3_O)        0.271     9.787 f  display_timings_inst/bias[4]_i_11/O
                         net (fo=1, routed)           0.654    10.441    display_timings_inst/bias[4]_i_11_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.267    10.708 r  display_timings_inst/bias[4]_i_4/O
                         net (fo=7, routed)           0.953    11.661    display_timings_inst/o_sy_reg[1]_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.105    11.766 r  display_timings_inst/bias[4]_i_2/O
                         net (fo=5, routed)           0.676    12.442    dvi_out/encode_ch2/bias_reg[2]_0
    SLICE_X111Y71        LUT4 (Prop_lut4_I1_O)        0.125    12.567 r  dvi_out/encode_ch2/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.567    dvi_out/encode_ch2/bias[2]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.403    20.963    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.422    21.385    
                         clock uncertainty           -0.324    21.061    
    SLICE_X111Y71        FDRE (Setup_fdre_C_D)        0.069    21.130    dvi_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         21.130    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.589ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.389ns (21.389%)  route 5.105ns (78.611%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 20.966 - 15.625 ) 
    Source Clock Delay      (SCD):    5.756ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.495     5.756    display_timings_inst/o_clk_1x
    SLICE_X104Y69        FDSE                                         r  display_timings_inst/o_sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDSE (Prop_fdse_C_Q)         0.433     6.189 r  display_timings_inst/o_sy_reg[7]/Q
                         net (fo=28, routed)          1.694     7.883    display_timings_inst/sy[7]
    SLICE_X107Y74        LUT2 (Prop_lut2_I0_O)        0.105     7.988 r  display_timings_inst/bias[4]_i_129/O
                         net (fo=1, routed)           0.000     7.988    display_timings_inst/bias[4]_i_129_n_0
    SLICE_X107Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.320 r  display_timings_inst/bias_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008     8.328    display_timings_inst/bias_reg[4]_i_75_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.426 f  display_timings_inst/bias_reg[4]_i_29/CO[3]
                         net (fo=6, routed)           1.179     9.605    display_timings_inst/test_card_inst/lns_519_in
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.105     9.710 f  display_timings_inst/bias[4]_i_23/O
                         net (fo=3, routed)           0.680    10.390    display_timings_inst/bias[4]_i_23_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105    10.495 f  display_timings_inst/bias[4]_i_6/O
                         net (fo=1, routed)           0.701    11.197    display_timings_inst/bias[4]_i_6_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.105    11.302 r  display_timings_inst/bias[4]_i_2__0/O
                         net (fo=5, routed)           0.462    11.764    display_timings_inst/o_sx_reg[2]_0
    SLICE_X112Y69        LUT5 (Prop_lut5_I3_O)        0.106    11.870 r  display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           0.380    12.250    dvi_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X113Y69        FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.406    20.966    dvi_out/encode_ch1/CLK
    SLICE_X113Y69        FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.422    21.388    
                         clock uncertainty           -0.324    21.064    
    SLICE_X113Y69        FDRE (Setup_fdre_C_D)       -0.225    20.839    dvi_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         20.839    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  8.589    

Slack (MET) :             9.151ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.388ns (22.272%)  route 4.844ns (77.728%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 20.965 - 15.625 ) 
    Source Clock Delay      (SCD):    5.756ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.495     5.756    display_timings_inst/o_clk_1x
    SLICE_X104Y69        FDSE                                         r  display_timings_inst/o_sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDSE (Prop_fdse_C_Q)         0.433     6.189 r  display_timings_inst/o_sy_reg[7]/Q
                         net (fo=28, routed)          1.694     7.883    display_timings_inst/sy[7]
    SLICE_X107Y74        LUT2 (Prop_lut2_I0_O)        0.105     7.988 r  display_timings_inst/bias[4]_i_129/O
                         net (fo=1, routed)           0.000     7.988    display_timings_inst/bias[4]_i_129_n_0
    SLICE_X107Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.320 r  display_timings_inst/bias_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008     8.328    display_timings_inst/bias_reg[4]_i_75_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.426 f  display_timings_inst/bias_reg[4]_i_29/CO[3]
                         net (fo=6, routed)           1.179     9.605    display_timings_inst/test_card_inst/lns_519_in
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.105     9.710 f  display_timings_inst/bias[4]_i_23/O
                         net (fo=3, routed)           0.680    10.390    display_timings_inst/bias[4]_i_23_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105    10.495 f  display_timings_inst/bias[4]_i_6/O
                         net (fo=1, routed)           0.701    11.197    display_timings_inst/bias[4]_i_6_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.105    11.302 r  display_timings_inst/bias[4]_i_2__0/O
                         net (fo=5, routed)           0.581    11.883    dvi_out/encode_ch1/bias_reg[2]_0
    SLICE_X112Y70        LUT5 (Prop_lut5_I3_O)        0.105    11.988 r  dvi_out/encode_ch1/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.988    dvi_out/encode_ch1/bias[3]_i_1__0_n_0
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.405    20.965    dvi_out/encode_ch1/CLK
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.422    21.387    
                         clock uncertainty           -0.324    21.063    
    SLICE_X112Y70        FDRE (Setup_fdre_C_D)        0.076    21.139    dvi_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         21.139    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  9.151    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.389ns (22.285%)  route 4.844ns (77.715%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 20.965 - 15.625 ) 
    Source Clock Delay      (SCD):    5.756ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.495     5.756    display_timings_inst/o_clk_1x
    SLICE_X104Y69        FDSE                                         r  display_timings_inst/o_sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDSE (Prop_fdse_C_Q)         0.433     6.189 r  display_timings_inst/o_sy_reg[7]/Q
                         net (fo=28, routed)          1.694     7.883    display_timings_inst/sy[7]
    SLICE_X107Y74        LUT2 (Prop_lut2_I0_O)        0.105     7.988 r  display_timings_inst/bias[4]_i_129/O
                         net (fo=1, routed)           0.000     7.988    display_timings_inst/bias[4]_i_129_n_0
    SLICE_X107Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.320 r  display_timings_inst/bias_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008     8.328    display_timings_inst/bias_reg[4]_i_75_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.426 r  display_timings_inst/bias_reg[4]_i_29/CO[3]
                         net (fo=6, routed)           1.179     9.605    display_timings_inst/test_card_inst/lns_519_in
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.105     9.710 r  display_timings_inst/bias[4]_i_23/O
                         net (fo=3, routed)           0.680    10.390    display_timings_inst/bias[4]_i_23_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105    10.495 r  display_timings_inst/bias[4]_i_6/O
                         net (fo=1, routed)           0.701    11.197    display_timings_inst/bias[4]_i_6_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.105    11.302 f  display_timings_inst/bias[4]_i_2__0/O
                         net (fo=5, routed)           0.581    11.883    dvi_out/encode_ch1/bias_reg[2]_0
    SLICE_X112Y70        LUT5 (Prop_lut5_I0_O)        0.106    11.989 r  dvi_out/encode_ch1/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.989    dvi_out/encode_ch1/bias[4]_i_1__0_n_0
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.405    20.965    dvi_out/encode_ch1/CLK
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.422    21.387    
                         clock uncertainty           -0.324    21.063    
    SLICE_X112Y70        FDRE (Setup_fdre_C_D)        0.106    21.169    dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         21.169    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 1.388ns (22.297%)  route 4.837ns (77.703%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 20.965 - 15.625 ) 
    Source Clock Delay      (SCD):    5.756ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.495     5.756    display_timings_inst/o_clk_1x
    SLICE_X104Y69        FDSE                                         r  display_timings_inst/o_sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDSE (Prop_fdse_C_Q)         0.433     6.189 r  display_timings_inst/o_sy_reg[7]/Q
                         net (fo=28, routed)          1.694     7.883    display_timings_inst/sy[7]
    SLICE_X107Y74        LUT2 (Prop_lut2_I0_O)        0.105     7.988 r  display_timings_inst/bias[4]_i_129/O
                         net (fo=1, routed)           0.000     7.988    display_timings_inst/bias[4]_i_129_n_0
    SLICE_X107Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.320 r  display_timings_inst/bias_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008     8.328    display_timings_inst/bias_reg[4]_i_75_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.426 f  display_timings_inst/bias_reg[4]_i_29/CO[3]
                         net (fo=6, routed)           1.179     9.605    display_timings_inst/test_card_inst/lns_519_in
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.105     9.710 f  display_timings_inst/bias[4]_i_23/O
                         net (fo=3, routed)           0.680    10.390    display_timings_inst/bias[4]_i_23_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I0_O)        0.105    10.495 f  display_timings_inst/bias[4]_i_6/O
                         net (fo=1, routed)           0.701    11.197    display_timings_inst/bias[4]_i_6_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.105    11.302 r  display_timings_inst/bias[4]_i_2__0/O
                         net (fo=5, routed)           0.574    11.876    dvi_out/encode_ch1/bias_reg[2]_0
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105    11.981 r  dvi_out/encode_ch1/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.981    dvi_out/encode_ch1/bias[2]_i_1__0_n_0
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.405    20.965    dvi_out/encode_ch1/CLK
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.422    21.387    
                         clock uncertainty           -0.324    21.063    
    SLICE_X112Y70        FDRE (Setup_fdre_C_D)        0.106    21.169    dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         21.169    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch0/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_1x_pre rise@15.625ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 1.388ns (22.570%)  route 4.762ns (77.430%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 20.966 - 15.625 ) 
    Source Clock Delay      (SCD):    5.756ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.495     5.756    display_timings_inst/o_clk_1x
    SLICE_X104Y69        FDSE                                         r  display_timings_inst/o_sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDSE (Prop_fdse_C_Q)         0.433     6.189 r  display_timings_inst/o_sy_reg[7]/Q
                         net (fo=28, routed)          1.694     7.883    display_timings_inst/sy[7]
    SLICE_X107Y74        LUT2 (Prop_lut2_I0_O)        0.105     7.988 r  display_timings_inst/bias[4]_i_129/O
                         net (fo=1, routed)           0.000     7.988    display_timings_inst/bias[4]_i_129_n_0
    SLICE_X107Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.320 r  display_timings_inst/bias_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008     8.328    display_timings_inst/bias_reg[4]_i_75_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.426 r  display_timings_inst/bias_reg[4]_i_29/CO[3]
                         net (fo=6, routed)           1.179     9.605    display_timings_inst/test_card_inst/lns_519_in
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.105     9.710 r  display_timings_inst/bias[4]_i_23/O
                         net (fo=3, routed)           0.555    10.265    display_timings_inst/bias[4]_i_23_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I2_O)        0.105    10.370 r  display_timings_inst/bias[4]_i_7/O
                         net (fo=2, routed)           0.621    10.991    display_timings_inst/bias[4]_i_7_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I2_O)        0.105    11.096 r  display_timings_inst/bias[4]_i_3__1/O
                         net (fo=4, routed)           0.705    11.801    display_timings_inst/o_sy_reg[4]_0
    SLICE_X110Y69        LUT6 (Prop_lut6_I4_O)        0.105    11.906 r  display_timings_inst/o_tmds[9]_i_1__1/O
                         net (fo=1, routed)           0.000    11.906    dvi_out/encode_ch0/o_tmds_reg[9]_0
    SLICE_X110Y69        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     15.625    15.625 r  
    N18                                               0.000    15.625 r  CLK (IN)
                         net (fo=0)                   0.000    15.625    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    16.952 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    17.955    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.028 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    19.483    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.560 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          1.406    20.966    dvi_out/encode_ch0/CLK
    SLICE_X110Y69        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[9]/C
                         clock pessimism              0.422    21.388    
                         clock uncertainty           -0.324    21.064    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)        0.030    21.094    dvi_out/encode_ch0/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  9.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.624     1.898    dvi_out/async_reset_instance/CLK
    SLICE_X113Y73        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.141     2.039 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.055     2.094    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X113Y73        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.893     2.448    dvi_out/async_reset_instance/CLK
    SLICE_X113Y73        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.550     1.898    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.075     1.973    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/serialize_ch2/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.827%)  route 0.650ns (82.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.624     1.898    dvi_out/async_reset_instance/CLK
    SLICE_X113Y73        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.141     2.039 r  dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.650     2.689    dvi_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y72         OSERDESE2                                    r  dvi_out/serialize_ch2/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.893     2.448    dvi_out/serialize_ch2/CLK
    OLOGIC_X1Y72         OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.515     1.933    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.492    dvi_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch2/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.232ns (70.737%)  route 0.096ns (29.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.626     1.900    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.128     2.028 f  dvi_out/encode_ch2/bias_reg[2]/Q
                         net (fo=3, routed)           0.096     2.124    dvi_out/encode_ch2/bias_reg_n_0_[2]
    SLICE_X111Y71        LUT5 (Prop_lut5_I1_O)        0.104     2.228 r  dvi_out/encode_ch2/bias[4]_i_1/O
                         net (fo=1, routed)           0.000     2.228    dvi_out/encode_ch2/bias[4]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.896     2.451    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/C
                         clock pessimism             -0.551     1.900    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.107     2.007    dvi_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch0/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.227ns (71.957%)  route 0.088ns (28.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.628     1.902    dvi_out/encode_ch0/CLK
    SLICE_X111Y69        FDRE                                         r  dvi_out/encode_ch0/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.128     2.030 f  dvi_out/encode_ch0/bias_reg[2]/Q
                         net (fo=4, routed)           0.088     2.119    dvi_out/encode_ch0/bias[2]
    SLICE_X111Y69        LUT6 (Prop_lut6_I2_O)        0.099     2.218 r  dvi_out/encode_ch0/bias[4]_i_2__1/O
                         net (fo=1, routed)           0.000     2.218    dvi_out/encode_ch0/bias[4]_i_2__1_n_0
    SLICE_X111Y69        FDRE                                         r  dvi_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.898     2.453    dvi_out/encode_ch0/CLK
    SLICE_X111Y69        FDRE                                         r  dvi_out/encode_ch0/bias_reg[4]/C
                         clock pessimism             -0.551     1.902    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.092     1.994    dvi_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch2/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.226ns (70.192%)  route 0.096ns (29.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.626     1.900    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.128     2.028 r  dvi_out/encode_ch2/bias_reg[2]/Q
                         net (fo=3, routed)           0.096     2.124    dvi_out/encode_ch2/bias_reg_n_0_[2]
    SLICE_X111Y71        LUT5 (Prop_lut5_I2_O)        0.098     2.222 r  dvi_out/encode_ch2/bias[3]_i_1/O
                         net (fo=1, routed)           0.000     2.222    dvi_out/encode_ch2/bias[3]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.896     2.451    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/C
                         clock pessimism             -0.551     1.900    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.092     1.992    dvi_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/async_reset_instance/o_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.624     1.898    dvi_out/async_reset_instance/CLK
    SLICE_X113Y73        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.128     2.026 r  dvi_out/async_reset_instance/rst_shf_reg[1]/Q
                         net (fo=1, routed)           0.116     2.142    dvi_out/async_reset_instance/rst_shf[1]
    SLICE_X113Y73        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.893     2.448    dvi_out/async_reset_instance/CLK
    SLICE_X113Y73        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
                         clock pessimism             -0.550     1.898    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.012     1.910    dvi_out/async_reset_instance/o_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch0/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch0/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.628     1.902    dvi_out/encode_ch0/CLK
    SLICE_X111Y69        FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141     2.043 r  dvi_out/encode_ch0/bias_reg[1]/Q
                         net (fo=5, routed)           0.167     2.210    dvi_out/encode_ch0/bias[1]
    SLICE_X111Y69        LUT5 (Prop_lut5_I3_O)        0.042     2.252 r  dvi_out/encode_ch0/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.252    dvi_out/encode_ch0/bias[2]_i_1__1_n_0
    SLICE_X111Y69        FDRE                                         r  dvi_out/encode_ch0/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.898     2.453    dvi_out/encode_ch0/CLK
    SLICE_X111Y69        FDRE                                         r  dvi_out/encode_ch0/bias_reg[2]/C
                         clock pessimism             -0.551     1.902    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.107     2.009    dvi_out/encode_ch0/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch2/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.230ns (65.302%)  route 0.122ns (34.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.626     1.900    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.128     2.028 r  dvi_out/encode_ch2/bias_reg[4]/Q
                         net (fo=7, routed)           0.122     2.150    dvi_out/encode_ch2/Q[0]
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.102     2.252 r  dvi_out/encode_ch2/bias[2]_i_1/O
                         net (fo=1, routed)           0.000     2.252    dvi_out/encode_ch2/bias[2]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.896     2.451    dvi_out/encode_ch2/CLK
    SLICE_X111Y71        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/C
                         clock pessimism             -0.551     1.900    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.107     2.007    dvi_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.627     1.901    dvi_out/encode_ch1/CLK
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     2.065 r  dvi_out/encode_ch1/bias_reg[1]/Q
                         net (fo=4, routed)           0.173     2.238    dvi_out/encode_ch1/bias_reg_n_0_[1]
    SLICE_X112Y70        LUT4 (Prop_lut4_I1_O)        0.043     2.281 r  dvi_out/encode_ch1/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.281    dvi_out/encode_ch1/bias[2]_i_1__0_n_0
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.897     2.452    dvi_out/encode_ch1/CLK
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism             -0.551     1.901    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.131     2.032    dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.627     1.901    dvi_out/encode_ch1/CLK
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     2.065 f  dvi_out/encode_ch1/bias_reg[1]/Q
                         net (fo=4, routed)           0.173     2.238    dvi_out/encode_ch1/bias_reg_n_0_[1]
    SLICE_X112Y70        LUT5 (Prop_lut5_I1_O)        0.043     2.281 r  dvi_out/encode_ch1/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.281    dvi_out/encode_ch1/bias[4]_i_1__0_n_0
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=67, routed)          0.897     2.452    dvi_out/encode_ch1/CLK
    SLICE_X112Y70        FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism             -0.551     1.901    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.131     2.032    dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         15.625      14.033     BUFGCTRL_X0Y16   display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.625      14.154     OLOGIC_X1Y68     dvi_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.625      14.154     OLOGIC_X1Y67     dvi_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.625      14.154     OLOGIC_X1Y70     dvi_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.625      14.154     OLOGIC_X1Y69     dvi_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.625      14.154     OLOGIC_X1Y72     dvi_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.625      14.154     OLOGIC_X1Y71     dvi_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.625      14.154     OLOGIC_X1Y76     dvi_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.625      14.154     OLOGIC_X1Y75     dvi_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.625      14.376     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.625      197.735    MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X108Y59    display_timings_inst/o_sx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X108Y59    display_timings_inst/o_sx_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y61    display_timings_inst/o_sx_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y61    display_timings_inst/o_sx_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y61    display_timings_inst/o_sx_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y61    display_timings_inst/o_sx_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y62    display_timings_inst/o_sx_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y62    display_timings_inst/o_sx_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y62    display_timings_inst/o_sx_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y62    display_timings_inst/o_sx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X108Y59    display_timings_inst/o_sx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X108Y59    display_timings_inst/o_sx_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y61    display_timings_inst/o_sx_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y61    display_timings_inst/o_sx_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y61    display_timings_inst/o_sx_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y61    display_timings_inst/o_sx_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y62    display_timings_inst/o_sx_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y62    display_timings_inst/o_sx_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y62    display_timings_inst/o_sx_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X108Y62    display_timings_inst/o_sx_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         3.125       1.533      BUFGCTRL_X0Y17   display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.125       1.654      OLOGIC_X1Y68     dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.125       1.654      OLOGIC_X1Y67     dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.125       1.654      OLOGIC_X1Y70     dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.125       1.654      OLOGIC_X1Y69     dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.125       1.654      OLOGIC_X1Y72     dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.125       1.654      OLOGIC_X1Y71     dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.125       1.654      OLOGIC_X1Y76     dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.125       1.654      OLOGIC_X1Y75     dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.125       1.876      MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



