// Seed: 2771539949
module module_0 #(
    parameter id_1 = 32'd49
) (
    _id_1,
    id_2
);
  output id_2;
  input _id_1;
  always @(1) begin
    if (id_1[1'h0+id_1] || id_1) id_1 = id_2;
  end
  logic id_3;
  assign id_3 = 1;
  logic id_4;
endmodule
