[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847373 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847373 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847373 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11328448 heartbeat IPC: 1.179 cumulative IPC: 1.179 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18399360 heartbeat IPC: 1.414 cumulative IPC: 1.286 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26234442 heartbeat IPC: 1.276 cumulative IPC: 1.283 (Simulation time: 00 hr 03 min 47 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30810908 cumulative IPC: 1.298 (Simulation time: 00 hr 04 min 46 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30810908 cumulative IPC: 1.298 (Simulation time: 00 hr 04 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.298 instructions: 40000000 cycles: 30810908
CPU 0 Branch Prediction Accuracy: 95.6% MPKI: 9.932 Average ROB Occupancy at Mispredict: 48.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.059
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197784 HIT:     194175 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197784 HIT:     194175 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568527 HIT:     460312 MISS:     108215 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430574 HIT:     343423 MISS:      87151 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35399 HIT:      21409 MISS:      13990 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95477 HIT:      95226 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        254 MISS:       6823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3337950 HIT:    3065979 MISS:     271971 MSHR_MERGE:      72267
cpu0->cpu0_L1I LOAD         ACCESS:    3337950 HIT:    3065979 MISS:     271971 MSHR_MERGE:      72267
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.417 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13239309 HIT:   12819181 MISS:     420128 MSHR_MERGE:     146777
cpu0->cpu0_L1D LOAD         ACCESS:    7346906 HIT:    7048858 MISS:     298048 MSHR_MERGE:      67177
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884664 HIT:    5769676 MISS:     114988 MSHR_MERGE:      79585
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        647 MISS:       7092 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.87 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2951214 HIT:    2906120 MISS:      45094 MSHR_MERGE:      29221
cpu0->cpu0_ITLB LOAD         ACCESS:    2951214 HIT:    2906120 MISS:      45094 MSHR_MERGE:      29221
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.384 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12508117 HIT:   12266440 MISS:     241677 MSHR_MERGE:      59766
cpu0->cpu0_DTLB LOAD         ACCESS:   12508117 HIT:   12266440 MISS:     241677 MSHR_MERGE:      59766
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.839 cycles
cpu0->LLC TOTAL        ACCESS:     136771 HIT:     129434 MISS:       7337 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87151 HIT:      83982 MISS:       3169 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13990 HIT:      11275 MISS:       2715 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28807 HIT:      28697 MISS:        110 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6823 HIT:       5480 MISS:       1343 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        505
  ROW_BUFFER_MISS:       6722
  AVG DBUS CONGESTED CYCLE: 4.955
Channel 0 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:        133
  FULL:          0
Channel 0 REFRESHES ISSUED:       2567
