// Seed: 129259684
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output tri id_2,
    input wire id_3,
    output uwire id_4,
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    output uwire id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14,
    output tri1 id_15,
    input tri id_16,
    input supply0 id_17,
    output wire id_18,
    input tri0 id_19,
    output wor id_20,
    input wand id_21,
    output tri0 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input tri0 id_25,
    input tri1 id_26,
    output wor id_27
);
  id_29(
      .id_0(1),
      .id_1(id_26),
      .id_2(1'b0),
      .id_3(id_12),
      .id_4(~id_1),
      .id_5(1),
      .id_6(id_18),
      .id_7(1),
      .id_8(id_11)
  ); id_30(
      .id_0(1), .id_1(1), .id_2(~id_10)
  );
endmodule
macromodule module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input wire id_7,
    input wire id_8,
    input wand id_9,
    input tri1 id_10,
    output wor id_11,
    output tri id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wire id_15,
    output tri1 id_16,
    output uwire id_17,
    output tri1 id_18
);
  wire id_20;
  assign id_0 = id_9;
  module_0(
      id_5,
      id_1,
      id_6,
      id_4,
      id_6,
      id_2,
      id_13,
      id_9,
      id_9,
      id_9,
      id_14,
      id_0,
      id_10,
      id_14,
      id_2,
      id_0,
      id_9,
      id_7,
      id_16,
      id_14,
      id_6,
      id_5,
      id_6,
      id_5,
      id_3,
      id_4,
      id_2,
      id_0
  );
endmodule
