/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
 *
 * Copyright (C) 2023 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_CLOCK_R9A09G077_CPG_H__
#define __DT_BINDINGS_CLOCK_R9A09G077_CPG_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* R9A09G077 CPG Core Clocks */
#define R9A09G077_CA55C0		0
#define R9A09G077_CA55C1		1
#define R9A09G077_CA55C2		2
#define R9A09G077_CA55C3		3
#define R9A09G077_SDHIHS		4
#define CLK_PLL1_ETH_PHY		5
#define CLK_OSC_ETH_PHY			6
#define CLK_ETHPHY			7
#define R9A09G077_PCLKAH		8
#define R9A09G077_PCLKAM		9
#define R9A09G077_PCLKAL		10
#define CLK_SEL_ETH_PHY			11
#define R9A09G077_DFI			12
#define R9A09G077_PCLKH			13
#define R9A09G077_PCLKM			14
#define R9A09G077_PCLKL			15
#define R9A09G077_PCLKGPTL		16
#define R9A09G077_PCLKSHOST		17
#define R9A09G077_PCLKRTC		18
#define R9A09G077_USB			19
#define R9A09G077_SPI0			20
#define R9A09G077_SPI1			21
#define R9A09G077_SPI2			22
#define R9A09G077_SPI3			23
#define R9A09G077_ETCLKA		24
#define R9A09G077_ETCLKB		25
#define R9A09G077_ETCLKC		26
#define R9A09G077_ETCLKD		27
#define R9A09G077_ETCLKE		28
#define R9A09G077_ETHCLKE		29
#define R9A09G077_ETHCLK_EXTAL		30
#define R9A09G077_ETH_REFCLK		31
#define R9A09G077_LCDC_CLKA		32
#define R9A09G077_LCDC_CLKP		33
#define R9A09G077_CA55			34
#define R9A09G077_LCDC_CLKD		35

/* R9A09G077 Module Clocks */
#define R9A09G077_SCI0_CLK		0
#define R9A09G077_CA55_CORE0_CLK	1
#define R9A09G077_CA55_CORE1_CLK	2
#define R9A09G077_CA55_CORE2_CLK	3
#define R9A09G077_CA55_CORE3_CLK	4
#define R9A09G077_PCIE_CLK		5
#define R9A09G077_USB_CLK		6
#define R9A09G077_SDHI0_CLK		7
#define R9A09G077_SDHI1_CLK		8
#define R9A09G077_MTU3_CLK		9
#define R9A09G077_GPT0_CLK		10
#define R9A09G077_GPT1_CLK		11
#define R9A09G077_ACD0_CLK		12
#define R9A09G077_ACD1_CLK		13
#define R9A09G077_ACD2_CLK		14
#define R9A09G077_GMAC0_CLK		15
#define R9A09G077_GMAC1_CLK		16
#define R9A09G077_GMAC2_CLK		17
#define R9A09G077_SHOSTIF_CLK		18
#define R9A09G077_IIC0_CLK		19
#define R9A09G077_IIC1_CLK		20
#define R9A09G077_IIC2_CLK		21
#define R9A09G077_DOC_CLK		22
#define R9A09G077_CMT0_CLK		23
#define R9A09G077_CMT1_CLK		24
#define R9A09G077_CMT2_CLK		25
#define R9A09G077_CMTW0_CLK		26
#define R9A09G077_CMTW1_CLK		27
#define R9A09G077_SPI0_CLK		28
#define R9A09G077_SPI1_CLK		29
#define R9A09G077_SPI2_CLK		30
#define R9A09G077_SPI3_CLK		31
#define R9A09G077_SCI1_CLK		32
#define R9A09G077_SCI2_CLK		33
#define R9A09G077_SCI3_CLK		34
#define R9A09G077_SCI4_CLK		35
#define R9A09G077_SCI5_CLK		36
#define R9A09G077_SCIE0_CLK		37
#define R9A09G077_SCIE1_CLK		38
#define R9A09G077_SCIE2_CLK		39
#define R9A09G077_SCIE3_CLK		40
#define R9A09G077_SCIE4_CLK		41
#define R9A09G077_SCIE5_CLK		42
#define R9A09G077_SCIE6_CLK		43
#define R9A09G077_SCIE7_CLK		44
#define R9A09G077_SCIE8_CLK		45
#define R9A09G077_SCIE9_CLK		46
#define R9A09G077_SCIE10_CLK		47
#define R9A09G077_SCIE11_CLK		48
#define R9A09G077_RTC_CLK		49
#define R9A09G077_ETHSS_CLK		50
#define R9A09G077_ETHSW_CLK		51
#define R9A09G077_GPT2_CLK		52
#define R9A09G077_GPT3_CLK		53
#define R9A09G077_GPT4_CLK		54
#define R9A09G077_GPT5_CLK		55
#define R9A09G077_GPT6_CLK		56
#define R9A09G077_GPT7_CLK		57
#define R9A09G077_GPT8_CLK		58
#define R9A09G077_GPT9_CLK		59
#define R9A09G077_GPT10_CLK		60
#define R9A09G077_CANFD_CLK		61
#define R9A09G077_TSU_CLK		62
#define R9A09G077_LCDC_CLK		63

/* R9A09G077 Resets */
#define R9A09G077_xSPI0_RST		0
#define R9A09G077_xSPI1_RST		1
#define R9A09G077_GMAC0_PCLKH_RST		2
#define R9A09G077_GMAC0_PCLKM_RST		3
#define R9A09G077_ETHSW_RST		4
#define R9A09G077_ESC_BUS_RST		5
#define R9A09G077_ESC_IP_RST		6
#define R9A09G077_ETH_SUBSYSTEM_RST		7
#define R9A09G077_MII_CONVERT_RST		8
#define R9A09G077_GMAC1_PCLKAH_RST		9
#define R9A09G077_GMAC1_PCLKAM_RST		10
#define R9A09G077_GMAC2_PCLKAH_RST		11
#define R9A09G077_GMAC2_PCLKAM_RST		12
#define R9A09G077_SHOSTIF_MASTER_RST		13
#define R9A09G077_SHOSTIF_SLAVE_RST		14
#define R9A09G077_SHOSTIF_IP_RST		15
#define R9A09G077_DDRSS_RST_N_RST		16
#define R9A09G077_DDRSS_PWROKIN_RST		17
#define R9A09G077_DDRSS_RST_RST		18
#define R9A09G077_DDRSS_AXI0_RST		19
#define R9A09G077_DDRSS_AXI1_RST		20
#define R9A09G077_DDRSS_AXI2_RST		21
#define R9A09G077_DDRSS_AXI3_RST		22
#define R9A09G077_DDRSS_AXI4_RST		23
#define R9A09G077_DDRSS_MC_RST		24
#define R9A09G077_DDRSS_PHY_RST		25

#endif /* __DT_BINDINGS_CLOCK_R9A09G077_CPG_H__ */
