// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Sat Jan 11 16:20:00 2020
// Host        : hpc24 running 64-bit Ubuntu 16.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top design_BRAM_A_blk_mem_gen_0_1 -prefix
//               design_BRAM_A_blk_mem_gen_0_1_ design_BRAM_A_blk_mem_gen_0_1_sim_netlist.v
// Design      : design_BRAM_A_blk_mem_gen_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_BRAM_A_blk_mem_gen_0_1,blk_mem_gen_v8_4_2,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module design_BRAM_A_blk_mem_gen_0_1
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [10:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [31:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [31:0]doutb;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     7.524303 mW" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "NONE" *) 
  (* C_INIT_FILE_NAME = "design_BRAM_A_blk_mem_gen_0_1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "zynquplus" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

module design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    sleep,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input sleep;
  input [10:0]addra;
  input [10:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[17:0]),
        .dinb(dinb[17:0]),
        .douta(douta[17:0]),
        .doutb(doutb[17:0]),
        .ena(ena),
        .enb(enb),
        .sleep(sleep),
        .wea(wea),
        .web(web));
  design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:18]),
        .dinb(dinb[31:18]),
        .douta(douta[31:18]),
        .doutb(doutb[31:18]),
        .ena(ena),
        .enb(enb),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

module design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    sleep,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input sleep;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    sleep,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [13:0]douta;
  output [13:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input sleep;
  input [10:0]addra;
  input [10:0]addrb;
  input [13:0]dina;
  input [13:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [13:0]dina;
  wire [13:0]dinb;
  wire [13:0]douta;
  wire [13:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

module design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    sleep,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input sleep;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'hA88A0A2B9AC08A28A26B2E82B00882822002BCA6C9A9A3A88AAAAC0A00882822),
    .INITP_01(256'hAAEBA682C022AB22AAA8A668C823A2BEE32228288AA80AAA1A8888A383C38AA2),
    .INITP_02(256'h0008AA02AA86A22228E0F0E2A8AA22828AE6B0228A289ACBA0AC0220A08802A8),
    .INITP_03(256'hD6EA99A0AA80AEBBE074BAA88A2448CE00A3A8E2EA8289AEA1A8888A380CC88A),
    .INITP_04(256'hA02B0EA12C0BC985A89A2202F8FB28008280AEBA00C49200B3028CC2AA48486A),
    .INITP_05(256'h8CAE0E800AFACA02891A08708A2F0A010C01B074BAA88A2448C26825BAA6682A),
    .INITP_06(256'h2AA48486AD6EA99A0AA80AEBBE074BAA88A2448CE00AE24A62BBA1A002022802),
    .INITP_07(256'h2EAA22891233802B89298AEE86800808A002E802CA280AEBA00C49200B3028CC),
    .INITP_08(256'h2022800BA00B28A02BAE803124802CC0A330AA92121AB5BAA6682AA02BAEF81D),
    .INITP_09(256'hB3028CC2AA48486AD6EA99A0AA80AEBBE074BAA88A2448CE00AE24A62BBA1A00),
    .INITP_0A(256'hBAEF81D2EAA22891233802B89298AEE86800808A002E802CA280AEBA00C49200),
    .INITP_0B(256'hBBA1A002022800BA00B28A02BAE803124802CC0A330AA92121AB5BAA6682AA02),
    .INITP_0C(256'h0C49200B3028CC2AA48486AD6EA99A0AA80AEBBE074BAA88A2448CE00AE24A62),
    .INITP_0D(256'hCC01B074BAA88A2448C26825BAA6682AA02B0000000808A002E802CA280AEBA0),
    .INITP_0E(256'h00000000000003B8C8328A32B80A32890AEBBC091A04800B88A82CC0A8040A30),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF06BAE95768F0000178C1511178CF06BCA06178C1799768F0000178C1511178C),
    .INIT_01(256'h178C0000178C178CB893179935BB178C178C179117B6F06B4F4BF06B178C178C),
    .INIT_02(256'h858E0000178D2586178C178C1799A4C7178C17ACF06B105A179618C435BBF06B),
    .INIT_03(256'h1511178CF06B0000F06B000000006F6A178C078D078D0000D1E917F75E61178C),
    .INIT_04(256'h179117B6F06BAE95768F0000178C1511178CF06BCA06178C1799768F0000178C),
    .INIT_05(256'h178C1799F06B178C2586178C178C91A40000178C91A41795188E0000F06B178C),
    .INIT_06(256'h178C96AC178C17991871F08D0000F06B178CBFFF188E178C000033EB178CC194),
    .INIT_07(256'h178C178C179F0000178C0000178C178CF06BCA06178C179F0000178C178C17FC),
    .INIT_08(256'h178CF06B0000DA3F91A40000000091A4178C4F4B93CB178C178C178CAE95178C),
    .INIT_09(256'hF06BB3DE178D17AC178C000017954F4B178C000033EBF06B178C178CCA06C6CD),
    .INIT_0A(256'h178CF06B178C178CB893178C178CF06B1511F06B178C178C178C17A4179618CF),
    .INIT_0B(256'hDA3F178C0000DA3F0000178CF06B178CBFFF188E178CF06B0000EF31178C1511),
    .INIT_0C(256'h65D5BFFF188E0000F06B178C0000320D178CC568F06B178C179A189D858E178C),
    .INIT_0D(256'h178C178C1799B893178C93CB178C768F179F178C3B71178C6A5F178C178CF06B),
    .INIT_0E(256'hDA3F00000000BFFF000017954F4B178CEF31178C179117B6F06B93CB768F179F),
    .INIT_0F(256'h93CB178C178C178C320D178C179117D7B893178C1D27178D17AC00000000178C),
    .INIT_10(256'h178C1799768F0000178C1511178CF06B0000F06B000035BB178C178C17954F4B),
    .INIT_11(256'h1795188E0000F06B178C179117B6F06BAE95768F0000178C1511178CF06BCA06),
    .INIT_12(256'h178C000033EB178CC194178C1799F06B178C2586178C178C91A40000178C91A4),
    .INIT_13(256'h179F0000178C178C17FC178C96AC178C17991871F08D0000F06B178CBFFF188E),
    .INIT_14(256'h178C178C178CAE95178C178C178C179F0000178C0000178C178CF06BCA06178C),
    .INIT_15(256'hF06B178C178CCA06C6CD178CF06B0000DA3F91A40000000091A4178C4F4B93CB),
    .INIT_16(256'h178C178C17A4179618CFF06BB3DE178D17AC178C000017954F4B178C000033EB),
    .INIT_17(256'hF06B0000F06B0000BFFF000017954F4B178CEF31178C178CF06B1511F06B178C),
    .INIT_18(256'hCA06C6CD178CF06B00000000DA3F000091A40000178CF06B178C768F179F178C),
    .INIT_19(256'h179618CFF06BB3DE178D17AC178C000017954F4B178C000033EBF06B178C178C),
    .INIT_1A(256'h858E17AC178C178D17ACF06B0000179618C448DE178CB3DE178D17AC17FC178C),
    .INIT_1B(256'h0000F06BCA0600006F6A178C00008CE4D1E96F6A178C0000078D1796F06B93CB),
    .INIT_1C(256'h178CF08D17AC178CF06B178C5C8300007963000093CBF06B17DBF06B7FE0178C),
    .INIT_1D(256'h1781178CCA06000054A102A9B0ED0000178D4A2D178CAB11178CAB11178CF06B),
    .INIT_1E(256'h178C179618AFAB11178C00000000CA06B893178C7FE0179618CF17FC178C7FE0),
    .INIT_1F(256'hE2AC478654A1178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B),
    .INIT_20(256'h33EBF99C178C178C47860000178C000054A10000178C00004786178C178C178C),
    .INIT_21(256'h178C02A9000002A900000000CFE2F99C33EB0000D19000009C8E0000000033EB),
    .INIT_22(256'h0000000000000000AF72B45371F1719FAFCAB3AA719F17960000719F00000000),
    .INIT_23(256'h7B9A00000000178C178C0000000000009DC79DC784AF9DC79DC7913A899217F9),
    .INIT_24(256'hDA3F91A433EB0000B685171F17C6B6700000178C6F6A00000000000000000000),
    .INIT_25(256'h178C179618C448DE178CB3DE178D17AC00001796E22C1790E1DB000000006F6A),
    .INIT_26(256'h0000D1E917110000000000000835078D858E0000178D2586178CF06B2586F2BF),
    .INIT_27(256'hAB11178C00000000CA06B893178C7FE00000F06B1781178C178C93CB0000A60A),
    .INIT_28(256'h178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B178C179618AF),
    .INIT_29(256'h7963000093CBF06B17DBF06BF06B178C3B71178C178C0000F06B93CB478654A1),
    .INIT_2A(256'h178D4A2D178CAB11178CAB11178CF06B178CF08D17AC178CF06B178C5C830000),
    .INIT_2B(256'h0000000002A9000000000000000054A1178CD1900000000054A102A9B0ED0000),
    .INIT_2C(256'hF99CF8F733EB178C0000178CE2AC02A900000000178CF99C00000000000054A1),
    .INIT_2D(256'h1796EDA4AFCAB3AA000071F11794179600000000178C000054A19C8E00000000),
    .INIT_2E(256'h000000009DC79DC7913A91109DC79DC791100000899217CC0000000000001796),
    .INIT_2F(256'h178C000091A40000178C178CDA3F7B9A00000000EF79178C178C000000000000),
    .INIT_30(256'h00000000E1DB1790E22C0000000017ED000017ED076B0000000000000000178C),
    .INIT_31(256'h2586178CF06B178C178C858E178C105A178C178CF06BA4C735BB178CF06B0000),
    .INIT_32(256'h7FE0178C0000F06BCA0600006F6A178C8CE417F700006F6A5E6100001796178C),
    .INIT_33(256'h178CF06B178CF08D17AC178CF06B178C5C8300007963000093CBF06B17DBF06B),
    .INIT_34(256'h178C7FE01781178CCA06000054A102A9B0ED0000178D4A2D178CAB11178CAB11),
    .INIT_35(256'h0000F06B178C179618AFAB11178C00000000CA06B893178C7FE0179618CF17FC),
    .INIT_36(256'h178C178CE2AC478654A1178C4A2D93CB178C178C178C5C83178C5C83178D17AC),
    .INIT_37(256'h000033EB33EBF99C178C178C47860000178C000054A10000178C00004786178C),
    .INIT_38(256'h00000000178C02A9000002A900000000CFE2F99C33EB0000D19000009C8E0000),
    .INIT_39(256'h899217F90000000000000000AF72B45371F1719FAFCAB3AA719F17960000719F),
    .INIT_3A(256'h91A400006F6A178C0000178C178C0000000000009DC79DC784AF9DC79DC7913A),
    .INIT_3B(256'h17ED076B00000000000000000000178CDA3F7B9A33EB000000000000000033EB),
    .INIT_3C(256'h178CF06BA4C735BB178CF06B000000000000E1DB1790E22C0000000017ED0000),
    .INIT_3D(256'h17F700006F6A5E6100001796178C2586178CF06B178C178C858E178C105A178C),
    .INIT_3E(256'h00007963000093CBF06B17DBF06B7FE0178C0000F06BCA0600006F6A178C8CE4),
    .INIT_3F(256'h0000178D4A2D178CAB11178CAB11178CF06B178CF08D17AC178CF06B178C5C83),
    .INIT_40(256'hCA06B893178C7FE0179618CF17FC178C7FE01781178CCA06000054A102A9B0ED),
    .INIT_41(256'h178C178C5C83178C5C83178D17AC0000F06B178C179618AFAB11178C00000000),
    .INIT_42(256'h000054A10000178C00004786178C178C178CE2AC478654A1178C4A2D93CB178C),
    .INIT_43(256'hF99C33EB0000D19000009C8E0000000033EB33EBF99C178C178C47860000178C),
    .INIT_44(256'h719FAFCAB3AA719F17960000719F00000000178C02A9000002A900000000CFE2),
    .INIT_45(256'h00009DC79DC784AF9DC79DC7913A899217F90000000000000000AF72B45371F1),
    .INIT_46(256'h7B9A33EB000000000000000033EB91A400006F6A178C0000178C178C00000000),
    .INIT_47(256'hE1DB1790E22C0000000017ED000017ED076B00000000000000000000178CDA3F),
    .INIT_48(256'hF06B178C178C858E178C105A178C178CF06BA4C735BB178CF06B000000000000),
    .INIT_49(256'h0000F06BCA0600006F6A178C8CE417F700006F6A5E6100001796178C2586178C),
    .INIT_4A(256'h178CF08D17AC178CF06B178C5C8300007963000093CBF06B17DBF06B7FE0178C),
    .INIT_4B(256'h1781178CCA06000054A102A9B0ED0000178D4A2D178CAB11178CAB11178CF06B),
    .INIT_4C(256'h178C179618AFAB11178C00000000CA06B893178C7FE0179618CF17FC178C7FE0),
    .INIT_4D(256'hE2AC478654A1178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B),
    .INIT_4E(256'h33EBF99C178C178C47860000178C000054A10000178C00004786178C178C178C),
    .INIT_4F(256'h178C02A9000002A900000000CFE2F99C33EB0000D19000009C8E0000000033EB),
    .INIT_50(256'h0000000000000000AF72B45371F1719FAFCAB3AA719F17960000719F00000000),
    .INIT_51(256'h6F6A178C0000178C178C0000000000009DC79DC784AF9DC79DC7913A899217F9),
    .INIT_52(256'h00000000000000000000178CDA3F7B9A33EB000000000000000033EB91A40000),
    .INIT_53(256'hA4C735BB178CF06B000000000000E1DB1790E22C0000000017ED000017ED076B),
    .INIT_54(256'h6F6A5E6100001796178C2586178CF06B178C178C858E178C105A178C178CF06B),
    .INIT_55(256'h000093CBF06B17DBF06B7FE0178C0000F06BCA0600006F6A178C8CE417F70000),
    .INIT_56(256'h4A2D178CAB11178CAB11178CF06B178CF08D17AC178CF06B178C5C8300007963),
    .INIT_57(256'h178C7FE0179618CF17FC178C7FE01781178CCA06000054A102A9B0ED0000178D),
    .INIT_58(256'h5C83178C5C83178D17AC0000F06B178C179618AFAB11178C00000000CA06B893),
    .INIT_59(256'h0000178C00004786178C178C178CE2AC478654A1178C4A2D93CB178C178C178C),
    .INIT_5A(256'h0000D19000009C8E0000000033EB33EBF99C178C178C47860000178C000054A1),
    .INIT_5B(256'hB3AA719F17960000719F00000000178C02A9000002A900000000CFE2F99C33EB),
    .INIT_5C(256'h9DC784AF9DC79DC7913A899217F90000000000000000AF72B45371F1719FAFCA),
    .INIT_5D(256'h000000000000000033EB91A400006F6A178C0000178C178C0000000000009DC7),
    .INIT_5E(256'hE22C0000000017ED000017ED076B00000000000000000000178CDA3F7B9A33EB),
    .INIT_5F(256'h178C858E178C105A178C178CF06BA4C735BB178CF06B000000000000E1DB1790),
    .INIT_60(256'hCA0600006F6A178C8CE417F700006F6A5E6100001796178C2586178CF06B178C),
    .INIT_61(256'h17AC178CF06B178C5C8300007963000093CBF06B17DBF06B7FE0178C0000F06B),
    .INIT_62(256'hCA06000054A102A9B0ED0000178D4A2D178CAB11178CAB11178CF06B178CF08D),
    .INIT_63(256'h18AFAB11178C00000000CA06B893178C7FE0179618CF17FC178C7FE01781178C),
    .INIT_64(256'h54A1178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B178C1796),
    .INIT_65(256'h178C178C47860000178C000054A10000178C00004786178C178C178CE2AC4786),
    .INIT_66(256'h000002A900000000CFE2F99C33EB0000D19000009C8E0000000033EB33EBF99C),
    .INIT_67(256'h00000000AF72B45371F1719FAFCAB3AA719F17960000719F00000000178C02A9),
    .INIT_68(256'h0000178C178C0000000000009DC79DC784AF9DC79DC7913A899217F900000000),
    .INIT_69(256'h000000000000178CDA3F7B9A33EB000000000000000033EB91A400006F6A178C),
    .INIT_6A(256'hF8F7F8F7000000000000E1DB1790E22C0000000017ED000017ED076B00000000),
    .INIT_6B(256'hAB11178C00000000CA06B893178C7FE000000000F8F7F8F7F8F7F8F7F8F7F8F7),
    .INIT_6C(256'h178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B178C179618AF),
    .INIT_6D(256'h7963000093CBF06B17DBF06BF06B178C3B71178C178C0000F06B93CB478654A1),
    .INIT_6E(256'h178D4A2D178CAB11178CAB11178CF06B178CF08D17AC178CF06B178C5C830000),
    .INIT_6F(256'h02A9000002A9000000000000000054A1178CD1900000000054A102A9B0ED0000),
    .INIT_70(256'hF99C33EB33EB00000000000054A100000000000033EB33EB0000D19000000000),
    .INIT_71(256'h178CF06B178C4F4B93CB178C178C00000000178C02A9000002A900000000CFE2),
    .INIT_72(256'h719F71F117961796EDA4000071F1000033EB00000000C194000000001799C6CD),
    .INIT_73(256'h000000009DC79DC784AF9DC79DC7913A17F917171717719F00000000AFCAB3AA),
    .INIT_74(256'h33EB91A4178C0000000000006F6A178C0000DA3F0000178C178C0000178C5E6B),
    .INIT_75(256'h078DE1DB1790E22C0000DA3F0000178C178C00007B9A33EB0000DA3F00007B9A),
    .INIT_76(256'h00000000000000000000000000000000000000000000B670076BB68517C60000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[16:9],dina[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[16:9],dinb[7:0]}),
        .DINPADINP({1'b0,1'b0,dina[17],dina[8]}),
        .DINPBDINP({1'b0,1'b0,dinb[17],dinb[8]}),
        .DOUTADOUT({\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED [31:16],douta[16:9],douta[7:0]}),
        .DOUTBDOUT({\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED [31:16],doutb[16:9],doutb[7:0]}),
        .DOUTPADOUTP({\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED [3:2],douta[17],douta[8]}),
        .DOUTPBDOUTP({\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED [3:2],doutb[17],doutb[8]}),
        .ECCPARITY(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b0),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .SLEEP(sleep),
        .WEA({1'b0,1'b0,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    sleep,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [13:0]douta;
  output [13:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input sleep;
  input [10:0]addra;
  input [10:0]addrb;
  input [13:0]dina;
  input [13:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_116 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_124 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_142 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_143 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_146 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_147 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_84 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [13:0]dina;
  wire [13:0]dinb;
  wire [13:0]douta;
  wire [13:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h55635B25590900001F0E5A275F0E55635A141F0E1F0E590900001F0E5A271F2E),
    .INIT_01(256'h5F0E00005F0E5F0E58751F0E5A165F0E5F0E1F0E1F0E55635B4055635F0E5F0E),
    .INIT_02(256'h592200001F0E5A405F0E5F0E1F0E5B4C5F0E1F0E55635B431F0E1F0E5A165563),
    .INIT_03(256'h5A271F2E55631F6055631F6000005A285F0E1A0A1A0A00001F425F0E1B435F0E),
    .INIT_04(256'h1F0E1F0E55635B25590900001F0E5A275F0E55635A141F0E1F0E590900001F0E),
    .INIT_05(256'h1F0E1F0E55635F0E5A401F2E5F0E5A1100005F0E5A111F0E1F0E000055635F0E),
    .INIT_06(256'h5F0E5A0A5F0E1F0E1F0E5923000055635F0E5A051F0E1F2E00005A015F0E5B29),
    .INIT_07(256'h5F0E1F0E1F0E00005F0E1F605F0E5F0E55635A141F0E1F0E00005F0E5F0E5914),
    .INIT_08(256'h5F0E556300005B321A11000000001A115F0E5B4055705F0E5F0E5F0E5B255F0E),
    .INIT_09(256'h55635B4E1F0E1F0E5F0E00001F0E5B405F0E00001A0155635F0E5F0E5A145A19),
    .INIT_0A(256'h5F0E55635F0E1F2E58755F0E5F0E55635A2755635F0E5F0E1F0E1F0E1F0E1F0E),
    .INIT_0B(256'h1B325F0E00005B3200005F0E55635F0E5A051F0E1F2E55631F6059695F0E5A27),
    .INIT_0C(256'h5A405A051F0E000055635F0E00005B205F0E596E55635F0E1F0E1F0E59225F0E),
    .INIT_0D(256'h5F0E1F0E1F0E58755F0E55705F0E59091F0E5F0E5A315F0E5B445F0E5F0E5563),
    .INIT_0E(256'h1B32000000005A0500001F0E5B405F0E59695F0E1F0E1F0E5563557059091F0E),
    .INIT_0F(256'h55705F0E5F0E1F2E1B205F0E1F0E1F0E58755F0E5B511F0E1F0E000000001F2E),
    .INIT_10(256'h1F0E1F0E590900001F0E5A271F2E55631F6055631F605A165F0E5F0E1F0E5B40),
    .INIT_11(256'h1F0E1F0E000055635F0E1F0E1F0E55635B25590900001F0E5A275F0E55635A14),
    .INIT_12(256'h1F2E00005A015F0E5B291F0E1F0E55635F0E5A401F2E5F0E5A1100005F0E5A11),
    .INIT_13(256'h1F0E00005F0E5F0E59145F0E5A0A5F0E1F0E1F0E5923000055635F0E5A051F0E),
    .INIT_14(256'h5F0E5F0E5F0E5B255F0E5F0E1F0E1F0E00005F0E1F605F0E5F0E55635A141F0E),
    .INIT_15(256'h55635F0E5F0E5A145A195F0E556300005B321A11000000001A115F0E5B405570),
    .INIT_16(256'h5F0E1F0E1F0E1F0E1F0E55635B4E1F0E1F0E5F0E00001F0E5B405F0E00001A01),
    .INIT_17(256'h55631F6055631F605A0500001F0E5B401F2E59695F0E5F0E55635A2755635F0E),
    .INIT_18(256'h5A145A195F0E5563000000005B3200005A1100005F0E55635F0E59091F0E1F2E),
    .INIT_19(256'h1F0E1F0E55635B4E1F0E1F0E5F0E00001F0E5B405F0E00001A0155635F0E5F0E),
    .INIT_1A(256'h59221F0E5F0E1F0E1F0E55631F601F0E1F0E5A145F0E5B4E1F0E1F0E59145F0E),
    .INIT_1B(256'h000055635A1400005A285F0E00001A751F421A285F0E00001A0A5F0E55635570),
    .INIT_1C(256'h5F0E59231F0E1F2E55635F0E5B4200005B1D0000557055631F2E556359615F0E),
    .INIT_1D(256'h1F0E1F0E5A1400001B361A29592100001F0E5A3D5F0E5A075F0E5A075F0E5563),
    .INIT_1E(256'h5F0E1F0E1F0E5A075F0E000000005A1458755F0E59611F0E1F0E59145F0E5961),
    .INIT_1F(256'h5B491A271B365F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E00005563),
    .INIT_20(256'h5A015B0F1F4E5F0E1A2700001F4E00001B3600005F0E00001A275F0E5F0E5F0E),
    .INIT_21(256'h5F0E5A2900005A29000000005B395B0F1A0100001F4200005B44000000001A01),
    .INIT_22(256'h00000000000000005A085A0B596219621A081A0B19625F0E0000196200000000),
    .INIT_23(256'h5B1A000000005F0E5F0E0000000000001A731A731A761A731A735A501B025F0E),
    .INIT_24(256'h1B321A111A0100005A705F0E5F0E1A7000005F0E5A2800000000000000000000),
    .INIT_25(256'h5F0E1F0E1F0E5A145F0E5B4E1F0E1F0E00005F0E59735F0E1973000000001A28),
    .INIT_26(256'h1F601F425F0E0000000000005A0A1A0A592200001F0E5A405F0E55635A405A09),
    .INIT_27(256'h5A075F0E000000005A1458755F0E5961000055631F0E1F0E5F0E557000005B38),
    .INIT_28(256'h5F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E000055635F0E1F0E1F0E),
    .INIT_29(256'h5B1D0000557055631F2E556355635F0E5A315F0E5F0E0000556355701A271B36),
    .INIT_2A(256'h1F0E5A3D5F0E5A075F0E5A075F0E55635F0E59231F0E1F2E55635F0E5B420000),
    .INIT_2B(256'h000000001A2900000000000000001B365F0E1F42000000001B361A2959210000),
    .INIT_2C(256'h1B0F5A1E5A015F0E00005F0E5B495A29000000005F0E1B0F0000000000001B36),
    .INIT_2D(256'h5F0E1A001A081A0B000059625F0E5F0E000000005F0E00005B365B4400000000),
    .INIT_2E(256'h000000001A731A735A501A501A731A731A5000001B025F0E1F60000000005F0E),
    .INIT_2F(256'h5F0E00005A1100001F2E5F0E5B325B1A000000001B461F4E5F0E000000000000),
    .INIT_30(256'h0000000019735F0E59731F6000005F0E00005F0E1A5A00000000000000001F2E),
    .INIT_31(256'h5A405F0E55635F0E1F2E59225F0E5B435F0E5F0E55635B4C5A165F0E55630000),
    .INIT_32(256'h59615F0E000055635A1400005A285F0E1A755F0E00005A281B431F605F0E5F0E),
    .INIT_33(256'h5F0E55635F0E59231F0E1F2E55635F0E5B4200005B1D0000557055631F2E5563),
    .INIT_34(256'h5F0E59611F0E1F0E5A1400001B361A29592100001F0E5A3D5F0E5A075F0E5A07),
    .INIT_35(256'h000055635F0E1F0E1F0E5A075F0E000000005A1458755F0E59611F0E1F0E5914),
    .INIT_36(256'h5F0E5F0E5B491A271B365F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E),
    .INIT_37(256'h00001A015A015B0F1F4E5F0E1A2700001F4E00001B3600005F0E00001A275F0E),
    .INIT_38(256'h000000005F0E5A2900005A29000000005B395B0F1A0100001F4200005B440000),
    .INIT_39(256'h1B025F0E00000000000000005A085A0B596219621A081A0B19625F0E00001962),
    .INIT_3A(256'h1A1100001A285F0E00005F0E5F0E0000000000001A731A731A761A731A735A50),
    .INIT_3B(256'h5F0E1A5A000000000000000000005F0E5B325B1A1A0100000000000000001A01),
    .INIT_3C(256'h5F0E55635B4C5A165F0E556300000000000019735F0E59731F6000005F0E0000),
    .INIT_3D(256'h5F0E00005A281B431F605F0E5F0E5A405F0E55635F0E1F2E59225F0E5B435F0E),
    .INIT_3E(256'h00005B1D0000557055631F2E556359615F0E000055635A1400005A285F0E1A75),
    .INIT_3F(256'h00001F0E5A3D5F0E5A075F0E5A075F0E55635F0E59231F0E1F2E55635F0E5B42),
    .INIT_40(256'h5A1458755F0E59611F0E1F0E59145F0E59611F0E1F0E5A1400001B361A295921),
    .INIT_41(256'h5F0E5F0E5B425F0E5B421F0E1F0E000055635F0E1F0E1F0E5A075F0E00000000),
    .INIT_42(256'h00001B3600005F0E00001A275F0E5F0E5F0E5B491A271B365F0E5A3D55705F0E),
    .INIT_43(256'h5B0F1A0100001F4200005B44000000001A015A015B0F1F4E5F0E1A2700001F4E),
    .INIT_44(256'h19621A081A0B19625F0E00001962000000005F0E5A2900005A29000000005B39),
    .INIT_45(256'h00001A731A731A761A731A735A501B025F0E00000000000000005A085A0B5962),
    .INIT_46(256'h5B1A1A0100000000000000001A011A1100001A285F0E00005F0E5F0E00000000),
    .INIT_47(256'h19735F0E59731F6000005F0E00005F0E1A5A000000000000000000005F0E5B32),
    .INIT_48(256'h55635F0E1F2E59225F0E5B435F0E5F0E55635B4C5A165F0E5563000000000000),
    .INIT_49(256'h000055635A1400005A285F0E1A755F0E00005A281B431F605F0E5F0E5A405F0E),
    .INIT_4A(256'h5F0E59231F0E1F2E55635F0E5B4200005B1D0000557055631F2E556359615F0E),
    .INIT_4B(256'h1F0E1F0E5A1400001B361A29592100001F0E5A3D5F0E5A075F0E5A075F0E5563),
    .INIT_4C(256'h5F0E1F0E1F0E5A075F0E000000005A1458755F0E59611F0E1F0E59145F0E5961),
    .INIT_4D(256'h5B491A271B365F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E00005563),
    .INIT_4E(256'h5A015B0F1F4E5F0E1A2700001F4E00001B3600005F0E00001A275F0E5F0E5F0E),
    .INIT_4F(256'h5F0E5A2900005A29000000005B395B0F1A0100001F4200005B44000000001A01),
    .INIT_50(256'h00000000000000005A085A0B596219621A081A0B19625F0E0000196200000000),
    .INIT_51(256'h1A285F0E00005F0E5F0E0000000000001A731A731A761A731A735A501B025F0E),
    .INIT_52(256'h000000000000000000005F0E5B325B1A1A0100000000000000001A011A110000),
    .INIT_53(256'h5B4C5A165F0E556300000000000019735F0E59731F6000005F0E00005F0E1A5A),
    .INIT_54(256'h5A281B431F605F0E5F0E5A405F0E55635F0E1F2E59225F0E5B435F0E5F0E5563),
    .INIT_55(256'h0000557055631F2E556359615F0E000055635A1400005A285F0E1A755F0E0000),
    .INIT_56(256'h5A3D5F0E5A075F0E5A075F0E55635F0E59231F0E1F2E55635F0E5B4200005B1D),
    .INIT_57(256'h5F0E59611F0E1F0E59145F0E59611F0E1F0E5A1400001B361A29592100001F0E),
    .INIT_58(256'h5B425F0E5B421F0E1F0E000055635F0E1F0E1F0E5A075F0E000000005A145875),
    .INIT_59(256'h00005F0E00001A275F0E5F0E5F0E5B491A271B365F0E5A3D55705F0E5F0E5F0E),
    .INIT_5A(256'h00001F4200005B44000000001A015A015B0F1F4E5F0E1A2700001F4E00001B36),
    .INIT_5B(256'h1A0B19625F0E00001962000000005F0E5A2900005A29000000005B395B0F1A01),
    .INIT_5C(256'h1A731A761A731A735A501B025F0E00000000000000005A085A0B596219621A08),
    .INIT_5D(256'h00000000000000001A011A1100001A285F0E00005F0E5F0E0000000000001A73),
    .INIT_5E(256'h59731F6000005F0E00005F0E1A5A000000000000000000005F0E5B325B1A1A01),
    .INIT_5F(256'h1F2E59225F0E5B435F0E5F0E55635B4C5A165F0E556300000000000019735F0E),
    .INIT_60(256'h5A1400005A285F0E1A755F0E00005A281B431F605F0E5F0E5A405F0E55635F0E),
    .INIT_61(256'h1F0E1F2E55635F0E5B4200005B1D0000557055631F2E556359615F0E00005563),
    .INIT_62(256'h5A1400001B361A29592100001F0E5A3D5F0E5A075F0E5A075F0E55635F0E5923),
    .INIT_63(256'h1F0E5A075F0E000000005A1458755F0E59611F0E1F0E59145F0E59611F0E1F0E),
    .INIT_64(256'h1B365F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E000055635F0E1F0E),
    .INIT_65(256'h1F4E5F0E1A2700001F4E00001B3600005F0E00001A275F0E5F0E5F0E5B491A27),
    .INIT_66(256'h00005A29000000005B395B0F1A0100001F4200005B44000000001A015A015B0F),
    .INIT_67(256'h000000005A085A0B596219621A081A0B19625F0E00001962000000005F0E5A29),
    .INIT_68(256'h00005F0E5F0E0000000000001A731A731A761A731A735A501B025F0E00000000),
    .INIT_69(256'h0000000000005F0E5B325B1A1A0100000000000000001A011A1100001A285F0E),
    .INIT_6A(256'h1A1E1A1E00000000000019735F0E59731F6000005F0E00005F0E1A5A00000000),
    .INIT_6B(256'h5A075F0E000000005A1458755F0E5961000000001A1E1A1E1A1E1A1E1A1E1A1E),
    .INIT_6C(256'h5F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E000055635F0E1F0E1F0E),
    .INIT_6D(256'h5B1D0000557055631F2E556355635F0E5A315F0E5F0E0000556355701A271B36),
    .INIT_6E(256'h1F0E5A3D5F0E5A075F0E5A075F0E55635F0E59231F0E1F2E55635F0E5B420000),
    .INIT_6F(256'h1A2900001A2900000000000000001B365F0E1F42000000001B361A2959210000),
    .INIT_70(256'h1B0F1A011A010000000000001B360000000000005A011A0100001F4200000000),
    .INIT_71(256'h5F0E55635F0E5B4055705F0E5F0E000000005F0E1A2900001A29000000001B39),
    .INIT_72(256'h196259625F0E5F0E1A000000596200001A01000000005B29000000001F0E5A19),
    .INIT_73(256'h000000001A731A731A761A731A735A505F0E5F0E5F0E1962000000001A081A0B),
    .INIT_74(256'h5A015A115F0E0000000000005A285F0E00001B3200005F0E5F0E00005F0E1A60),
    .INIT_75(256'h1A0A19735F0E597300005B3200001F2E5F0E00005B1A1A0100001B3200001B1A),
    .INIT_76(256'h000000000000000000000000000000000000000000001A701A5A5A705F0E0000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[13:7],1'b0,dina[6:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[13:7],1'b0,dinb[6:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED [31:16],\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_84 ,douta[13:7],\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ,douta[6:0]}),
        .DOUTBDOUT({\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED [31:16],\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_116 ,doutb[13:7],\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_124 ,doutb[6:0]}),
        .DOUTPADOUTP({\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED [3:2],\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_142 ,\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_143 }),
        .DOUTPBDOUTP({\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED [3:2],\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_146 ,\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_147 }),
        .ECCPARITY(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b0),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .SLEEP(sleep),
        .WEA({1'b0,1'b0,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,web,web}));
endmodule

module design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    sleep,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input sleep;
  input [10:0]addra;
  input [10:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     7.524303 mW" *) 
(* C_FAMILY = "zynquplus" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "NONE" *) 
(* C_INIT_FILE_NAME = "design_BRAM_A_blk_mem_gen_0_1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "zynquplus" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

module design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    sleep,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input sleep;
  input [10:0]addra;
  input [10:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
