# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 710 \
    name edge_attr_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_0_0_V \
    op interface \
    ports { edge_attr_0_0_V_address0 { O 7 vector } edge_attr_0_0_V_ce0 { O 1 bit } edge_attr_0_0_V_q0 { I 14 vector } edge_attr_0_0_V_address1 { O 7 vector } edge_attr_0_0_V_ce1 { O 1 bit } edge_attr_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 711 \
    name edge_attr_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_0_1_V \
    op interface \
    ports { edge_attr_0_1_V_address0 { O 7 vector } edge_attr_0_1_V_ce0 { O 1 bit } edge_attr_0_1_V_q0 { I 14 vector } edge_attr_0_1_V_address1 { O 7 vector } edge_attr_0_1_V_ce1 { O 1 bit } edge_attr_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 712 \
    name edge_attr_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_0_2_V \
    op interface \
    ports { edge_attr_0_2_V_address0 { O 7 vector } edge_attr_0_2_V_ce0 { O 1 bit } edge_attr_0_2_V_q0 { I 14 vector } edge_attr_0_2_V_address1 { O 7 vector } edge_attr_0_2_V_ce1 { O 1 bit } edge_attr_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 713 \
    name edge_attr_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_0_3_V \
    op interface \
    ports { edge_attr_0_3_V_address0 { O 7 vector } edge_attr_0_3_V_ce0 { O 1 bit } edge_attr_0_3_V_q0 { I 14 vector } edge_attr_0_3_V_address1 { O 7 vector } edge_attr_0_3_V_ce1 { O 1 bit } edge_attr_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 714 \
    name edge_index_cpy2_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_0_0 \
    op interface \
    ports { edge_index_cpy2_V_0_0_address0 { O 7 vector } edge_index_cpy2_V_0_0_ce0 { O 1 bit } edge_index_cpy2_V_0_0_q0 { I 14 vector } edge_index_cpy2_V_0_0_address1 { O 7 vector } edge_index_cpy2_V_0_0_ce1 { O 1 bit } edge_index_cpy2_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 715 \
    name edge_index_cpy2_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_0_1 \
    op interface \
    ports { edge_index_cpy2_V_0_1_address0 { O 7 vector } edge_index_cpy2_V_0_1_ce0 { O 1 bit } edge_index_cpy2_V_0_1_q0 { I 14 vector } edge_index_cpy2_V_0_1_address1 { O 7 vector } edge_index_cpy2_V_0_1_ce1 { O 1 bit } edge_index_cpy2_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 716 \
    name node_attr_1D_s_mat_0_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_0_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 717 \
    name node_attr_1D_r_mat_0_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_0_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 718 \
    name node_attr_1D_s_mat_0_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_0_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 719 \
    name node_attr_1D_r_mat_0_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_0_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 720 \
    name node_attr_1D_s_mat_0_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_0_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 721 \
    name node_attr_1D_r_mat_0_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_0_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 722 \
    name layer7_out_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_0_0_V \
    op interface \
    ports { layer7_out_0_0_V_address0 { O 7 vector } layer7_out_0_0_V_ce0 { O 1 bit } layer7_out_0_0_V_we0 { O 1 bit } layer7_out_0_0_V_d0 { O 14 vector } layer7_out_0_0_V_address1 { O 7 vector } layer7_out_0_0_V_ce1 { O 1 bit } layer7_out_0_0_V_we1 { O 1 bit } layer7_out_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 723 \
    name layer7_out_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_0_1_V \
    op interface \
    ports { layer7_out_0_1_V_address0 { O 7 vector } layer7_out_0_1_V_ce0 { O 1 bit } layer7_out_0_1_V_we0 { O 1 bit } layer7_out_0_1_V_d0 { O 14 vector } layer7_out_0_1_V_address1 { O 7 vector } layer7_out_0_1_V_ce1 { O 1 bit } layer7_out_0_1_V_we1 { O 1 bit } layer7_out_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 724 \
    name layer7_out_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_0_2_V \
    op interface \
    ports { layer7_out_0_2_V_address0 { O 7 vector } layer7_out_0_2_V_ce0 { O 1 bit } layer7_out_0_2_V_we0 { O 1 bit } layer7_out_0_2_V_d0 { O 14 vector } layer7_out_0_2_V_address1 { O 7 vector } layer7_out_0_2_V_ce1 { O 1 bit } layer7_out_0_2_V_we1 { O 1 bit } layer7_out_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 725 \
    name layer7_out_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_0_3_V \
    op interface \
    ports { layer7_out_0_3_V_address0 { O 7 vector } layer7_out_0_3_V_ce0 { O 1 bit } layer7_out_0_3_V_we0 { O 1 bit } layer7_out_0_3_V_d0 { O 14 vector } layer7_out_0_3_V_address1 { O 7 vector } layer7_out_0_3_V_ce1 { O 1 bit } layer7_out_0_3_V_we1 { O 1 bit } layer7_out_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 726 \
    name edge_attr_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1_0_V \
    op interface \
    ports { edge_attr_1_0_V_address0 { O 7 vector } edge_attr_1_0_V_ce0 { O 1 bit } edge_attr_1_0_V_q0 { I 14 vector } edge_attr_1_0_V_address1 { O 7 vector } edge_attr_1_0_V_ce1 { O 1 bit } edge_attr_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 727 \
    name edge_attr_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1_1_V \
    op interface \
    ports { edge_attr_1_1_V_address0 { O 7 vector } edge_attr_1_1_V_ce0 { O 1 bit } edge_attr_1_1_V_q0 { I 14 vector } edge_attr_1_1_V_address1 { O 7 vector } edge_attr_1_1_V_ce1 { O 1 bit } edge_attr_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 728 \
    name edge_attr_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1_2_V \
    op interface \
    ports { edge_attr_1_2_V_address0 { O 7 vector } edge_attr_1_2_V_ce0 { O 1 bit } edge_attr_1_2_V_q0 { I 14 vector } edge_attr_1_2_V_address1 { O 7 vector } edge_attr_1_2_V_ce1 { O 1 bit } edge_attr_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 729 \
    name edge_attr_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1_3_V \
    op interface \
    ports { edge_attr_1_3_V_address0 { O 7 vector } edge_attr_1_3_V_ce0 { O 1 bit } edge_attr_1_3_V_q0 { I 14 vector } edge_attr_1_3_V_address1 { O 7 vector } edge_attr_1_3_V_ce1 { O 1 bit } edge_attr_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 730 \
    name edge_index_cpy2_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_1_0 \
    op interface \
    ports { edge_index_cpy2_V_1_0_address0 { O 7 vector } edge_index_cpy2_V_1_0_ce0 { O 1 bit } edge_index_cpy2_V_1_0_q0 { I 14 vector } edge_index_cpy2_V_1_0_address1 { O 7 vector } edge_index_cpy2_V_1_0_ce1 { O 1 bit } edge_index_cpy2_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 731 \
    name edge_index_cpy2_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_1_1 \
    op interface \
    ports { edge_index_cpy2_V_1_1_address0 { O 7 vector } edge_index_cpy2_V_1_1_ce0 { O 1 bit } edge_index_cpy2_V_1_1_q0 { I 14 vector } edge_index_cpy2_V_1_1_address1 { O 7 vector } edge_index_cpy2_V_1_1_ce1 { O 1 bit } edge_index_cpy2_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 732 \
    name node_attr_1D_s_mat_1_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_1_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 733 \
    name node_attr_1D_r_mat_1_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_1_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 734 \
    name node_attr_1D_s_mat_1_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_1_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 735 \
    name node_attr_1D_r_mat_1_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_1_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 736 \
    name node_attr_1D_s_mat_1_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_1_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 737 \
    name node_attr_1D_r_mat_1_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_1_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 738 \
    name layer7_out_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_1_0_V \
    op interface \
    ports { layer7_out_1_0_V_address0 { O 7 vector } layer7_out_1_0_V_ce0 { O 1 bit } layer7_out_1_0_V_we0 { O 1 bit } layer7_out_1_0_V_d0 { O 14 vector } layer7_out_1_0_V_address1 { O 7 vector } layer7_out_1_0_V_ce1 { O 1 bit } layer7_out_1_0_V_we1 { O 1 bit } layer7_out_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 739 \
    name layer7_out_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_1_1_V \
    op interface \
    ports { layer7_out_1_1_V_address0 { O 7 vector } layer7_out_1_1_V_ce0 { O 1 bit } layer7_out_1_1_V_we0 { O 1 bit } layer7_out_1_1_V_d0 { O 14 vector } layer7_out_1_1_V_address1 { O 7 vector } layer7_out_1_1_V_ce1 { O 1 bit } layer7_out_1_1_V_we1 { O 1 bit } layer7_out_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 740 \
    name layer7_out_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_1_2_V \
    op interface \
    ports { layer7_out_1_2_V_address0 { O 7 vector } layer7_out_1_2_V_ce0 { O 1 bit } layer7_out_1_2_V_we0 { O 1 bit } layer7_out_1_2_V_d0 { O 14 vector } layer7_out_1_2_V_address1 { O 7 vector } layer7_out_1_2_V_ce1 { O 1 bit } layer7_out_1_2_V_we1 { O 1 bit } layer7_out_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 741 \
    name layer7_out_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_1_3_V \
    op interface \
    ports { layer7_out_1_3_V_address0 { O 7 vector } layer7_out_1_3_V_ce0 { O 1 bit } layer7_out_1_3_V_we0 { O 1 bit } layer7_out_1_3_V_d0 { O 14 vector } layer7_out_1_3_V_address1 { O 7 vector } layer7_out_1_3_V_ce1 { O 1 bit } layer7_out_1_3_V_we1 { O 1 bit } layer7_out_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 742 \
    name edge_attr_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_2_0_V \
    op interface \
    ports { edge_attr_2_0_V_address0 { O 7 vector } edge_attr_2_0_V_ce0 { O 1 bit } edge_attr_2_0_V_q0 { I 14 vector } edge_attr_2_0_V_address1 { O 7 vector } edge_attr_2_0_V_ce1 { O 1 bit } edge_attr_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 743 \
    name edge_attr_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_2_1_V \
    op interface \
    ports { edge_attr_2_1_V_address0 { O 7 vector } edge_attr_2_1_V_ce0 { O 1 bit } edge_attr_2_1_V_q0 { I 14 vector } edge_attr_2_1_V_address1 { O 7 vector } edge_attr_2_1_V_ce1 { O 1 bit } edge_attr_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 744 \
    name edge_attr_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_2_2_V \
    op interface \
    ports { edge_attr_2_2_V_address0 { O 7 vector } edge_attr_2_2_V_ce0 { O 1 bit } edge_attr_2_2_V_q0 { I 14 vector } edge_attr_2_2_V_address1 { O 7 vector } edge_attr_2_2_V_ce1 { O 1 bit } edge_attr_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 745 \
    name edge_attr_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_2_3_V \
    op interface \
    ports { edge_attr_2_3_V_address0 { O 7 vector } edge_attr_2_3_V_ce0 { O 1 bit } edge_attr_2_3_V_q0 { I 14 vector } edge_attr_2_3_V_address1 { O 7 vector } edge_attr_2_3_V_ce1 { O 1 bit } edge_attr_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 746 \
    name edge_index_cpy2_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_2_0 \
    op interface \
    ports { edge_index_cpy2_V_2_0_address0 { O 7 vector } edge_index_cpy2_V_2_0_ce0 { O 1 bit } edge_index_cpy2_V_2_0_q0 { I 14 vector } edge_index_cpy2_V_2_0_address1 { O 7 vector } edge_index_cpy2_V_2_0_ce1 { O 1 bit } edge_index_cpy2_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 747 \
    name edge_index_cpy2_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_2_1 \
    op interface \
    ports { edge_index_cpy2_V_2_1_address0 { O 7 vector } edge_index_cpy2_V_2_1_ce0 { O 1 bit } edge_index_cpy2_V_2_1_q0 { I 14 vector } edge_index_cpy2_V_2_1_address1 { O 7 vector } edge_index_cpy2_V_2_1_ce1 { O 1 bit } edge_index_cpy2_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 748 \
    name node_attr_1D_s_mat_2_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_2_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 749 \
    name node_attr_1D_r_mat_2_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_2_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 750 \
    name node_attr_1D_s_mat_2_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_2_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 751 \
    name node_attr_1D_r_mat_2_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_2_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 752 \
    name node_attr_1D_s_mat_2_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_2_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 753 \
    name node_attr_1D_r_mat_2_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_2_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 754 \
    name layer7_out_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_2_0_V \
    op interface \
    ports { layer7_out_2_0_V_address0 { O 7 vector } layer7_out_2_0_V_ce0 { O 1 bit } layer7_out_2_0_V_we0 { O 1 bit } layer7_out_2_0_V_d0 { O 14 vector } layer7_out_2_0_V_address1 { O 7 vector } layer7_out_2_0_V_ce1 { O 1 bit } layer7_out_2_0_V_we1 { O 1 bit } layer7_out_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 755 \
    name layer7_out_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_2_1_V \
    op interface \
    ports { layer7_out_2_1_V_address0 { O 7 vector } layer7_out_2_1_V_ce0 { O 1 bit } layer7_out_2_1_V_we0 { O 1 bit } layer7_out_2_1_V_d0 { O 14 vector } layer7_out_2_1_V_address1 { O 7 vector } layer7_out_2_1_V_ce1 { O 1 bit } layer7_out_2_1_V_we1 { O 1 bit } layer7_out_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 756 \
    name layer7_out_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_2_2_V \
    op interface \
    ports { layer7_out_2_2_V_address0 { O 7 vector } layer7_out_2_2_V_ce0 { O 1 bit } layer7_out_2_2_V_we0 { O 1 bit } layer7_out_2_2_V_d0 { O 14 vector } layer7_out_2_2_V_address1 { O 7 vector } layer7_out_2_2_V_ce1 { O 1 bit } layer7_out_2_2_V_we1 { O 1 bit } layer7_out_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 757 \
    name layer7_out_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_2_3_V \
    op interface \
    ports { layer7_out_2_3_V_address0 { O 7 vector } layer7_out_2_3_V_ce0 { O 1 bit } layer7_out_2_3_V_we0 { O 1 bit } layer7_out_2_3_V_d0 { O 14 vector } layer7_out_2_3_V_address1 { O 7 vector } layer7_out_2_3_V_ce1 { O 1 bit } layer7_out_2_3_V_we1 { O 1 bit } layer7_out_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 758 \
    name edge_attr_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_3_0_V \
    op interface \
    ports { edge_attr_3_0_V_address0 { O 7 vector } edge_attr_3_0_V_ce0 { O 1 bit } edge_attr_3_0_V_q0 { I 14 vector } edge_attr_3_0_V_address1 { O 7 vector } edge_attr_3_0_V_ce1 { O 1 bit } edge_attr_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 759 \
    name edge_attr_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_3_1_V \
    op interface \
    ports { edge_attr_3_1_V_address0 { O 7 vector } edge_attr_3_1_V_ce0 { O 1 bit } edge_attr_3_1_V_q0 { I 14 vector } edge_attr_3_1_V_address1 { O 7 vector } edge_attr_3_1_V_ce1 { O 1 bit } edge_attr_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 760 \
    name edge_attr_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_3_2_V \
    op interface \
    ports { edge_attr_3_2_V_address0 { O 7 vector } edge_attr_3_2_V_ce0 { O 1 bit } edge_attr_3_2_V_q0 { I 14 vector } edge_attr_3_2_V_address1 { O 7 vector } edge_attr_3_2_V_ce1 { O 1 bit } edge_attr_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 761 \
    name edge_attr_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_3_3_V \
    op interface \
    ports { edge_attr_3_3_V_address0 { O 7 vector } edge_attr_3_3_V_ce0 { O 1 bit } edge_attr_3_3_V_q0 { I 14 vector } edge_attr_3_3_V_address1 { O 7 vector } edge_attr_3_3_V_ce1 { O 1 bit } edge_attr_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 762 \
    name edge_index_cpy2_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_3_0 \
    op interface \
    ports { edge_index_cpy2_V_3_0_address0 { O 7 vector } edge_index_cpy2_V_3_0_ce0 { O 1 bit } edge_index_cpy2_V_3_0_q0 { I 14 vector } edge_index_cpy2_V_3_0_address1 { O 7 vector } edge_index_cpy2_V_3_0_ce1 { O 1 bit } edge_index_cpy2_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 763 \
    name edge_index_cpy2_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_3_1 \
    op interface \
    ports { edge_index_cpy2_V_3_1_address0 { O 7 vector } edge_index_cpy2_V_3_1_ce0 { O 1 bit } edge_index_cpy2_V_3_1_q0 { I 14 vector } edge_index_cpy2_V_3_1_address1 { O 7 vector } edge_index_cpy2_V_3_1_ce1 { O 1 bit } edge_index_cpy2_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 764 \
    name node_attr_1D_s_mat_3_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_3_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 765 \
    name node_attr_1D_r_mat_3_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_3_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 766 \
    name node_attr_1D_s_mat_3_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_3_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 767 \
    name node_attr_1D_r_mat_3_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_3_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 768 \
    name node_attr_1D_s_mat_3_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_3_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 769 \
    name node_attr_1D_r_mat_3_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_3_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 770 \
    name layer7_out_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_3_0_V \
    op interface \
    ports { layer7_out_3_0_V_address0 { O 7 vector } layer7_out_3_0_V_ce0 { O 1 bit } layer7_out_3_0_V_we0 { O 1 bit } layer7_out_3_0_V_d0 { O 14 vector } layer7_out_3_0_V_address1 { O 7 vector } layer7_out_3_0_V_ce1 { O 1 bit } layer7_out_3_0_V_we1 { O 1 bit } layer7_out_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 771 \
    name layer7_out_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_3_1_V \
    op interface \
    ports { layer7_out_3_1_V_address0 { O 7 vector } layer7_out_3_1_V_ce0 { O 1 bit } layer7_out_3_1_V_we0 { O 1 bit } layer7_out_3_1_V_d0 { O 14 vector } layer7_out_3_1_V_address1 { O 7 vector } layer7_out_3_1_V_ce1 { O 1 bit } layer7_out_3_1_V_we1 { O 1 bit } layer7_out_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 772 \
    name layer7_out_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_3_2_V \
    op interface \
    ports { layer7_out_3_2_V_address0 { O 7 vector } layer7_out_3_2_V_ce0 { O 1 bit } layer7_out_3_2_V_we0 { O 1 bit } layer7_out_3_2_V_d0 { O 14 vector } layer7_out_3_2_V_address1 { O 7 vector } layer7_out_3_2_V_ce1 { O 1 bit } layer7_out_3_2_V_we1 { O 1 bit } layer7_out_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 773 \
    name layer7_out_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_3_3_V \
    op interface \
    ports { layer7_out_3_3_V_address0 { O 7 vector } layer7_out_3_3_V_ce0 { O 1 bit } layer7_out_3_3_V_we0 { O 1 bit } layer7_out_3_3_V_d0 { O 14 vector } layer7_out_3_3_V_address1 { O 7 vector } layer7_out_3_3_V_ce1 { O 1 bit } layer7_out_3_3_V_we1 { O 1 bit } layer7_out_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 774 \
    name edge_attr_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_4_0_V \
    op interface \
    ports { edge_attr_4_0_V_address0 { O 7 vector } edge_attr_4_0_V_ce0 { O 1 bit } edge_attr_4_0_V_q0 { I 14 vector } edge_attr_4_0_V_address1 { O 7 vector } edge_attr_4_0_V_ce1 { O 1 bit } edge_attr_4_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 775 \
    name edge_attr_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_4_1_V \
    op interface \
    ports { edge_attr_4_1_V_address0 { O 7 vector } edge_attr_4_1_V_ce0 { O 1 bit } edge_attr_4_1_V_q0 { I 14 vector } edge_attr_4_1_V_address1 { O 7 vector } edge_attr_4_1_V_ce1 { O 1 bit } edge_attr_4_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 776 \
    name edge_attr_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_4_2_V \
    op interface \
    ports { edge_attr_4_2_V_address0 { O 7 vector } edge_attr_4_2_V_ce0 { O 1 bit } edge_attr_4_2_V_q0 { I 14 vector } edge_attr_4_2_V_address1 { O 7 vector } edge_attr_4_2_V_ce1 { O 1 bit } edge_attr_4_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 777 \
    name edge_attr_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_4_3_V \
    op interface \
    ports { edge_attr_4_3_V_address0 { O 7 vector } edge_attr_4_3_V_ce0 { O 1 bit } edge_attr_4_3_V_q0 { I 14 vector } edge_attr_4_3_V_address1 { O 7 vector } edge_attr_4_3_V_ce1 { O 1 bit } edge_attr_4_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 778 \
    name edge_index_cpy2_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_4_0 \
    op interface \
    ports { edge_index_cpy2_V_4_0_address0 { O 7 vector } edge_index_cpy2_V_4_0_ce0 { O 1 bit } edge_index_cpy2_V_4_0_q0 { I 14 vector } edge_index_cpy2_V_4_0_address1 { O 7 vector } edge_index_cpy2_V_4_0_ce1 { O 1 bit } edge_index_cpy2_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 779 \
    name edge_index_cpy2_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_4_1 \
    op interface \
    ports { edge_index_cpy2_V_4_1_address0 { O 7 vector } edge_index_cpy2_V_4_1_ce0 { O 1 bit } edge_index_cpy2_V_4_1_q0 { I 14 vector } edge_index_cpy2_V_4_1_address1 { O 7 vector } edge_index_cpy2_V_4_1_ce1 { O 1 bit } edge_index_cpy2_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 780 \
    name node_attr_1D_s_mat_4_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_4_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 781 \
    name node_attr_1D_r_mat_4_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_4_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 782 \
    name node_attr_1D_s_mat_4_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_4_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 783 \
    name node_attr_1D_r_mat_4_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_4_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 784 \
    name node_attr_1D_s_mat_4_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_4_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 785 \
    name node_attr_1D_r_mat_4_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_4_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 786 \
    name layer7_out_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_4_0_V \
    op interface \
    ports { layer7_out_4_0_V_address0 { O 7 vector } layer7_out_4_0_V_ce0 { O 1 bit } layer7_out_4_0_V_we0 { O 1 bit } layer7_out_4_0_V_d0 { O 14 vector } layer7_out_4_0_V_address1 { O 7 vector } layer7_out_4_0_V_ce1 { O 1 bit } layer7_out_4_0_V_we1 { O 1 bit } layer7_out_4_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 787 \
    name layer7_out_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_4_1_V \
    op interface \
    ports { layer7_out_4_1_V_address0 { O 7 vector } layer7_out_4_1_V_ce0 { O 1 bit } layer7_out_4_1_V_we0 { O 1 bit } layer7_out_4_1_V_d0 { O 14 vector } layer7_out_4_1_V_address1 { O 7 vector } layer7_out_4_1_V_ce1 { O 1 bit } layer7_out_4_1_V_we1 { O 1 bit } layer7_out_4_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 788 \
    name layer7_out_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_4_2_V \
    op interface \
    ports { layer7_out_4_2_V_address0 { O 7 vector } layer7_out_4_2_V_ce0 { O 1 bit } layer7_out_4_2_V_we0 { O 1 bit } layer7_out_4_2_V_d0 { O 14 vector } layer7_out_4_2_V_address1 { O 7 vector } layer7_out_4_2_V_ce1 { O 1 bit } layer7_out_4_2_V_we1 { O 1 bit } layer7_out_4_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 789 \
    name layer7_out_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_4_3_V \
    op interface \
    ports { layer7_out_4_3_V_address0 { O 7 vector } layer7_out_4_3_V_ce0 { O 1 bit } layer7_out_4_3_V_we0 { O 1 bit } layer7_out_4_3_V_d0 { O 14 vector } layer7_out_4_3_V_address1 { O 7 vector } layer7_out_4_3_V_ce1 { O 1 bit } layer7_out_4_3_V_we1 { O 1 bit } layer7_out_4_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 790 \
    name edge_attr_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_5_0_V \
    op interface \
    ports { edge_attr_5_0_V_address0 { O 7 vector } edge_attr_5_0_V_ce0 { O 1 bit } edge_attr_5_0_V_q0 { I 14 vector } edge_attr_5_0_V_address1 { O 7 vector } edge_attr_5_0_V_ce1 { O 1 bit } edge_attr_5_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 791 \
    name edge_attr_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_5_1_V \
    op interface \
    ports { edge_attr_5_1_V_address0 { O 7 vector } edge_attr_5_1_V_ce0 { O 1 bit } edge_attr_5_1_V_q0 { I 14 vector } edge_attr_5_1_V_address1 { O 7 vector } edge_attr_5_1_V_ce1 { O 1 bit } edge_attr_5_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 792 \
    name edge_attr_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_5_2_V \
    op interface \
    ports { edge_attr_5_2_V_address0 { O 7 vector } edge_attr_5_2_V_ce0 { O 1 bit } edge_attr_5_2_V_q0 { I 14 vector } edge_attr_5_2_V_address1 { O 7 vector } edge_attr_5_2_V_ce1 { O 1 bit } edge_attr_5_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 793 \
    name edge_attr_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_5_3_V \
    op interface \
    ports { edge_attr_5_3_V_address0 { O 7 vector } edge_attr_5_3_V_ce0 { O 1 bit } edge_attr_5_3_V_q0 { I 14 vector } edge_attr_5_3_V_address1 { O 7 vector } edge_attr_5_3_V_ce1 { O 1 bit } edge_attr_5_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 794 \
    name edge_index_cpy2_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_5_0 \
    op interface \
    ports { edge_index_cpy2_V_5_0_address0 { O 7 vector } edge_index_cpy2_V_5_0_ce0 { O 1 bit } edge_index_cpy2_V_5_0_q0 { I 14 vector } edge_index_cpy2_V_5_0_address1 { O 7 vector } edge_index_cpy2_V_5_0_ce1 { O 1 bit } edge_index_cpy2_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 795 \
    name edge_index_cpy2_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_5_1 \
    op interface \
    ports { edge_index_cpy2_V_5_1_address0 { O 7 vector } edge_index_cpy2_V_5_1_ce0 { O 1 bit } edge_index_cpy2_V_5_1_q0 { I 14 vector } edge_index_cpy2_V_5_1_address1 { O 7 vector } edge_index_cpy2_V_5_1_ce1 { O 1 bit } edge_index_cpy2_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 796 \
    name node_attr_1D_s_mat_5_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_5_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 797 \
    name node_attr_1D_r_mat_5_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_5_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 798 \
    name node_attr_1D_s_mat_5_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_5_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 799 \
    name node_attr_1D_r_mat_5_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_5_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 800 \
    name node_attr_1D_s_mat_5_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_5_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 801 \
    name node_attr_1D_r_mat_5_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_5_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 802 \
    name layer7_out_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_5_0_V \
    op interface \
    ports { layer7_out_5_0_V_address0 { O 7 vector } layer7_out_5_0_V_ce0 { O 1 bit } layer7_out_5_0_V_we0 { O 1 bit } layer7_out_5_0_V_d0 { O 14 vector } layer7_out_5_0_V_address1 { O 7 vector } layer7_out_5_0_V_ce1 { O 1 bit } layer7_out_5_0_V_we1 { O 1 bit } layer7_out_5_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 803 \
    name layer7_out_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_5_1_V \
    op interface \
    ports { layer7_out_5_1_V_address0 { O 7 vector } layer7_out_5_1_V_ce0 { O 1 bit } layer7_out_5_1_V_we0 { O 1 bit } layer7_out_5_1_V_d0 { O 14 vector } layer7_out_5_1_V_address1 { O 7 vector } layer7_out_5_1_V_ce1 { O 1 bit } layer7_out_5_1_V_we1 { O 1 bit } layer7_out_5_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 804 \
    name layer7_out_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_5_2_V \
    op interface \
    ports { layer7_out_5_2_V_address0 { O 7 vector } layer7_out_5_2_V_ce0 { O 1 bit } layer7_out_5_2_V_we0 { O 1 bit } layer7_out_5_2_V_d0 { O 14 vector } layer7_out_5_2_V_address1 { O 7 vector } layer7_out_5_2_V_ce1 { O 1 bit } layer7_out_5_2_V_we1 { O 1 bit } layer7_out_5_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 805 \
    name layer7_out_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_5_3_V \
    op interface \
    ports { layer7_out_5_3_V_address0 { O 7 vector } layer7_out_5_3_V_ce0 { O 1 bit } layer7_out_5_3_V_we0 { O 1 bit } layer7_out_5_3_V_d0 { O 14 vector } layer7_out_5_3_V_address1 { O 7 vector } layer7_out_5_3_V_ce1 { O 1 bit } layer7_out_5_3_V_we1 { O 1 bit } layer7_out_5_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 806 \
    name edge_attr_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_6_0_V \
    op interface \
    ports { edge_attr_6_0_V_address0 { O 7 vector } edge_attr_6_0_V_ce0 { O 1 bit } edge_attr_6_0_V_q0 { I 14 vector } edge_attr_6_0_V_address1 { O 7 vector } edge_attr_6_0_V_ce1 { O 1 bit } edge_attr_6_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 807 \
    name edge_attr_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_6_1_V \
    op interface \
    ports { edge_attr_6_1_V_address0 { O 7 vector } edge_attr_6_1_V_ce0 { O 1 bit } edge_attr_6_1_V_q0 { I 14 vector } edge_attr_6_1_V_address1 { O 7 vector } edge_attr_6_1_V_ce1 { O 1 bit } edge_attr_6_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 808 \
    name edge_attr_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_6_2_V \
    op interface \
    ports { edge_attr_6_2_V_address0 { O 7 vector } edge_attr_6_2_V_ce0 { O 1 bit } edge_attr_6_2_V_q0 { I 14 vector } edge_attr_6_2_V_address1 { O 7 vector } edge_attr_6_2_V_ce1 { O 1 bit } edge_attr_6_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 809 \
    name edge_attr_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_6_3_V \
    op interface \
    ports { edge_attr_6_3_V_address0 { O 7 vector } edge_attr_6_3_V_ce0 { O 1 bit } edge_attr_6_3_V_q0 { I 14 vector } edge_attr_6_3_V_address1 { O 7 vector } edge_attr_6_3_V_ce1 { O 1 bit } edge_attr_6_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 810 \
    name edge_index_cpy2_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_6_0 \
    op interface \
    ports { edge_index_cpy2_V_6_0_address0 { O 7 vector } edge_index_cpy2_V_6_0_ce0 { O 1 bit } edge_index_cpy2_V_6_0_q0 { I 14 vector } edge_index_cpy2_V_6_0_address1 { O 7 vector } edge_index_cpy2_V_6_0_ce1 { O 1 bit } edge_index_cpy2_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 811 \
    name edge_index_cpy2_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_6_1 \
    op interface \
    ports { edge_index_cpy2_V_6_1_address0 { O 7 vector } edge_index_cpy2_V_6_1_ce0 { O 1 bit } edge_index_cpy2_V_6_1_q0 { I 14 vector } edge_index_cpy2_V_6_1_address1 { O 7 vector } edge_index_cpy2_V_6_1_ce1 { O 1 bit } edge_index_cpy2_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 812 \
    name node_attr_1D_s_mat_6_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_6_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 813 \
    name node_attr_1D_r_mat_6_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_6_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 814 \
    name node_attr_1D_s_mat_6_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_6_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 815 \
    name node_attr_1D_r_mat_6_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_6_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 816 \
    name node_attr_1D_s_mat_6_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_6_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 817 \
    name node_attr_1D_r_mat_6_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_6_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 818 \
    name layer7_out_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_6_0_V \
    op interface \
    ports { layer7_out_6_0_V_address0 { O 7 vector } layer7_out_6_0_V_ce0 { O 1 bit } layer7_out_6_0_V_we0 { O 1 bit } layer7_out_6_0_V_d0 { O 14 vector } layer7_out_6_0_V_address1 { O 7 vector } layer7_out_6_0_V_ce1 { O 1 bit } layer7_out_6_0_V_we1 { O 1 bit } layer7_out_6_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 819 \
    name layer7_out_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_6_1_V \
    op interface \
    ports { layer7_out_6_1_V_address0 { O 7 vector } layer7_out_6_1_V_ce0 { O 1 bit } layer7_out_6_1_V_we0 { O 1 bit } layer7_out_6_1_V_d0 { O 14 vector } layer7_out_6_1_V_address1 { O 7 vector } layer7_out_6_1_V_ce1 { O 1 bit } layer7_out_6_1_V_we1 { O 1 bit } layer7_out_6_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 820 \
    name layer7_out_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_6_2_V \
    op interface \
    ports { layer7_out_6_2_V_address0 { O 7 vector } layer7_out_6_2_V_ce0 { O 1 bit } layer7_out_6_2_V_we0 { O 1 bit } layer7_out_6_2_V_d0 { O 14 vector } layer7_out_6_2_V_address1 { O 7 vector } layer7_out_6_2_V_ce1 { O 1 bit } layer7_out_6_2_V_we1 { O 1 bit } layer7_out_6_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 821 \
    name layer7_out_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_6_3_V \
    op interface \
    ports { layer7_out_6_3_V_address0 { O 7 vector } layer7_out_6_3_V_ce0 { O 1 bit } layer7_out_6_3_V_we0 { O 1 bit } layer7_out_6_3_V_d0 { O 14 vector } layer7_out_6_3_V_address1 { O 7 vector } layer7_out_6_3_V_ce1 { O 1 bit } layer7_out_6_3_V_we1 { O 1 bit } layer7_out_6_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 822 \
    name edge_attr_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_7_0_V \
    op interface \
    ports { edge_attr_7_0_V_address0 { O 7 vector } edge_attr_7_0_V_ce0 { O 1 bit } edge_attr_7_0_V_q0 { I 14 vector } edge_attr_7_0_V_address1 { O 7 vector } edge_attr_7_0_V_ce1 { O 1 bit } edge_attr_7_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 823 \
    name edge_attr_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_7_1_V \
    op interface \
    ports { edge_attr_7_1_V_address0 { O 7 vector } edge_attr_7_1_V_ce0 { O 1 bit } edge_attr_7_1_V_q0 { I 14 vector } edge_attr_7_1_V_address1 { O 7 vector } edge_attr_7_1_V_ce1 { O 1 bit } edge_attr_7_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 824 \
    name edge_attr_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_7_2_V \
    op interface \
    ports { edge_attr_7_2_V_address0 { O 7 vector } edge_attr_7_2_V_ce0 { O 1 bit } edge_attr_7_2_V_q0 { I 14 vector } edge_attr_7_2_V_address1 { O 7 vector } edge_attr_7_2_V_ce1 { O 1 bit } edge_attr_7_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 825 \
    name edge_attr_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_7_3_V \
    op interface \
    ports { edge_attr_7_3_V_address0 { O 7 vector } edge_attr_7_3_V_ce0 { O 1 bit } edge_attr_7_3_V_q0 { I 14 vector } edge_attr_7_3_V_address1 { O 7 vector } edge_attr_7_3_V_ce1 { O 1 bit } edge_attr_7_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 826 \
    name edge_index_cpy2_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_7_0 \
    op interface \
    ports { edge_index_cpy2_V_7_0_address0 { O 7 vector } edge_index_cpy2_V_7_0_ce0 { O 1 bit } edge_index_cpy2_V_7_0_q0 { I 14 vector } edge_index_cpy2_V_7_0_address1 { O 7 vector } edge_index_cpy2_V_7_0_ce1 { O 1 bit } edge_index_cpy2_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 827 \
    name edge_index_cpy2_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_7_1 \
    op interface \
    ports { edge_index_cpy2_V_7_1_address0 { O 7 vector } edge_index_cpy2_V_7_1_ce0 { O 1 bit } edge_index_cpy2_V_7_1_q0 { I 14 vector } edge_index_cpy2_V_7_1_address1 { O 7 vector } edge_index_cpy2_V_7_1_ce1 { O 1 bit } edge_index_cpy2_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 828 \
    name node_attr_1D_s_mat_7_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_7_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 829 \
    name node_attr_1D_r_mat_7_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_7_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 830 \
    name node_attr_1D_s_mat_7_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_7_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 831 \
    name node_attr_1D_r_mat_7_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_7_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 832 \
    name node_attr_1D_s_mat_7_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_7_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 833 \
    name node_attr_1D_r_mat_7_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_7_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 834 \
    name layer7_out_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_7_0_V \
    op interface \
    ports { layer7_out_7_0_V_address0 { O 7 vector } layer7_out_7_0_V_ce0 { O 1 bit } layer7_out_7_0_V_we0 { O 1 bit } layer7_out_7_0_V_d0 { O 14 vector } layer7_out_7_0_V_address1 { O 7 vector } layer7_out_7_0_V_ce1 { O 1 bit } layer7_out_7_0_V_we1 { O 1 bit } layer7_out_7_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 835 \
    name layer7_out_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_7_1_V \
    op interface \
    ports { layer7_out_7_1_V_address0 { O 7 vector } layer7_out_7_1_V_ce0 { O 1 bit } layer7_out_7_1_V_we0 { O 1 bit } layer7_out_7_1_V_d0 { O 14 vector } layer7_out_7_1_V_address1 { O 7 vector } layer7_out_7_1_V_ce1 { O 1 bit } layer7_out_7_1_V_we1 { O 1 bit } layer7_out_7_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 836 \
    name layer7_out_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_7_2_V \
    op interface \
    ports { layer7_out_7_2_V_address0 { O 7 vector } layer7_out_7_2_V_ce0 { O 1 bit } layer7_out_7_2_V_we0 { O 1 bit } layer7_out_7_2_V_d0 { O 14 vector } layer7_out_7_2_V_address1 { O 7 vector } layer7_out_7_2_V_ce1 { O 1 bit } layer7_out_7_2_V_we1 { O 1 bit } layer7_out_7_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 837 \
    name layer7_out_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_7_3_V \
    op interface \
    ports { layer7_out_7_3_V_address0 { O 7 vector } layer7_out_7_3_V_ce0 { O 1 bit } layer7_out_7_3_V_we0 { O 1 bit } layer7_out_7_3_V_d0 { O 14 vector } layer7_out_7_3_V_address1 { O 7 vector } layer7_out_7_3_V_ce1 { O 1 bit } layer7_out_7_3_V_we1 { O 1 bit } layer7_out_7_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 838 \
    name edge_attr_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_8_0_V \
    op interface \
    ports { edge_attr_8_0_V_address0 { O 7 vector } edge_attr_8_0_V_ce0 { O 1 bit } edge_attr_8_0_V_q0 { I 14 vector } edge_attr_8_0_V_address1 { O 7 vector } edge_attr_8_0_V_ce1 { O 1 bit } edge_attr_8_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 839 \
    name edge_attr_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_8_1_V \
    op interface \
    ports { edge_attr_8_1_V_address0 { O 7 vector } edge_attr_8_1_V_ce0 { O 1 bit } edge_attr_8_1_V_q0 { I 14 vector } edge_attr_8_1_V_address1 { O 7 vector } edge_attr_8_1_V_ce1 { O 1 bit } edge_attr_8_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 840 \
    name edge_attr_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_8_2_V \
    op interface \
    ports { edge_attr_8_2_V_address0 { O 7 vector } edge_attr_8_2_V_ce0 { O 1 bit } edge_attr_8_2_V_q0 { I 14 vector } edge_attr_8_2_V_address1 { O 7 vector } edge_attr_8_2_V_ce1 { O 1 bit } edge_attr_8_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 841 \
    name edge_attr_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_8_3_V \
    op interface \
    ports { edge_attr_8_3_V_address0 { O 7 vector } edge_attr_8_3_V_ce0 { O 1 bit } edge_attr_8_3_V_q0 { I 14 vector } edge_attr_8_3_V_address1 { O 7 vector } edge_attr_8_3_V_ce1 { O 1 bit } edge_attr_8_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 842 \
    name edge_index_cpy2_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_8_0 \
    op interface \
    ports { edge_index_cpy2_V_8_0_address0 { O 7 vector } edge_index_cpy2_V_8_0_ce0 { O 1 bit } edge_index_cpy2_V_8_0_q0 { I 14 vector } edge_index_cpy2_V_8_0_address1 { O 7 vector } edge_index_cpy2_V_8_0_ce1 { O 1 bit } edge_index_cpy2_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 843 \
    name edge_index_cpy2_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_8_1 \
    op interface \
    ports { edge_index_cpy2_V_8_1_address0 { O 7 vector } edge_index_cpy2_V_8_1_ce0 { O 1 bit } edge_index_cpy2_V_8_1_q0 { I 14 vector } edge_index_cpy2_V_8_1_address1 { O 7 vector } edge_index_cpy2_V_8_1_ce1 { O 1 bit } edge_index_cpy2_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 844 \
    name node_attr_1D_s_mat_8_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_8_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 845 \
    name node_attr_1D_r_mat_8_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_8_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 846 \
    name node_attr_1D_s_mat_8_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_8_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 847 \
    name node_attr_1D_r_mat_8_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_8_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 848 \
    name node_attr_1D_s_mat_8_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_8_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 849 \
    name node_attr_1D_r_mat_8_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_8_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 850 \
    name layer7_out_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_8_0_V \
    op interface \
    ports { layer7_out_8_0_V_address0 { O 7 vector } layer7_out_8_0_V_ce0 { O 1 bit } layer7_out_8_0_V_we0 { O 1 bit } layer7_out_8_0_V_d0 { O 14 vector } layer7_out_8_0_V_address1 { O 7 vector } layer7_out_8_0_V_ce1 { O 1 bit } layer7_out_8_0_V_we1 { O 1 bit } layer7_out_8_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 851 \
    name layer7_out_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_8_1_V \
    op interface \
    ports { layer7_out_8_1_V_address0 { O 7 vector } layer7_out_8_1_V_ce0 { O 1 bit } layer7_out_8_1_V_we0 { O 1 bit } layer7_out_8_1_V_d0 { O 14 vector } layer7_out_8_1_V_address1 { O 7 vector } layer7_out_8_1_V_ce1 { O 1 bit } layer7_out_8_1_V_we1 { O 1 bit } layer7_out_8_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 852 \
    name layer7_out_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_8_2_V \
    op interface \
    ports { layer7_out_8_2_V_address0 { O 7 vector } layer7_out_8_2_V_ce0 { O 1 bit } layer7_out_8_2_V_we0 { O 1 bit } layer7_out_8_2_V_d0 { O 14 vector } layer7_out_8_2_V_address1 { O 7 vector } layer7_out_8_2_V_ce1 { O 1 bit } layer7_out_8_2_V_we1 { O 1 bit } layer7_out_8_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 853 \
    name layer7_out_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_8_3_V \
    op interface \
    ports { layer7_out_8_3_V_address0 { O 7 vector } layer7_out_8_3_V_ce0 { O 1 bit } layer7_out_8_3_V_we0 { O 1 bit } layer7_out_8_3_V_d0 { O 14 vector } layer7_out_8_3_V_address1 { O 7 vector } layer7_out_8_3_V_ce1 { O 1 bit } layer7_out_8_3_V_we1 { O 1 bit } layer7_out_8_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 854 \
    name edge_attr_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_9_0_V \
    op interface \
    ports { edge_attr_9_0_V_address0 { O 7 vector } edge_attr_9_0_V_ce0 { O 1 bit } edge_attr_9_0_V_q0 { I 14 vector } edge_attr_9_0_V_address1 { O 7 vector } edge_attr_9_0_V_ce1 { O 1 bit } edge_attr_9_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 855 \
    name edge_attr_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_9_1_V \
    op interface \
    ports { edge_attr_9_1_V_address0 { O 7 vector } edge_attr_9_1_V_ce0 { O 1 bit } edge_attr_9_1_V_q0 { I 14 vector } edge_attr_9_1_V_address1 { O 7 vector } edge_attr_9_1_V_ce1 { O 1 bit } edge_attr_9_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 856 \
    name edge_attr_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_9_2_V \
    op interface \
    ports { edge_attr_9_2_V_address0 { O 7 vector } edge_attr_9_2_V_ce0 { O 1 bit } edge_attr_9_2_V_q0 { I 14 vector } edge_attr_9_2_V_address1 { O 7 vector } edge_attr_9_2_V_ce1 { O 1 bit } edge_attr_9_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 857 \
    name edge_attr_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_9_3_V \
    op interface \
    ports { edge_attr_9_3_V_address0 { O 7 vector } edge_attr_9_3_V_ce0 { O 1 bit } edge_attr_9_3_V_q0 { I 14 vector } edge_attr_9_3_V_address1 { O 7 vector } edge_attr_9_3_V_ce1 { O 1 bit } edge_attr_9_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 858 \
    name edge_index_cpy2_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_9_0 \
    op interface \
    ports { edge_index_cpy2_V_9_0_address0 { O 7 vector } edge_index_cpy2_V_9_0_ce0 { O 1 bit } edge_index_cpy2_V_9_0_q0 { I 14 vector } edge_index_cpy2_V_9_0_address1 { O 7 vector } edge_index_cpy2_V_9_0_ce1 { O 1 bit } edge_index_cpy2_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 859 \
    name edge_index_cpy2_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_9_1 \
    op interface \
    ports { edge_index_cpy2_V_9_1_address0 { O 7 vector } edge_index_cpy2_V_9_1_ce0 { O 1 bit } edge_index_cpy2_V_9_1_q0 { I 14 vector } edge_index_cpy2_V_9_1_address1 { O 7 vector } edge_index_cpy2_V_9_1_ce1 { O 1 bit } edge_index_cpy2_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 860 \
    name node_attr_1D_s_mat_9_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_9_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 861 \
    name node_attr_1D_r_mat_9_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_9_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 862 \
    name node_attr_1D_s_mat_9_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_9_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 863 \
    name node_attr_1D_r_mat_9_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_9_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 864 \
    name node_attr_1D_s_mat_9_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_9_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 865 \
    name node_attr_1D_r_mat_9_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_9_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 866 \
    name layer7_out_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_9_0_V \
    op interface \
    ports { layer7_out_9_0_V_address0 { O 7 vector } layer7_out_9_0_V_ce0 { O 1 bit } layer7_out_9_0_V_we0 { O 1 bit } layer7_out_9_0_V_d0 { O 14 vector } layer7_out_9_0_V_address1 { O 7 vector } layer7_out_9_0_V_ce1 { O 1 bit } layer7_out_9_0_V_we1 { O 1 bit } layer7_out_9_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 867 \
    name layer7_out_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_9_1_V \
    op interface \
    ports { layer7_out_9_1_V_address0 { O 7 vector } layer7_out_9_1_V_ce0 { O 1 bit } layer7_out_9_1_V_we0 { O 1 bit } layer7_out_9_1_V_d0 { O 14 vector } layer7_out_9_1_V_address1 { O 7 vector } layer7_out_9_1_V_ce1 { O 1 bit } layer7_out_9_1_V_we1 { O 1 bit } layer7_out_9_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 868 \
    name layer7_out_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_9_2_V \
    op interface \
    ports { layer7_out_9_2_V_address0 { O 7 vector } layer7_out_9_2_V_ce0 { O 1 bit } layer7_out_9_2_V_we0 { O 1 bit } layer7_out_9_2_V_d0 { O 14 vector } layer7_out_9_2_V_address1 { O 7 vector } layer7_out_9_2_V_ce1 { O 1 bit } layer7_out_9_2_V_we1 { O 1 bit } layer7_out_9_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 869 \
    name layer7_out_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_9_3_V \
    op interface \
    ports { layer7_out_9_3_V_address0 { O 7 vector } layer7_out_9_3_V_ce0 { O 1 bit } layer7_out_9_3_V_we0 { O 1 bit } layer7_out_9_3_V_d0 { O 14 vector } layer7_out_9_3_V_address1 { O 7 vector } layer7_out_9_3_V_ce1 { O 1 bit } layer7_out_9_3_V_we1 { O 1 bit } layer7_out_9_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 870 \
    name edge_attr_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_10_0_V \
    op interface \
    ports { edge_attr_10_0_V_address0 { O 7 vector } edge_attr_10_0_V_ce0 { O 1 bit } edge_attr_10_0_V_q0 { I 14 vector } edge_attr_10_0_V_address1 { O 7 vector } edge_attr_10_0_V_ce1 { O 1 bit } edge_attr_10_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 871 \
    name edge_attr_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_10_1_V \
    op interface \
    ports { edge_attr_10_1_V_address0 { O 7 vector } edge_attr_10_1_V_ce0 { O 1 bit } edge_attr_10_1_V_q0 { I 14 vector } edge_attr_10_1_V_address1 { O 7 vector } edge_attr_10_1_V_ce1 { O 1 bit } edge_attr_10_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 872 \
    name edge_attr_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_10_2_V \
    op interface \
    ports { edge_attr_10_2_V_address0 { O 7 vector } edge_attr_10_2_V_ce0 { O 1 bit } edge_attr_10_2_V_q0 { I 14 vector } edge_attr_10_2_V_address1 { O 7 vector } edge_attr_10_2_V_ce1 { O 1 bit } edge_attr_10_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 873 \
    name edge_attr_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_10_3_V \
    op interface \
    ports { edge_attr_10_3_V_address0 { O 7 vector } edge_attr_10_3_V_ce0 { O 1 bit } edge_attr_10_3_V_q0 { I 14 vector } edge_attr_10_3_V_address1 { O 7 vector } edge_attr_10_3_V_ce1 { O 1 bit } edge_attr_10_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 874 \
    name edge_index_cpy2_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_10_0 \
    op interface \
    ports { edge_index_cpy2_V_10_0_address0 { O 7 vector } edge_index_cpy2_V_10_0_ce0 { O 1 bit } edge_index_cpy2_V_10_0_q0 { I 14 vector } edge_index_cpy2_V_10_0_address1 { O 7 vector } edge_index_cpy2_V_10_0_ce1 { O 1 bit } edge_index_cpy2_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 875 \
    name edge_index_cpy2_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_10_1 \
    op interface \
    ports { edge_index_cpy2_V_10_1_address0 { O 7 vector } edge_index_cpy2_V_10_1_ce0 { O 1 bit } edge_index_cpy2_V_10_1_q0 { I 14 vector } edge_index_cpy2_V_10_1_address1 { O 7 vector } edge_index_cpy2_V_10_1_ce1 { O 1 bit } edge_index_cpy2_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 876 \
    name node_attr_1D_s_mat_10_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_10_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 877 \
    name node_attr_1D_r_mat_10_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_10_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 878 \
    name node_attr_1D_s_mat_10_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_10_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 879 \
    name node_attr_1D_r_mat_10_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_10_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 880 \
    name node_attr_1D_s_mat_10_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_10_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 881 \
    name node_attr_1D_r_mat_10_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_10_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 882 \
    name layer7_out_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_10_0_V \
    op interface \
    ports { layer7_out_10_0_V_address0 { O 7 vector } layer7_out_10_0_V_ce0 { O 1 bit } layer7_out_10_0_V_we0 { O 1 bit } layer7_out_10_0_V_d0 { O 14 vector } layer7_out_10_0_V_address1 { O 7 vector } layer7_out_10_0_V_ce1 { O 1 bit } layer7_out_10_0_V_we1 { O 1 bit } layer7_out_10_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 883 \
    name layer7_out_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_10_1_V \
    op interface \
    ports { layer7_out_10_1_V_address0 { O 7 vector } layer7_out_10_1_V_ce0 { O 1 bit } layer7_out_10_1_V_we0 { O 1 bit } layer7_out_10_1_V_d0 { O 14 vector } layer7_out_10_1_V_address1 { O 7 vector } layer7_out_10_1_V_ce1 { O 1 bit } layer7_out_10_1_V_we1 { O 1 bit } layer7_out_10_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 884 \
    name layer7_out_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_10_2_V \
    op interface \
    ports { layer7_out_10_2_V_address0 { O 7 vector } layer7_out_10_2_V_ce0 { O 1 bit } layer7_out_10_2_V_we0 { O 1 bit } layer7_out_10_2_V_d0 { O 14 vector } layer7_out_10_2_V_address1 { O 7 vector } layer7_out_10_2_V_ce1 { O 1 bit } layer7_out_10_2_V_we1 { O 1 bit } layer7_out_10_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 885 \
    name layer7_out_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_10_3_V \
    op interface \
    ports { layer7_out_10_3_V_address0 { O 7 vector } layer7_out_10_3_V_ce0 { O 1 bit } layer7_out_10_3_V_we0 { O 1 bit } layer7_out_10_3_V_d0 { O 14 vector } layer7_out_10_3_V_address1 { O 7 vector } layer7_out_10_3_V_ce1 { O 1 bit } layer7_out_10_3_V_we1 { O 1 bit } layer7_out_10_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_10_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 886 \
    name edge_attr_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_11_0_V \
    op interface \
    ports { edge_attr_11_0_V_address0 { O 7 vector } edge_attr_11_0_V_ce0 { O 1 bit } edge_attr_11_0_V_q0 { I 14 vector } edge_attr_11_0_V_address1 { O 7 vector } edge_attr_11_0_V_ce1 { O 1 bit } edge_attr_11_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 887 \
    name edge_attr_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_11_1_V \
    op interface \
    ports { edge_attr_11_1_V_address0 { O 7 vector } edge_attr_11_1_V_ce0 { O 1 bit } edge_attr_11_1_V_q0 { I 14 vector } edge_attr_11_1_V_address1 { O 7 vector } edge_attr_11_1_V_ce1 { O 1 bit } edge_attr_11_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 888 \
    name edge_attr_11_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_11_2_V \
    op interface \
    ports { edge_attr_11_2_V_address0 { O 7 vector } edge_attr_11_2_V_ce0 { O 1 bit } edge_attr_11_2_V_q0 { I 14 vector } edge_attr_11_2_V_address1 { O 7 vector } edge_attr_11_2_V_ce1 { O 1 bit } edge_attr_11_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 889 \
    name edge_attr_11_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_11_3_V \
    op interface \
    ports { edge_attr_11_3_V_address0 { O 7 vector } edge_attr_11_3_V_ce0 { O 1 bit } edge_attr_11_3_V_q0 { I 14 vector } edge_attr_11_3_V_address1 { O 7 vector } edge_attr_11_3_V_ce1 { O 1 bit } edge_attr_11_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 890 \
    name edge_index_cpy2_V_11_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_11_0 \
    op interface \
    ports { edge_index_cpy2_V_11_0_address0 { O 7 vector } edge_index_cpy2_V_11_0_ce0 { O 1 bit } edge_index_cpy2_V_11_0_q0 { I 14 vector } edge_index_cpy2_V_11_0_address1 { O 7 vector } edge_index_cpy2_V_11_0_ce1 { O 1 bit } edge_index_cpy2_V_11_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_11_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 891 \
    name edge_index_cpy2_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_11_1 \
    op interface \
    ports { edge_index_cpy2_V_11_1_address0 { O 7 vector } edge_index_cpy2_V_11_1_ce0 { O 1 bit } edge_index_cpy2_V_11_1_q0 { I 14 vector } edge_index_cpy2_V_11_1_address1 { O 7 vector } edge_index_cpy2_V_11_1_ce1 { O 1 bit } edge_index_cpy2_V_11_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 892 \
    name node_attr_1D_s_mat_11_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_11_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 893 \
    name node_attr_1D_r_mat_11_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_11_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 894 \
    name node_attr_1D_s_mat_11_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_11_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 895 \
    name node_attr_1D_r_mat_11_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_11_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 896 \
    name node_attr_1D_s_mat_11_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_11_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 897 \
    name node_attr_1D_r_mat_11_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_11_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 898 \
    name layer7_out_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_11_0_V \
    op interface \
    ports { layer7_out_11_0_V_address0 { O 7 vector } layer7_out_11_0_V_ce0 { O 1 bit } layer7_out_11_0_V_we0 { O 1 bit } layer7_out_11_0_V_d0 { O 14 vector } layer7_out_11_0_V_address1 { O 7 vector } layer7_out_11_0_V_ce1 { O 1 bit } layer7_out_11_0_V_we1 { O 1 bit } layer7_out_11_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 899 \
    name layer7_out_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_11_1_V \
    op interface \
    ports { layer7_out_11_1_V_address0 { O 7 vector } layer7_out_11_1_V_ce0 { O 1 bit } layer7_out_11_1_V_we0 { O 1 bit } layer7_out_11_1_V_d0 { O 14 vector } layer7_out_11_1_V_address1 { O 7 vector } layer7_out_11_1_V_ce1 { O 1 bit } layer7_out_11_1_V_we1 { O 1 bit } layer7_out_11_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 900 \
    name layer7_out_11_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_11_2_V \
    op interface \
    ports { layer7_out_11_2_V_address0 { O 7 vector } layer7_out_11_2_V_ce0 { O 1 bit } layer7_out_11_2_V_we0 { O 1 bit } layer7_out_11_2_V_d0 { O 14 vector } layer7_out_11_2_V_address1 { O 7 vector } layer7_out_11_2_V_ce1 { O 1 bit } layer7_out_11_2_V_we1 { O 1 bit } layer7_out_11_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_11_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 901 \
    name layer7_out_11_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_11_3_V \
    op interface \
    ports { layer7_out_11_3_V_address0 { O 7 vector } layer7_out_11_3_V_ce0 { O 1 bit } layer7_out_11_3_V_we0 { O 1 bit } layer7_out_11_3_V_d0 { O 14 vector } layer7_out_11_3_V_address1 { O 7 vector } layer7_out_11_3_V_ce1 { O 1 bit } layer7_out_11_3_V_we1 { O 1 bit } layer7_out_11_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_11_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 902 \
    name edge_attr_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_12_0_V \
    op interface \
    ports { edge_attr_12_0_V_address0 { O 7 vector } edge_attr_12_0_V_ce0 { O 1 bit } edge_attr_12_0_V_q0 { I 14 vector } edge_attr_12_0_V_address1 { O 7 vector } edge_attr_12_0_V_ce1 { O 1 bit } edge_attr_12_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 903 \
    name edge_attr_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_12_1_V \
    op interface \
    ports { edge_attr_12_1_V_address0 { O 7 vector } edge_attr_12_1_V_ce0 { O 1 bit } edge_attr_12_1_V_q0 { I 14 vector } edge_attr_12_1_V_address1 { O 7 vector } edge_attr_12_1_V_ce1 { O 1 bit } edge_attr_12_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 904 \
    name edge_attr_12_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_12_2_V \
    op interface \
    ports { edge_attr_12_2_V_address0 { O 7 vector } edge_attr_12_2_V_ce0 { O 1 bit } edge_attr_12_2_V_q0 { I 14 vector } edge_attr_12_2_V_address1 { O 7 vector } edge_attr_12_2_V_ce1 { O 1 bit } edge_attr_12_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 905 \
    name edge_attr_12_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_12_3_V \
    op interface \
    ports { edge_attr_12_3_V_address0 { O 7 vector } edge_attr_12_3_V_ce0 { O 1 bit } edge_attr_12_3_V_q0 { I 14 vector } edge_attr_12_3_V_address1 { O 7 vector } edge_attr_12_3_V_ce1 { O 1 bit } edge_attr_12_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 906 \
    name edge_index_cpy2_V_12_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_12_0 \
    op interface \
    ports { edge_index_cpy2_V_12_0_address0 { O 7 vector } edge_index_cpy2_V_12_0_ce0 { O 1 bit } edge_index_cpy2_V_12_0_q0 { I 14 vector } edge_index_cpy2_V_12_0_address1 { O 7 vector } edge_index_cpy2_V_12_0_ce1 { O 1 bit } edge_index_cpy2_V_12_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_12_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 907 \
    name edge_index_cpy2_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_12_1 \
    op interface \
    ports { edge_index_cpy2_V_12_1_address0 { O 7 vector } edge_index_cpy2_V_12_1_ce0 { O 1 bit } edge_index_cpy2_V_12_1_q0 { I 14 vector } edge_index_cpy2_V_12_1_address1 { O 7 vector } edge_index_cpy2_V_12_1_ce1 { O 1 bit } edge_index_cpy2_V_12_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 908 \
    name node_attr_1D_s_mat_12_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_12_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 909 \
    name node_attr_1D_r_mat_12_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_12_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 910 \
    name node_attr_1D_s_mat_12_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_12_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 911 \
    name node_attr_1D_r_mat_12_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_12_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 912 \
    name node_attr_1D_s_mat_12_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_12_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 913 \
    name node_attr_1D_r_mat_12_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_12_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 914 \
    name layer7_out_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_12_0_V \
    op interface \
    ports { layer7_out_12_0_V_address0 { O 7 vector } layer7_out_12_0_V_ce0 { O 1 bit } layer7_out_12_0_V_we0 { O 1 bit } layer7_out_12_0_V_d0 { O 14 vector } layer7_out_12_0_V_address1 { O 7 vector } layer7_out_12_0_V_ce1 { O 1 bit } layer7_out_12_0_V_we1 { O 1 bit } layer7_out_12_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 915 \
    name layer7_out_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_12_1_V \
    op interface \
    ports { layer7_out_12_1_V_address0 { O 7 vector } layer7_out_12_1_V_ce0 { O 1 bit } layer7_out_12_1_V_we0 { O 1 bit } layer7_out_12_1_V_d0 { O 14 vector } layer7_out_12_1_V_address1 { O 7 vector } layer7_out_12_1_V_ce1 { O 1 bit } layer7_out_12_1_V_we1 { O 1 bit } layer7_out_12_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_12_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 916 \
    name layer7_out_12_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_12_2_V \
    op interface \
    ports { layer7_out_12_2_V_address0 { O 7 vector } layer7_out_12_2_V_ce0 { O 1 bit } layer7_out_12_2_V_we0 { O 1 bit } layer7_out_12_2_V_d0 { O 14 vector } layer7_out_12_2_V_address1 { O 7 vector } layer7_out_12_2_V_ce1 { O 1 bit } layer7_out_12_2_V_we1 { O 1 bit } layer7_out_12_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_12_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 917 \
    name layer7_out_12_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_12_3_V \
    op interface \
    ports { layer7_out_12_3_V_address0 { O 7 vector } layer7_out_12_3_V_ce0 { O 1 bit } layer7_out_12_3_V_we0 { O 1 bit } layer7_out_12_3_V_d0 { O 14 vector } layer7_out_12_3_V_address1 { O 7 vector } layer7_out_12_3_V_ce1 { O 1 bit } layer7_out_12_3_V_we1 { O 1 bit } layer7_out_12_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_12_3_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


