- Lines between functional units to handle internal interrupts
- Multiple data buses and VLIW cores
- Partially piplined architecture instead of single-cycle