Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun  3 14:20:45 2021
| Host         : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OEXp05_CPU_control_sets_placed.rpt
| Design       : OEXp05_CPU
| Device       : xc7k160t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    85 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             198 |           92 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |             261 |           92 |
| Yes          | No                    | No                     |             610 |          258 |
| Yes          | No                    | Yes                    |            1114 |          628 |
| Yes          | Yes                   | No                     |             132 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------+--------------------------------+------------------+----------------+
|            Clock Signal           |              Enable Signal              |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------------------+--------------------------------+------------------+----------------+
|  U6/PT7SEG/sh_clk                 |                                         |                                |                2 |              2 |
|  U1/U1_2/IFID/EX_ALUC_reg[2]_0[0] |                                         |                                |                1 |              3 |
|  U8/clka_BUFG                     |                                         | U9/rst                         |                1 |              3 |
|  CPUClk_BUFG                      |                                         |                                |                3 |              3 |
|  DIVO_BUFG[1]                     |                                         |                                |                3 |              3 |
|  clk_100mhz_IBUF_BUFG             | M4/Ai[11]_i_1_n_0                       |                                |                1 |              4 |
|  U9/clk1                          | U9/KCODE[4]_i_1_n_0                     |                                |                1 |              4 |
|  U9/clk1                          | U9/pulse[3]_i_2_n_0                     |                                |                1 |              4 |
|  clk_100mhz_IBUF_BUFG             | M4/Ai[15]_i_1_n_0                       |                                |                3 |              4 |
|  clk_100mhz_IBUF_BUFG             | M4/Ai[19]_i_1_n_0                       |                                |                1 |              4 |
|  clk_100mhz_IBUF_BUFG             | M4/Ai[3]_i_1_n_0                        |                                |                2 |              4 |
|  clk_100mhz_IBUF_BUFG             | M4/Ai[23]_i_1_n_0                       |                                |                2 |              4 |
|  clk_100mhz_IBUF_BUFG             | M4/Ai[27]_i_1_n_0                       |                                |                3 |              4 |
|  clk_100mhz_IBUF_BUFG             | M4/Ai[31]_i_1_n_0                       |                                |                1 |              4 |
|  clk_100mhz_IBUF_BUFG             | M4/Ai[7]_i_1_n_0                        |                                |                1 |              4 |
|  U8/clka_BUFG                     |                                         |                                |                2 |              5 |
|  clk_100mhz_IBUF_BUFG             |                                         | U11/U12/strdata_reg[19]_0      |                2 |              5 |
|  clk_100mhz_IBUF_BUFG             |                                         | U11/U12/strdata_reg[46]_0      |                3 |              6 |
|  clk_100mhz_IBUF_BUFG             |                                         | U9/rst                         |                4 |              7 |
|  clk_100mhz_IBUF_BUFG             | U11/U12/E[0]                            |                                |                3 |              7 |
| ~U8/clka_BUFG                     | U4/GPIO_W0204                           |                                |                5 |              8 |
|  U9/clk1                          |                                         |                                |                4 |              9 |
|  DIVO_BUFG[1]                     | U11/U12/v_count                         |                                |                3 |             10 |
|  DIVO_BUFG[1]                     |                                         | U11/U12/h_count[9]_i_1_n_0     |                6 |             10 |
|  DIVO_BUFG[1]                     |                                         | U11/U12/rdn_reg_n_0            |                4 |             12 |
|  U7/PTLED/sh_clk                  | U7/PTLED/Q[16]_i_1_n_0                  |                                |                6 |             17 |
|  clk_100mhz_IBUF_BUFG             | U9/SWO[15]_i_1_n_0                      |                                |                6 |             17 |
|  U9/clk1                          | U9/sel                                  | U9/counter0                    |                6 |             21 |
|  clk_100mhz_IBUF_BUFG             | U9/counter1[0]_i_2_n_0                  | U9/counter1[0]_i_1_n_0         |                6 |             21 |
| ~U8/clka_BUFG                     | U4/GPIO_W0200                           | U9/rst                         |                9 |             26 |
|  CPUClk_BUFG                      | U1/U1_2/IFID/ID_IR[31]_i_2_n_0          | U1/U1_2/IFID/ID_IR[31]_i_1_n_0 |               14 |             26 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[17][31][0]   | U9/rst                         |               20 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[18][31][0]   | U9/rst                         |               14 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[1][0][0]     | U9/rst                         |               14 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[13][31][0]   | U9/rst                         |               16 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[22][31][0]   | U9/rst                         |               24 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[21][31][0]   | U9/rst                         |               14 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[23][31][0]   | U9/rst                         |               20 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[24][31][0]   | U9/rst                         |               13 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[26][31][0]   | U9/rst                         |               17 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[25][31][0]   | U9/rst                         |               17 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[20][31][0]   | U9/rst                         |               15 |             32 |
|  U8/out_BUFG[20]                  |                                         |                                |               16 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[28][31][0]   | U9/rst                         |               15 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[2][31][0]    | U9/rst                         |               18 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[8][31][0]    | U9/rst                         |               23 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[31][31]_4[0] | U9/rst                         |               29 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[30][31][0]   | U9/rst                         |               20 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[4][31][0]    | U9/rst                         |               18 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[3][31][0]    | U9/rst                         |               19 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[5][31][0]    | U9/rst                         |               21 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[29][31][0]   | U9/rst                         |               22 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[9][31][0]    | U9/rst                         |               25 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[6][31][0]    | U9/rst                         |               20 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[7][31][0]    | U9/rst                         |               22 |             32 |
| ~U8/clka_BUFG                     | U5/Datadn                               |                                |               17 |             32 |
| ~U8/clka_BUFG                     | U5/Dataup                               |                                |               18 |             32 |
| ~U8/out_BUFG[20]                  |                                         |                                |               16 |             32 |
|  CPUClk_BUFG                      |                                         | U1/U1_2/IFID/EX_RegWrite_reg_0 |               20 |             32 |
|  CPUClk_BUFG                      | U1/U1_2/IFID/ID_PCurrent[31]_i_1_n_0    | U9/rst                         |               20 |             32 |
|  CPUClk_BUFG                      | U1/U1_2/IFID/E[0]                       | U9/rst                         |               17 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[10][31][0]   | U9/rst                         |               18 |             32 |
|  clk_100mhz_IBUF_BUFG             | U10/counter0_Lock_1                     | U9/rst                         |               12 |             32 |
|  clk_100mhz_IBUF_BUFG             | U10/counter0[31]                        | U9/rst                         |               17 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[11][31][0]   | U9/rst                         |               17 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[15][31][0]   | U9/rst                         |               18 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[19][31][0]   | U9/rst                         |               17 |             32 |
|  clk_100mhz_IBUF_BUFG             | U9/rst_counter                          | U9/counter1[0]_i_1_n_0         |                8 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[27][31][0]   | U9/rst                         |               20 |             32 |
| ~clk_100mhz_IBUF_BUFG             | U11/U12/code_mem_reg[0][0]              |                                |               13 |             32 |
| ~clk_100mhz_IBUF_BUFG             | U11/U12/code_id_reg[0]_1[0]             |                                |               14 |             32 |
| ~clk_100mhz_IBUF_BUFG             | U11/U12/code_exe_reg[0][0]              |                                |               10 |             32 |
| ~clk_100mhz_IBUF_BUFG             | U11/U12/code_wb_reg[0][0]               |                                |               15 |             32 |
| ~clk_100mhz_IBUF_BUFG             | U11/U12/code_if_reg[0][0]               |                                |               16 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[16][31][0]   | U9/rst                         |               15 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[12][31][0]   | U9/rst                         |               15 |             32 |
| ~CPUClk_BUFG                      | U1/U1_2/MEMWB/register_reg[14][31][0]   | U9/rst                         |               17 |             32 |
| ~clk_100mhz_IBUF_BUFG             | U1/U1_2/PC/ascii_code_reg[1]            |                                |               11 |             44 |
| ~clk_100mhz_IBUF_BUFG             | U1/U1_2/EXMEM/ascii_code_reg[1]         |                                |               11 |             44 |
|  clk_100mhz_IBUF_BUFG             | U11/U12/should_latch_debug_data         |                                |                6 |             48 |
|  U6/PT7SEG/sh_clk                 | U6/PT7SEG/Q[63]_i_1_n_0                 |                                |               19 |             63 |
|  CPUClk_BUFG                      | U1/U1_2/IFID/EX_ALUC_reg[0]             |                                |               44 |             91 |
|  clk_100mhz_IBUF_BUFG             |                                         |                                |               45 |            109 |
|  CPUClk_BUFG                      | U1/U1_2/EXMEM/E[0]                      |                                |               53 |            133 |
|  CPUClk_BUFG                      |                                         | U9/rst                         |               57 |            196 |
+-----------------------------------+-----------------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     4 |
| 4      |                    10 |
| 5      |                     2 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                     1 |
| 9      |                     1 |
| 10     |                     2 |
| 12     |                     1 |
| 16+    |                    60 |
+--------+-----------------------+


