#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 24 11:31:03 2021
# Process ID: 9892
# Current directory: C:/Users/Joanna/Desktop/systemy dedykowane/projekt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11196 C:\Users\Joanna\Desktop\systemy dedykowane\projekt\hamming.xpr
# Log file: C:/Users/Joanna/Desktop/systemy dedykowane/projekt/vivado.log
# Journal file: C:/Users/Joanna/Desktop/systemy dedykowane/projekt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 684.965 ; gain = 98.398
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj encoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_behav xil_defaultlib.encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot encoder_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Joanna/Desktop/systemy -notrace
couldn't read file "C:/Users/Joanna/Desktop/systemy": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 24 12:19:23 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 732.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_behav -key {Behavioral:sim_1:Functional:encoder} -tclbatch {encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Input data 0011
Encoded: 11000011
Expected value: 11000011
Test passed
Input data 1011
Encoded: 10010011
Expected value: 00110011
Test failed
Input data 0010
Encoded: 10000010
Expected value: 10101010
Test failed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 762.852 ; gain = 30.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj encoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder.v:84]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder.v:84]
ERROR: [VRFC 10-2865] module 'encoder' ignored due to previous errors [C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj encoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_behav xil_defaultlib.encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_behav -key {Behavioral:sim_1:Functional:encoder} -tclbatch {encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Input data 0010
Encoded: 00000000
Expected value: xxxxxxxx
Test failed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 772.574 ; gain = 8.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj encoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_behav xil_defaultlib.encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_behav -key {Behavioral:sim_1:Functional:encoder} -tclbatch {encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Input data 0011
Encoded: 11000011
Expected value: 11000011
Test passed
Input data 1011
Encoded: 10010011
Expected value: 00110011
Test failed
Input data 0010
Encoded: 10000010
Expected value: 10101010
Test failed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 772.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 12:22:50 2021...
