set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {DLDLab3.vo DLDLab3_v.sdo}}
	{{"Fast Model"} {DLDLab3_fast.vo DLDLab3_v_fast.sdo}}
}
