// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/19/2025 17:15:12"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module spi_mem (
	i_clk,
	i_rst_n,
	i_btn_n,
	spi_miso,
	spi_sck,
	spi_ss,
	spi_mosi,
	wb_clk_l,
	spi_miso_l,
	spi_sck_l,
	spi_ss_l,
	spi_mosi_l,
	done,
	correct,
	btn_test);
input 	i_clk;
input 	i_rst_n;
input 	i_btn_n;
input 	spi_miso;
output 	spi_sck;
output 	spi_ss;
output 	spi_mosi;
output 	wb_clk_l;
output 	spi_miso_l;
output 	spi_sck_l;
output 	spi_ss_l;
output 	spi_mosi_l;
output 	done;
output 	correct;
output 	btn_test;

// Design Ports Information
// spi_sck	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_ss	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_mosi	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_clk_l	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_miso_l	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_sck_l	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_ss_l	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_mosi_l	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// correct	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_test	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_miso	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_btn_n	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \i_rst_n~input_o ;
wire \i_clk~input_o ;
wire \clock_gen|pll|auto_generated|pll1~FBOUT ;
wire \clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ;
wire \spi_master_if|clk_cnt[0]~16_combout ;
wire \clock_gen|pll|auto_generated|pll1~LOCKED ;
wire \clock_gen|pll|auto_generated|pll_lock_sync~feeder_combout ;
wire \clock_gen|pll|auto_generated|pll_lock_sync~q ;
wire \clock_gen|r~9_combout ;
wire \clock_gen|r~8_combout ;
wire \clock_gen|r~7_combout ;
wire \clock_gen|r~6_combout ;
wire \clock_gen|r~5_combout ;
wire \clock_gen|r~4_combout ;
wire \clock_gen|r~3_combout ;
wire \clock_gen|r~2_combout ;
wire \clock_gen|r~1_combout ;
wire \clock_gen|r~0_combout ;
wire \spi_master_if|state~30_combout ;
wire \spi_master_if|state.IDLE~q ;
wire \spi_master_if|WideNor2~combout ;
wire \spi_master_if|WideNor2~clkctrl_outclk ;
wire \spi_master_if|spi_ss~combout ;
wire \spi_master_if|bit_cnt~0_combout ;
wire \spi_master_if|clk_cnt[11]~39 ;
wire \spi_master_if|clk_cnt[12]~40_combout ;
wire \spi_master_if|clk_cnt[12]~41 ;
wire \spi_master_if|clk_cnt[13]~42_combout ;
wire \spi_master_if|clk_cnt[13]~43 ;
wire \spi_master_if|clk_cnt[14]~44_combout ;
wire \spi_master_if|clk_cnt[14]~45 ;
wire \spi_master_if|clk_cnt[15]~46_combout ;
wire \spi_master_if|Equal3~0_combout ;
wire \spi_master_if|Equal3~1_combout ;
wire \spi_master_if|bit_cnt[0]~1_combout ;
wire \spi_master_if|bit_cnt[0]~2_combout ;
wire \spi_master_if|bit_cnt[0]~3_combout ;
wire \spi_master_if|bit_cnt~5_combout ;
wire \spi_master_if|bit_cnt~4_combout ;
wire \spi_master_if|state~35_combout ;
wire \spi_master_if|state~19_combout ;
wire \spi_master_if|state~25_combout ;
wire \spi_master_if|state~26_combout ;
wire \spi_master_if|state.TRANSMIT_COMMAND~q ;
wire \spi_master_if|wb_ack~0_combout ;
wire \spi_master_if|wb_ack~combout ;
wire \i_btn_n~input_o ;
wire \clock_gen|b[0]~0_combout ;
wire \clock_gen|b[1]~feeder_combout ;
wire \clock_gen|b[3]~feeder_combout ;
wire \clock_gen|b[4]~feeder_combout ;
wire \clock_gen|b[5]~feeder_combout ;
wire \clock_gen|b[7]~feeder_combout ;
wire \temp_btn~feeder_combout ;
wire \temp_btn~q ;
wire \posedge_btn~combout ;
wire \Selector70~4_combout ;
wire \Selector8~0_combout ;
wire \state.01001~q ;
wire \Selector9~0_combout ;
wire \state.01010~q ;
wire \Selector10~0_combout ;
wire \state.01011~q ;
wire \Selector3~0_combout ;
wire \state~20_combout ;
wire \state.00100~q ;
wire \Selector70~5_combout ;
wire \Selector4~0_combout ;
wire \state.00101~q ;
wire \Selector1~0_combout ;
wire \state.00010~q ;
wire \Selector2~0_combout ;
wire \state.00011~q ;
wire \Selector5~0_combout ;
wire \state.00110~q ;
wire \Selector6~0_combout ;
wire \state.00111~q ;
wire \Selector7~0_combout ;
wire \state.01000~q ;
wire \Selector70~2_combout ;
wire \Selector70~6_combout ;
wire \Selector71~2_combout ;
wire \Selector66~0_combout ;
wire \Selector70~3_combout ;
wire \wb_mem_stb~q ;
wire \spi_master_if|always2~0_combout ;
wire \spi_master_if|always2~1_combout ;
wire \spi_master_if|clk_cnt[0]~17 ;
wire \spi_master_if|clk_cnt[1]~18_combout ;
wire \spi_master_if|clk_cnt[1]~19 ;
wire \spi_master_if|clk_cnt[2]~20_combout ;
wire \spi_master_if|clk_cnt[2]~21 ;
wire \spi_master_if|clk_cnt[3]~22_combout ;
wire \spi_master_if|clk_cnt[3]~23 ;
wire \spi_master_if|clk_cnt[4]~24_combout ;
wire \spi_master_if|clk_cnt[4]~25 ;
wire \spi_master_if|clk_cnt[5]~26_combout ;
wire \spi_master_if|clk_cnt[5]~27 ;
wire \spi_master_if|clk_cnt[6]~28_combout ;
wire \spi_master_if|clk_cnt[6]~29 ;
wire \spi_master_if|clk_cnt[7]~30_combout ;
wire \spi_master_if|clk_cnt[7]~31 ;
wire \spi_master_if|clk_cnt[8]~32_combout ;
wire \spi_master_if|clk_cnt[8]~33 ;
wire \spi_master_if|clk_cnt[9]~34_combout ;
wire \spi_master_if|clk_cnt[9]~35 ;
wire \spi_master_if|clk_cnt[10]~36_combout ;
wire \spi_master_if|clk_cnt[10]~37 ;
wire \spi_master_if|clk_cnt[11]~38_combout ;
wire \spi_master_if|Equal3~2_combout ;
wire \spi_master_if|Equal3~3_combout ;
wire \spi_master_if|Equal3~4_combout ;
wire \spi_master_if|Equal2~0_combout ;
wire \spi_master_if|serial_clk~1_combout ;
wire \Selector68~0_combout ;
wire \Selector68~1_combout ;
wire \Selector66~1_combout ;
wire \Selector66~2_combout ;
wire \Selector67~0_combout ;
wire \Selector67~1_combout ;
wire \spi_master_if|Equal8~0_combout ;
wire \Selector69~0_combout ;
wire \wb_mem_we~q ;
wire \spi_master_if|always9~0_combout ;
wire \spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ;
wire \spi_master_if|state~27_combout ;
wire \spi_master_if|state~33_combout ;
wire \spi_master_if|state~34_combout ;
wire \spi_master_if|state.TRANSMIT_ADDRESS1~q ;
wire \spi_master_if|state~32_combout ;
wire \spi_master_if|state.TRANSMIT_ADDRESS2~q ;
wire \spi_master_if|state~31_combout ;
wire \spi_master_if|state.TRANSMIT_ADDRESS3~q ;
wire \spi_master_if|sel_dec_last[0]~1_combout ;
wire \spi_master_if|serial_clk~clkctrl_outclk ;
wire \spi_master_if|sel_dec_start[0]~0_combout ;
wire \spi_master_if|byte_offset[0]~4_combout ;
wire \spi_master_if|state~22_combout ;
wire \spi_master_if|state~23_combout ;
wire \spi_master_if|state~24_combout ;
wire \spi_master_if|state.READ_DATA~q ;
wire \spi_master_if|byte_offset[0]~5_combout ;
wire \spi_master_if|byte_offset[0]~6_combout ;
wire \spi_master_if|sel_dec_last[1]~0_combout ;
wire \spi_master_if|Add2~0_combout ;
wire \spi_master_if|byte_offset[1]~feeder_combout ;
wire \spi_master_if|sel_dec_start[1]~1_combout ;
wire \spi_master_if|byte_offset[0]~7_combout ;
wire \spi_master_if|state~18_combout ;
wire \spi_master_if|state~20_combout ;
wire \spi_master_if|state~21_combout ;
wire \spi_master_if|state.TRANSMIT_DATA~q ;
wire \spi_master_if|serial_clk~2_combout ;
wire \spi_master_if|state~29_combout ;
wire \spi_master_if|state.FINISH~q ;
wire \spi_master_if|configed~0_combout ;
wire \spi_master_if|configed~1_combout ;
wire \spi_master_if|configed~q ;
wire \spi_master_if|state~28_combout ;
wire \spi_master_if|state.TEMP_STATE~q ;
wire \spi_master_if|always4~0_combout ;
wire \spi_master_if|int_ack~combout ;
wire \spi_master_if|serial_clk~0_combout ;
wire \spi_master_if|serial_clk~3_combout ;
wire \spi_master_if|serial_clk~q ;
wire \spi_master_if|Equal5~0_combout ;
wire \spi_master_if|WideNor0~0_combout ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \spi_master_if|spi_out_reg~2_combout ;
wire \spi_master_if|spi_out_reg~8_combout ;
wire \Selector54~0_combout ;
wire \spi_master_if|spi_out_reg~25_combout ;
wire \spi_master_if|spi_out_reg~26_combout ;
wire \spi_master_if|serial_clk_delay~q ;
wire \spi_master_if|serial_clk_negedge~combout ;
wire \spi_master_if|spi_out_reg~22_combout ;
wire \spi_master_if|spi_out_reg~21_combout ;
wire \spi_master_if|spi_out_reg~23_combout ;
wire \spi_master_if|spi_out_reg~20_combout ;
wire \spi_master_if|spi_out_reg~24_combout ;
wire \spi_master_if|spi_out_reg~16_combout ;
wire \spi_master_if|spi_out_reg~17_combout ;
wire \spi_master_if|spi_out_reg~18_combout ;
wire \Selector46~0_combout ;
wire \spi_master_if|spi_out_reg~27_combout ;
wire \spi_master_if|spi_out_reg~19_combout ;
wire \spi_master_if|spi_out_reg~14_combout ;
wire \spi_master_if|spi_out_reg~10_combout ;
wire \spi_master_if|spi_out_reg~15_combout ;
wire \spi_master_if|spi_out_reg~12_combout ;
wire \spi_master_if|Mux4~0_combout ;
wire \spi_master_if|spi_out_reg~13_combout ;
wire \spi_master_if|spi_out_reg~9_combout ;
wire \spi_master_if|Mux5~0_combout ;
wire \spi_master_if|spi_out_reg~11_combout ;
wire \spi_master_if|spi_out_reg~5_combout ;
wire \spi_master_if|spi_out_reg~6_combout ;
wire \spi_master_if|spi_out_reg~7_combout ;
wire \spi_master_if|spi_out_reg~3_combout ;
wire \spi_master_if|spi_out_reg~4_combout ;
wire \spi_miso~input_o ;
wire \Selector71~3_combout ;
wire \Selector71~5_combout ;
wire \Selector71~4_combout ;
wire \done~reg0_q ;
wire \Selector72~13_combout ;
wire \Selector72~14_combout ;
wire \spi_master_if|spi_in_reg[0]~feeder_combout ;
wire \spi_master_if|rd_data_reg[1]~feeder_combout ;
wire \spi_master_if|rd_data_reg[0]~1_combout ;
wire \spi_master_if|spi_in_reg[1]~feeder_combout ;
wire \spi_master_if|spi_in_reg[2]~feeder_combout ;
wire \spi_master_if|spi_in_reg[3]~feeder_combout ;
wire \spi_master_if|spi_in_reg[4]~feeder_combout ;
wire \spi_master_if|rd_data_reg[5]~feeder_combout ;
wire \spi_master_if|rd_data_reg[4]~feeder_combout ;
wire \spi_master_if|spi_in_reg[5]~feeder_combout ;
wire \spi_master_if|spi_in_reg[6]~feeder_combout ;
wire \spi_master_if|rd_data_reg[6]~feeder_combout ;
wire \Selector72~4_combout ;
wire \spi_master_if|rd_data_reg[2]~feeder_combout ;
wire \spi_master_if|rd_data_reg[0]~2_combout ;
wire \Selector72~3_combout ;
wire \Selector72~15_combout ;
wire \Selector72~0_combout ;
wire \spi_master_if|rd_data_reg[12]~feeder_combout ;
wire \spi_master_if|rd_data_reg[8]~0_combout ;
wire \spi_master_if|rd_data_reg[9]~feeder_combout ;
wire \Selector72~1_combout ;
wire \Selector72~2_combout ;
wire \spi_master_if|rd_data_reg[28]~feeder_combout ;
wire \spi_master_if|rd_data_reg[24]~4_combout ;
wire \spi_master_if|rd_data_reg[27]~feeder_combout ;
wire \spi_master_if|rd_data_reg[29]~feeder_combout ;
wire \Selector72~10_combout ;
wire \spi_master_if|rd_data_reg[25]~feeder_combout ;
wire \spi_master_if|rd_data_reg[23]~feeder_combout ;
wire \spi_master_if|rd_data_reg[16]~3_combout ;
wire \Selector72~9_combout ;
wire \spi_master_if|rd_data_reg[19]~feeder_combout ;
wire \spi_master_if|rd_data_reg[22]~feeder_combout ;
wire \spi_master_if|rd_data_reg[21]~feeder_combout ;
wire \Selector72~8_combout ;
wire \Selector72~11_combout ;
wire \spi_master_if|rd_data_reg[17]~feeder_combout ;
wire \spi_master_if|rd_data_reg[16]~feeder_combout ;
wire \spi_master_if|rd_data_reg[18]~feeder_combout ;
wire \Selector72~6_combout ;
wire \spi_master_if|rd_data_reg[11]~feeder_combout ;
wire \spi_master_if|rd_data_reg[8]~feeder_combout ;
wire \Selector72~5_combout ;
wire \Selector72~7_combout ;
wire \Selector72~12_combout ;
wire \Selector72~16_combout ;
wire \correct~reg0feeder_combout ;
wire \correct~reg0_q ;
wire [7:0] \spi_master_if|spi_out_reg ;
wire [1:0] \spi_master_if|byte_offset ;
wire [5:0] \clock_gen|pll|auto_generated|clk ;
wire [15:0] \spi_master_if|clk_cnt ;
wire [3:0] wb_mem_sel;
wire [31:0] wb_mem_adr;
wire [31:0] wb_mem_dat;
wire [9:0] \clock_gen|r ;
wire [2:0] \spi_master_if|bit_cnt ;
wire [9:0] \clock_gen|b ;
wire [31:0] \spi_master_if|rd_data_reg ;
wire [7:0] \spi_master_if|spi_in_reg ;
wire [1:0] \spi_master_if|last_byte ;
wire [23:0] \spi_master_if|address_reg ;
wire [1:0] \spi_master_if|cmd_reg ;
wire [31:0] \spi_master_if|wr_data_reg ;

wire [4:0] \clock_gen|pll|auto_generated|pll1_CLK_bus ;

assign \clock_gen|pll|auto_generated|clk [0] = \clock_gen|pll|auto_generated|pll1_CLK_bus [0];
assign \clock_gen|pll|auto_generated|clk [1] = \clock_gen|pll|auto_generated|pll1_CLK_bus [1];
assign \clock_gen|pll|auto_generated|clk [2] = \clock_gen|pll|auto_generated|pll1_CLK_bus [2];
assign \clock_gen|pll|auto_generated|clk [3] = \clock_gen|pll|auto_generated|pll1_CLK_bus [3];
assign \clock_gen|pll|auto_generated|clk [4] = \clock_gen|pll|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \spi_sck~output (
	.i(!\spi_master_if|serial_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_sck),
	.obar());
// synopsys translate_off
defparam \spi_sck~output .bus_hold = "false";
defparam \spi_sck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \spi_ss~output (
	.i(\spi_master_if|spi_ss~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_ss),
	.obar());
// synopsys translate_off
defparam \spi_ss~output .bus_hold = "false";
defparam \spi_ss~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \spi_mosi~output (
	.i(\spi_master_if|spi_out_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_mosi),
	.obar());
// synopsys translate_off
defparam \spi_mosi~output .bus_hold = "false";
defparam \spi_mosi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \wb_clk_l~output (
	.i(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_clk_l),
	.obar());
// synopsys translate_off
defparam \wb_clk_l~output .bus_hold = "false";
defparam \wb_clk_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \spi_miso_l~output (
	.i(\spi_miso~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso_l),
	.obar());
// synopsys translate_off
defparam \spi_miso_l~output .bus_hold = "false";
defparam \spi_miso_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \spi_sck_l~output (
	.i(!\spi_master_if|serial_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_sck_l),
	.obar());
// synopsys translate_off
defparam \spi_sck_l~output .bus_hold = "false";
defparam \spi_sck_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \spi_ss_l~output (
	.i(\spi_master_if|spi_ss~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_ss_l),
	.obar());
// synopsys translate_off
defparam \spi_ss_l~output .bus_hold = "false";
defparam \spi_ss_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \spi_mosi_l~output (
	.i(\spi_master_if|spi_out_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_mosi_l),
	.obar());
// synopsys translate_off
defparam \spi_mosi_l~output .bus_hold = "false";
defparam \spi_mosi_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \done~output (
	.i(\done~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \correct~output (
	.i(\correct~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(correct),
	.obar());
// synopsys translate_off
defparam \correct~output .bus_hold = "false";
defparam \correct~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \btn_test~output (
	.i(\spi_master_if|configed~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(btn_test),
	.obar());
// synopsys translate_off
defparam \btn_test~output .bus_hold = "false";
defparam \btn_test~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \clock_gen|pll|auto_generated|pll1 (
	.areset(!\i_rst_n~input_o ),
	.pfdena(vcc),
	.fbin(\clock_gen|pll|auto_generated|pll1~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\i_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clock_gen|pll|auto_generated|pll1~FBOUT ),
	.clk(\clock_gen|pll|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clock_gen|pll|auto_generated|pll1 .auto_settings = "false";
defparam \clock_gen|pll|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clock_gen|pll|auto_generated|pll1 .c0_high = 188;
defparam \clock_gen|pll|auto_generated|pll1 .c0_initial = 1;
defparam \clock_gen|pll|auto_generated|pll1 .c0_low = 187;
defparam \clock_gen|pll|auto_generated|pll1 .c0_mode = "odd";
defparam \clock_gen|pll|auto_generated|pll1 .c0_ph = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c1_high = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c1_initial = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c1_low = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c1_mode = "bypass";
defparam \clock_gen|pll|auto_generated|pll1 .c1_ph = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clock_gen|pll|auto_generated|pll1 .c2_high = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c2_initial = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c2_low = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c2_mode = "bypass";
defparam \clock_gen|pll|auto_generated|pll1 .c2_ph = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clock_gen|pll|auto_generated|pll1 .c3_high = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c3_initial = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c3_low = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c3_mode = "bypass";
defparam \clock_gen|pll|auto_generated|pll1 .c3_ph = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clock_gen|pll|auto_generated|pll1 .c4_high = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c4_initial = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c4_low = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c4_mode = "bypass";
defparam \clock_gen|pll|auto_generated|pll1 .c4_ph = 0;
defparam \clock_gen|pll|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clock_gen|pll|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clock_gen|pll|auto_generated|pll1 .clk0_counter = "c0";
defparam \clock_gen|pll|auto_generated|pll1 .clk0_divide_by = 125;
defparam \clock_gen|pll|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clock_gen|pll|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \clock_gen|pll|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clock_gen|pll|auto_generated|pll1 .clk1_counter = "unused";
defparam \clock_gen|pll|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clock_gen|pll|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clock_gen|pll|auto_generated|pll1 .clk2_counter = "unused";
defparam \clock_gen|pll|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clock_gen|pll|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clock_gen|pll|auto_generated|pll1 .clk3_counter = "unused";
defparam \clock_gen|pll|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clock_gen|pll|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clock_gen|pll|auto_generated|pll1 .clk4_counter = "unused";
defparam \clock_gen|pll|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clock_gen|pll|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clock_gen|pll|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clock_gen|pll|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clock_gen|pll|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clock_gen|pll|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clock_gen|pll|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clock_gen|pll|auto_generated|pll1 .m = 12;
defparam \clock_gen|pll|auto_generated|pll1 .m_initial = 1;
defparam \clock_gen|pll|auto_generated|pll1 .m_ph = 0;
defparam \clock_gen|pll|auto_generated|pll1 .n = 1;
defparam \clock_gen|pll|auto_generated|pll1 .operation_mode = "normal";
defparam \clock_gen|pll|auto_generated|pll1 .pfd_max = 200000;
defparam \clock_gen|pll|auto_generated|pll1 .pfd_min = 3076;
defparam \clock_gen|pll|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clock_gen|pll|auto_generated|pll1 .simulation_type = "functional";
defparam \clock_gen|pll|auto_generated|pll1 .switch_over_type = "auto";
defparam \clock_gen|pll|auto_generated|pll1 .vco_center = 1538;
defparam \clock_gen|pll|auto_generated|pll1 .vco_divide_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clock_gen|pll|auto_generated|pll1 .vco_max = 3333;
defparam \clock_gen|pll|auto_generated|pll1 .vco_min = 1538;
defparam \clock_gen|pll|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clock_gen|pll|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clock_gen|pll|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clock_gen|pll|auto_generated|clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_gen|pll|auto_generated|clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_gen|pll|auto_generated|clk[0]~clkctrl .clock_type = "global clock";
defparam \clock_gen|pll|auto_generated|clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N0
cycloneive_lcell_comb \spi_master_if|clk_cnt[0]~16 (
// Equation(s):
// \spi_master_if|clk_cnt[0]~16_combout  = \spi_master_if|clk_cnt [0] $ (VCC)
// \spi_master_if|clk_cnt[0]~17  = CARRY(\spi_master_if|clk_cnt [0])

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\spi_master_if|clk_cnt[0]~16_combout ),
	.cout(\spi_master_if|clk_cnt[0]~17 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \spi_master_if|clk_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N4
cycloneive_lcell_comb \clock_gen|pll|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clock_gen|pll|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_gen|pll|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|pll|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clock_gen|pll|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N5
dffeas \clock_gen|pll|auto_generated|pll_lock_sync (
	.clk(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.d(\clock_gen|pll|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|pll|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clock_gen|pll|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N16
cycloneive_lcell_comb \clock_gen|r~9 (
// Equation(s):
// \clock_gen|r~9_combout  = ((!\i_rst_n~input_o ) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q )) # (!\clock_gen|pll|auto_generated|pll1~LOCKED )

	.dataa(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datab(gnd),
	.datac(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datad(\i_rst_n~input_o ),
	.cin(gnd),
	.combout(\clock_gen|r~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~9 .lut_mask = 16'h5FFF;
defparam \clock_gen|r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N17
dffeas \clock_gen|r[0] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[0] .is_wysiwyg = "true";
defparam \clock_gen|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N10
cycloneive_lcell_comb \clock_gen|r~8 (
// Equation(s):
// \clock_gen|r~8_combout  = ((\clock_gen|r [0]) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q )) # (!\clock_gen|pll|auto_generated|pll1~LOCKED )

	.dataa(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\clock_gen|r [0]),
	.cin(gnd),
	.combout(\clock_gen|r~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~8 .lut_mask = 16'hFF77;
defparam \clock_gen|r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N11
dffeas \clock_gen|r[1] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[1] .is_wysiwyg = "true";
defparam \clock_gen|r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cycloneive_lcell_comb \clock_gen|r~7 (
// Equation(s):
// \clock_gen|r~7_combout  = (\clock_gen|r [1]) # ((!\clock_gen|pll|auto_generated|pll1~LOCKED ) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q ))

	.dataa(\clock_gen|r [1]),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_gen|r~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~7 .lut_mask = 16'hBFBF;
defparam \clock_gen|r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N25
dffeas \clock_gen|r[2] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[2] .is_wysiwyg = "true";
defparam \clock_gen|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N22
cycloneive_lcell_comb \clock_gen|r~6 (
// Equation(s):
// \clock_gen|r~6_combout  = ((\clock_gen|r [2]) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q )) # (!\clock_gen|pll|auto_generated|pll1~LOCKED )

	.dataa(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\clock_gen|r [2]),
	.cin(gnd),
	.combout(\clock_gen|r~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~6 .lut_mask = 16'hFF77;
defparam \clock_gen|r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N23
dffeas \clock_gen|r[3] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[3] .is_wysiwyg = "true";
defparam \clock_gen|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cycloneive_lcell_comb \clock_gen|r~5 (
// Equation(s):
// \clock_gen|r~5_combout  = (\clock_gen|r [3]) # ((!\clock_gen|pll|auto_generated|pll1~LOCKED ) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q ))

	.dataa(\clock_gen|r [3]),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_gen|r~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~5 .lut_mask = 16'hBFBF;
defparam \clock_gen|r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \clock_gen|r[4] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[4] .is_wysiwyg = "true";
defparam \clock_gen|r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cycloneive_lcell_comb \clock_gen|r~4 (
// Equation(s):
// \clock_gen|r~4_combout  = (\clock_gen|r [4]) # ((!\clock_gen|pll|auto_generated|pll1~LOCKED ) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q ))

	.dataa(\clock_gen|r [4]),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_gen|r~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~4 .lut_mask = 16'hBFBF;
defparam \clock_gen|r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N27
dffeas \clock_gen|r[5] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[5] .is_wysiwyg = "true";
defparam \clock_gen|r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N28
cycloneive_lcell_comb \clock_gen|r~3 (
// Equation(s):
// \clock_gen|r~3_combout  = (\clock_gen|r [5]) # ((!\clock_gen|pll|auto_generated|pll1~LOCKED ) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q ))

	.dataa(\clock_gen|r [5]),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_gen|r~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~3 .lut_mask = 16'hBFBF;
defparam \clock_gen|r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N29
dffeas \clock_gen|r[6] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[6] .is_wysiwyg = "true";
defparam \clock_gen|r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N6
cycloneive_lcell_comb \clock_gen|r~2 (
// Equation(s):
// \clock_gen|r~2_combout  = ((\clock_gen|r [6]) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q )) # (!\clock_gen|pll|auto_generated|pll1~LOCKED )

	.dataa(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\clock_gen|r [6]),
	.cin(gnd),
	.combout(\clock_gen|r~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~2 .lut_mask = 16'hFF77;
defparam \clock_gen|r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N7
dffeas \clock_gen|r[7] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[7] .is_wysiwyg = "true";
defparam \clock_gen|r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N18
cycloneive_lcell_comb \clock_gen|r~1 (
// Equation(s):
// \clock_gen|r~1_combout  = (\clock_gen|r [7]) # ((!\clock_gen|pll|auto_generated|pll1~LOCKED ) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q ))

	.dataa(\clock_gen|r [7]),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_gen|r~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~1 .lut_mask = 16'hBFBF;
defparam \clock_gen|r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N19
dffeas \clock_gen|r[8] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[8] .is_wysiwyg = "true";
defparam \clock_gen|r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cycloneive_lcell_comb \clock_gen|r~0 (
// Equation(s):
// \clock_gen|r~0_combout  = ((\clock_gen|r [8]) # (!\clock_gen|pll|auto_generated|pll_lock_sync~q )) # (!\clock_gen|pll|auto_generated|pll1~LOCKED )

	.dataa(\clock_gen|pll|auto_generated|pll1~LOCKED ),
	.datab(\clock_gen|pll|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\clock_gen|r [8]),
	.cin(gnd),
	.combout(\clock_gen|r~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|r~0 .lut_mask = 16'hFF77;
defparam \clock_gen|r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \clock_gen|r[9] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|r[9] .is_wysiwyg = "true";
defparam \clock_gen|r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N26
cycloneive_lcell_comb \spi_master_if|state~30 (
// Equation(s):
// \spi_master_if|state~30_combout  = (\spi_master_if|always4~0_combout  & ((\spi_master_if|state.IDLE~q ) # ((\spi_master_if|serial_clk~1_combout  & \wb_mem_stb~q ))))

	.dataa(\spi_master_if|always4~0_combout ),
	.datab(\spi_master_if|serial_clk~1_combout ),
	.datac(\spi_master_if|state.IDLE~q ),
	.datad(\wb_mem_stb~q ),
	.cin(gnd),
	.combout(\spi_master_if|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~30 .lut_mask = 16'hA8A0;
defparam \spi_master_if|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y27_N27
dffeas \spi_master_if|state.IDLE (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~30_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.IDLE .is_wysiwyg = "true";
defparam \spi_master_if|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N6
cycloneive_lcell_comb \spi_master_if|WideNor2 (
// Equation(s):
// \spi_master_if|WideNor2~combout  = ((\spi_master_if|state.FINISH~q ) # ((\spi_master_if|state.TRANSMIT_COMMAND~q ) # (\spi_master_if|state.TEMP_STATE~q ))) # (!\spi_master_if|state.IDLE~q )

	.dataa(\spi_master_if|state.IDLE~q ),
	.datab(\spi_master_if|state.FINISH~q ),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|state.TEMP_STATE~q ),
	.cin(gnd),
	.combout(\spi_master_if|WideNor2~combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|WideNor2 .lut_mask = 16'hFFFD;
defparam \spi_master_if|WideNor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \spi_master_if|WideNor2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\spi_master_if|WideNor2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\spi_master_if|WideNor2~clkctrl_outclk ));
// synopsys translate_off
defparam \spi_master_if|WideNor2~clkctrl .clock_type = "global clock";
defparam \spi_master_if|WideNor2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N10
cycloneive_lcell_comb \spi_master_if|spi_ss (
// Equation(s):
// \spi_master_if|spi_ss~combout  = (GLOBAL(\spi_master_if|WideNor2~clkctrl_outclk ) & ((!\spi_master_if|state.TRANSMIT_COMMAND~q ))) # (!GLOBAL(\spi_master_if|WideNor2~clkctrl_outclk ) & (\spi_master_if|spi_ss~combout ))

	.dataa(\spi_master_if|spi_ss~combout ),
	.datab(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datac(gnd),
	.datad(\spi_master_if|WideNor2~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|spi_ss~combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_ss .lut_mask = 16'h33AA;
defparam \spi_master_if|spi_ss .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N18
cycloneive_lcell_comb \spi_master_if|bit_cnt~0 (
// Equation(s):
// \spi_master_if|bit_cnt~0_combout  = (!\spi_master_if|int_ack~combout  & (!\spi_master_if|bit_cnt [0] & ((\wb_mem_stb~q ) # (!\spi_master_if|spi_ss~combout ))))

	.dataa(\spi_master_if|int_ack~combout ),
	.datab(\spi_master_if|spi_ss~combout ),
	.datac(\spi_master_if|bit_cnt [0]),
	.datad(\wb_mem_stb~q ),
	.cin(gnd),
	.combout(\spi_master_if|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|bit_cnt~0 .lut_mask = 16'h0501;
defparam \spi_master_if|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N22
cycloneive_lcell_comb \spi_master_if|clk_cnt[11]~38 (
// Equation(s):
// \spi_master_if|clk_cnt[11]~38_combout  = (\spi_master_if|clk_cnt [11] & (!\spi_master_if|clk_cnt[10]~37 )) # (!\spi_master_if|clk_cnt [11] & ((\spi_master_if|clk_cnt[10]~37 ) # (GND)))
// \spi_master_if|clk_cnt[11]~39  = CARRY((!\spi_master_if|clk_cnt[10]~37 ) # (!\spi_master_if|clk_cnt [11]))

	.dataa(\spi_master_if|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[10]~37 ),
	.combout(\spi_master_if|clk_cnt[11]~38_combout ),
	.cout(\spi_master_if|clk_cnt[11]~39 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \spi_master_if|clk_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N24
cycloneive_lcell_comb \spi_master_if|clk_cnt[12]~40 (
// Equation(s):
// \spi_master_if|clk_cnt[12]~40_combout  = (\spi_master_if|clk_cnt [12] & (\spi_master_if|clk_cnt[11]~39  $ (GND))) # (!\spi_master_if|clk_cnt [12] & (!\spi_master_if|clk_cnt[11]~39  & VCC))
// \spi_master_if|clk_cnt[12]~41  = CARRY((\spi_master_if|clk_cnt [12] & !\spi_master_if|clk_cnt[11]~39 ))

	.dataa(\spi_master_if|clk_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[11]~39 ),
	.combout(\spi_master_if|clk_cnt[12]~40_combout ),
	.cout(\spi_master_if|clk_cnt[12]~41 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[12]~40 .lut_mask = 16'hA50A;
defparam \spi_master_if|clk_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y27_N27
dffeas \spi_master_if|clk_cnt[12] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|clk_cnt[12]~40_combout ),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[12] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N26
cycloneive_lcell_comb \spi_master_if|clk_cnt[13]~42 (
// Equation(s):
// \spi_master_if|clk_cnt[13]~42_combout  = (\spi_master_if|clk_cnt [13] & (!\spi_master_if|clk_cnt[12]~41 )) # (!\spi_master_if|clk_cnt [13] & ((\spi_master_if|clk_cnt[12]~41 ) # (GND)))
// \spi_master_if|clk_cnt[13]~43  = CARRY((!\spi_master_if|clk_cnt[12]~41 ) # (!\spi_master_if|clk_cnt [13]))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[12]~41 ),
	.combout(\spi_master_if|clk_cnt[13]~42_combout ),
	.cout(\spi_master_if|clk_cnt[13]~43 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[13]~42 .lut_mask = 16'h3C3F;
defparam \spi_master_if|clk_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y27_N21
dffeas \spi_master_if|clk_cnt[13] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|clk_cnt[13]~42_combout ),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[13] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N28
cycloneive_lcell_comb \spi_master_if|clk_cnt[14]~44 (
// Equation(s):
// \spi_master_if|clk_cnt[14]~44_combout  = (\spi_master_if|clk_cnt [14] & (\spi_master_if|clk_cnt[13]~43  $ (GND))) # (!\spi_master_if|clk_cnt [14] & (!\spi_master_if|clk_cnt[13]~43  & VCC))
// \spi_master_if|clk_cnt[14]~45  = CARRY((\spi_master_if|clk_cnt [14] & !\spi_master_if|clk_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[13]~43 ),
	.combout(\spi_master_if|clk_cnt[14]~44_combout ),
	.cout(\spi_master_if|clk_cnt[14]~45 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \spi_master_if|clk_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y27_N29
dffeas \spi_master_if|clk_cnt[14] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[14] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N30
cycloneive_lcell_comb \spi_master_if|clk_cnt[15]~46 (
// Equation(s):
// \spi_master_if|clk_cnt[15]~46_combout  = \spi_master_if|clk_cnt [15] $ (\spi_master_if|clk_cnt[14]~45 )

	.dataa(\spi_master_if|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\spi_master_if|clk_cnt[14]~45 ),
	.combout(\spi_master_if|clk_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|clk_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \spi_master_if|clk_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y27_N31
dffeas \spi_master_if|clk_cnt[15] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[15] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N28
cycloneive_lcell_comb \spi_master_if|Equal3~0 (
// Equation(s):
// \spi_master_if|Equal3~0_combout  = (!\spi_master_if|clk_cnt [3] & (!\spi_master_if|clk_cnt [2] & (!\spi_master_if|clk_cnt [1] & !\spi_master_if|clk_cnt [4])))

	.dataa(\spi_master_if|clk_cnt [3]),
	.datab(\spi_master_if|clk_cnt [2]),
	.datac(\spi_master_if|clk_cnt [1]),
	.datad(\spi_master_if|clk_cnt [4]),
	.cin(gnd),
	.combout(\spi_master_if|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Equal3~0 .lut_mask = 16'h0001;
defparam \spi_master_if|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N18
cycloneive_lcell_comb \spi_master_if|Equal3~1 (
// Equation(s):
// \spi_master_if|Equal3~1_combout  = (!\spi_master_if|clk_cnt [5] & (!\spi_master_if|clk_cnt [7] & (!\spi_master_if|clk_cnt [6] & !\spi_master_if|clk_cnt [8])))

	.dataa(\spi_master_if|clk_cnt [5]),
	.datab(\spi_master_if|clk_cnt [7]),
	.datac(\spi_master_if|clk_cnt [6]),
	.datad(\spi_master_if|clk_cnt [8]),
	.cin(gnd),
	.combout(\spi_master_if|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Equal3~1 .lut_mask = 16'h0001;
defparam \spi_master_if|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N10
cycloneive_lcell_comb \spi_master_if|bit_cnt[0]~1 (
// Equation(s):
// \spi_master_if|bit_cnt[0]~1_combout  = (\spi_master_if|clk_cnt [15]) # (((\spi_master_if|clk_cnt [14]) # (!\spi_master_if|Equal3~1_combout )) # (!\spi_master_if|Equal3~0_combout ))

	.dataa(\spi_master_if|clk_cnt [15]),
	.datab(\spi_master_if|Equal3~0_combout ),
	.datac(\spi_master_if|clk_cnt [14]),
	.datad(\spi_master_if|Equal3~1_combout ),
	.cin(gnd),
	.combout(\spi_master_if|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|bit_cnt[0]~1 .lut_mask = 16'hFBFF;
defparam \spi_master_if|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N0
cycloneive_lcell_comb \spi_master_if|bit_cnt[0]~2 (
// Equation(s):
// \spi_master_if|bit_cnt[0]~2_combout  = (\spi_master_if|bit_cnt[0]~1_combout ) # ((\spi_master_if|clk_cnt [0]) # ((\spi_master_if|clk_cnt [13]) # (!\spi_master_if|Equal3~2_combout )))

	.dataa(\spi_master_if|bit_cnt[0]~1_combout ),
	.datab(\spi_master_if|clk_cnt [0]),
	.datac(\spi_master_if|clk_cnt [13]),
	.datad(\spi_master_if|Equal3~2_combout ),
	.cin(gnd),
	.combout(\spi_master_if|bit_cnt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|bit_cnt[0]~2 .lut_mask = 16'hFEFF;
defparam \spi_master_if|bit_cnt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N16
cycloneive_lcell_comb \spi_master_if|bit_cnt[0]~3 (
// Equation(s):
// \spi_master_if|bit_cnt[0]~3_combout  = ((\spi_master_if|int_ack~combout ) # ((!\wb_mem_stb~q  & \spi_master_if|spi_ss~combout ))) # (!\spi_master_if|bit_cnt[0]~2_combout )

	.dataa(\spi_master_if|bit_cnt[0]~2_combout ),
	.datab(\wb_mem_stb~q ),
	.datac(\spi_master_if|spi_ss~combout ),
	.datad(\spi_master_if|int_ack~combout ),
	.cin(gnd),
	.combout(\spi_master_if|bit_cnt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|bit_cnt[0]~3 .lut_mask = 16'hFF75;
defparam \spi_master_if|bit_cnt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y27_N19
dffeas \spi_master_if|bit_cnt[0] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|bit_cnt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|bit_cnt[0] .is_wysiwyg = "true";
defparam \spi_master_if|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N10
cycloneive_lcell_comb \spi_master_if|bit_cnt~5 (
// Equation(s):
// \spi_master_if|bit_cnt~5_combout  = (\spi_master_if|always2~0_combout  & (\spi_master_if|bit_cnt [0] $ (\spi_master_if|bit_cnt [1])))

	.dataa(\spi_master_if|bit_cnt [0]),
	.datab(gnd),
	.datac(\spi_master_if|bit_cnt [1]),
	.datad(\spi_master_if|always2~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|bit_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|bit_cnt~5 .lut_mask = 16'h5A00;
defparam \spi_master_if|bit_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y27_N11
dffeas \spi_master_if|bit_cnt[1] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|bit_cnt~5_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|bit_cnt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|bit_cnt[1] .is_wysiwyg = "true";
defparam \spi_master_if|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N28
cycloneive_lcell_comb \spi_master_if|bit_cnt~4 (
// Equation(s):
// \spi_master_if|bit_cnt~4_combout  = (\spi_master_if|always2~0_combout  & (\spi_master_if|bit_cnt [2] $ (((\spi_master_if|bit_cnt [0] & \spi_master_if|bit_cnt [1])))))

	.dataa(\spi_master_if|bit_cnt [0]),
	.datab(\spi_master_if|bit_cnt [1]),
	.datac(\spi_master_if|bit_cnt [2]),
	.datad(\spi_master_if|always2~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|bit_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|bit_cnt~4 .lut_mask = 16'h7800;
defparam \spi_master_if|bit_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y27_N29
dffeas \spi_master_if|bit_cnt[2] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|bit_cnt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|bit_cnt[2] .is_wysiwyg = "true";
defparam \spi_master_if|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N8
cycloneive_lcell_comb \spi_master_if|state~35 (
// Equation(s):
// \spi_master_if|state~35_combout  = (\spi_master_if|clk_cnt [0]) # ((\spi_master_if|bit_cnt [2]) # ((\spi_master_if|bit_cnt [0]) # (\spi_master_if|bit_cnt [1])))

	.dataa(\spi_master_if|clk_cnt [0]),
	.datab(\spi_master_if|bit_cnt [2]),
	.datac(\spi_master_if|bit_cnt [0]),
	.datad(\spi_master_if|bit_cnt [1]),
	.cin(gnd),
	.combout(\spi_master_if|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~35 .lut_mask = 16'hFFFE;
defparam \spi_master_if|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N0
cycloneive_lcell_comb \spi_master_if|state~19 (
// Equation(s):
// \spi_master_if|state~19_combout  = (\spi_master_if|state.FINISH~q ) # ((\spi_master_if|state.TEMP_STATE~q ) # ((!\spi_master_if|state~35_combout  & \spi_master_if|Equal3~4_combout )))

	.dataa(\spi_master_if|state.FINISH~q ),
	.datab(\spi_master_if|state.TEMP_STATE~q ),
	.datac(\spi_master_if|state~35_combout ),
	.datad(\spi_master_if|Equal3~4_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~19 .lut_mask = 16'hEFEE;
defparam \spi_master_if|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N20
cycloneive_lcell_comb \spi_master_if|state~25 (
// Equation(s):
// \spi_master_if|state~25_combout  = (\wb_mem_stb~q  & !\spi_master_if|state.IDLE~q )

	.dataa(\wb_mem_stb~q ),
	.datab(gnd),
	.datac(\spi_master_if|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~25 .lut_mask = 16'h0A0A;
defparam \spi_master_if|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N30
cycloneive_lcell_comb \spi_master_if|state~26 (
// Equation(s):
// \spi_master_if|state~26_combout  = (\spi_master_if|state~19_combout  & (\spi_master_if|serial_clk~1_combout  & ((\spi_master_if|state~25_combout )))) # (!\spi_master_if|state~19_combout  & ((\spi_master_if|state.TRANSMIT_COMMAND~q ) # 
// ((\spi_master_if|serial_clk~1_combout  & \spi_master_if|state~25_combout ))))

	.dataa(\spi_master_if|state~19_combout ),
	.datab(\spi_master_if|serial_clk~1_combout ),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|state~25_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~26 .lut_mask = 16'hDC50;
defparam \spi_master_if|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y27_N31
dffeas \spi_master_if|state.TRANSMIT_COMMAND (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~26_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.TRANSMIT_COMMAND .is_wysiwyg = "true";
defparam \spi_master_if|state.TRANSMIT_COMMAND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N14
cycloneive_lcell_comb \spi_master_if|wb_ack~0 (
// Equation(s):
// \spi_master_if|wb_ack~0_combout  = (\spi_master_if|state.TEMP_STATE~q ) # ((!\spi_master_if|state.TRANSMIT_COMMAND~q  & (\spi_master_if|state.IDLE~q  & !\spi_master_if|state.FINISH~q )))

	.dataa(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datab(\spi_master_if|state.IDLE~q ),
	.datac(\spi_master_if|state.FINISH~q ),
	.datad(\spi_master_if|state.TEMP_STATE~q ),
	.cin(gnd),
	.combout(\spi_master_if|wb_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|wb_ack~0 .lut_mask = 16'hFF04;
defparam \spi_master_if|wb_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N12
cycloneive_lcell_comb \spi_master_if|wb_ack (
// Equation(s):
// \spi_master_if|wb_ack~combout  = (\spi_master_if|wb_ack~0_combout  & ((\spi_master_if|wb_ack~combout ))) # (!\spi_master_if|wb_ack~0_combout  & (\spi_master_if|state.FINISH~q ))

	.dataa(gnd),
	.datab(\spi_master_if|state.FINISH~q ),
	.datac(\spi_master_if|wb_ack~0_combout ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\spi_master_if|wb_ack~combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|wb_ack .lut_mask = 16'hFC0C;
defparam \spi_master_if|wb_ack .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \i_btn_n~input (
	.i(i_btn_n),
	.ibar(gnd),
	.o(\i_btn_n~input_o ));
// synopsys translate_off
defparam \i_btn_n~input .bus_hold = "false";
defparam \i_btn_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N24
cycloneive_lcell_comb \clock_gen|b[0]~0 (
// Equation(s):
// \clock_gen|b[0]~0_combout  = !\i_btn_n~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_btn_n~input_o ),
	.cin(gnd),
	.combout(\clock_gen|b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|b[0]~0 .lut_mask = 16'h00FF;
defparam \clock_gen|b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y30_N25
dffeas \clock_gen|b[0] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[0] .is_wysiwyg = "true";
defparam \clock_gen|b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N2
cycloneive_lcell_comb \clock_gen|b[1]~feeder (
// Equation(s):
// \clock_gen|b[1]~feeder_combout  = \clock_gen|b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_gen|b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_gen|b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|b[1]~feeder .lut_mask = 16'hF0F0;
defparam \clock_gen|b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y30_N3
dffeas \clock_gen|b[1] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[1] .is_wysiwyg = "true";
defparam \clock_gen|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N19
dffeas \clock_gen|b[2] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_gen|b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[2] .is_wysiwyg = "true";
defparam \clock_gen|b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N6
cycloneive_lcell_comb \clock_gen|b[3]~feeder (
// Equation(s):
// \clock_gen|b[3]~feeder_combout  = \clock_gen|b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_gen|b [2]),
	.cin(gnd),
	.combout(\clock_gen|b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|b[3]~feeder .lut_mask = 16'hFF00;
defparam \clock_gen|b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N7
dffeas \clock_gen|b[3] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[3] .is_wysiwyg = "true";
defparam \clock_gen|b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N16
cycloneive_lcell_comb \clock_gen|b[4]~feeder (
// Equation(s):
// \clock_gen|b[4]~feeder_combout  = \clock_gen|b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_gen|b [3]),
	.cin(gnd),
	.combout(\clock_gen|b[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|b[4]~feeder .lut_mask = 16'hFF00;
defparam \clock_gen|b[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N17
dffeas \clock_gen|b[4] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[4] .is_wysiwyg = "true";
defparam \clock_gen|b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N14
cycloneive_lcell_comb \clock_gen|b[5]~feeder (
// Equation(s):
// \clock_gen|b[5]~feeder_combout  = \clock_gen|b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_gen|b [4]),
	.cin(gnd),
	.combout(\clock_gen|b[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|b[5]~feeder .lut_mask = 16'hFF00;
defparam \clock_gen|b[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N15
dffeas \clock_gen|b[5] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[5] .is_wysiwyg = "true";
defparam \clock_gen|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N21
dffeas \clock_gen|b[6] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_gen|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[6] .is_wysiwyg = "true";
defparam \clock_gen|b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N22
cycloneive_lcell_comb \clock_gen|b[7]~feeder (
// Equation(s):
// \clock_gen|b[7]~feeder_combout  = \clock_gen|b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_gen|b [6]),
	.cin(gnd),
	.combout(\clock_gen|b[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_gen|b[7]~feeder .lut_mask = 16'hFF00;
defparam \clock_gen|b[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N23
dffeas \clock_gen|b[7] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\clock_gen|b[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[7] .is_wysiwyg = "true";
defparam \clock_gen|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N27
dffeas \clock_gen|b[8] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_gen|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[8] .is_wysiwyg = "true";
defparam \clock_gen|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N3
dffeas \clock_gen|b[9] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_gen|b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|b[9] .is_wysiwyg = "true";
defparam \clock_gen|b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N28
cycloneive_lcell_comb \temp_btn~feeder (
// Equation(s):
// \temp_btn~feeder_combout  = \clock_gen|b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_gen|b [9]),
	.cin(gnd),
	.combout(\temp_btn~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \temp_btn~feeder .lut_mask = 16'hFF00;
defparam \temp_btn~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N29
dffeas temp_btn(
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\temp_btn~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp_btn~q ),
	.prn(vcc));
// synopsys translate_off
defparam temp_btn.is_wysiwyg = "true";
defparam temp_btn.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N24
cycloneive_lcell_comb posedge_btn(
// Equation(s):
// \posedge_btn~combout  = (\temp_btn~q ) # (!\clock_gen|b [9])

	.dataa(gnd),
	.datab(\clock_gen|b [9]),
	.datac(gnd),
	.datad(\temp_btn~q ),
	.cin(gnd),
	.combout(\posedge_btn~combout ),
	.cout());
// synopsys translate_off
defparam posedge_btn.lut_mask = 16'hFF33;
defparam posedge_btn.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N4
cycloneive_lcell_comb \Selector70~4 (
// Equation(s):
// \Selector70~4_combout  = (\state.01000~q  & (\clock_gen|b [9] & !\temp_btn~q ))

	.dataa(\state.01000~q ),
	.datab(\clock_gen|b [9]),
	.datac(gnd),
	.datad(\temp_btn~q ),
	.cin(gnd),
	.combout(\Selector70~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~4 .lut_mask = 16'h0088;
defparam \Selector70~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N4
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\Selector70~4_combout ) # ((\state.01001~q  & !\spi_master_if|wb_ack~combout ))

	.dataa(gnd),
	.datab(\Selector70~4_combout ),
	.datac(\state.01001~q ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hCCFC;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N5
dffeas \state.01001 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01001 .is_wysiwyg = "true";
defparam \state.01001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N20
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\state.01001~q  & ((\spi_master_if|wb_ack~combout ) # ((\posedge_btn~combout  & \state.01010~q )))) # (!\state.01001~q  & (\posedge_btn~combout  & (\state.01010~q )))

	.dataa(\state.01001~q ),
	.datab(\posedge_btn~combout ),
	.datac(\state.01010~q ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hEAC0;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N21
dffeas \state.01010 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01010 .is_wysiwyg = "true";
defparam \state.01010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N18
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\spi_master_if|wb_ack~combout  & (!\posedge_btn~combout  & ((\state.01010~q )))) # (!\spi_master_if|wb_ack~combout  & ((\state.01011~q ) # ((!\posedge_btn~combout  & \state.01010~q ))))

	.dataa(\spi_master_if|wb_ack~combout ),
	.datab(\posedge_btn~combout ),
	.datac(\state.01011~q ),
	.datad(\state.01010~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h7350;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N19
dffeas \state.01011 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01011 .is_wysiwyg = "true";
defparam \state.01011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N22
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.01011~q  & \spi_master_if|wb_ack~combout )

	.dataa(gnd),
	.datab(\state.01011~q ),
	.datac(gnd),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hCC00;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N24
cycloneive_lcell_comb \state~20 (
// Equation(s):
// \state~20_combout  = (!\Selector3~0_combout  & (!\clock_gen|r [9] & ((\state.00100~q ) # (!\posedge_btn~combout ))))

	.dataa(\Selector3~0_combout ),
	.datab(\posedge_btn~combout ),
	.datac(\state.00100~q ),
	.datad(\clock_gen|r [9]),
	.cin(gnd),
	.combout(\state~20_combout ),
	.cout());
// synopsys translate_off
defparam \state~20 .lut_mask = 16'h0051;
defparam \state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N25
dffeas \state.00100 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00100 .is_wysiwyg = "true";
defparam \state.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N18
cycloneive_lcell_comb \Selector70~5 (
// Equation(s):
// \Selector70~5_combout  = (!\state.00100~q  & (\clock_gen|b [9] & !\temp_btn~q ))

	.dataa(\state.00100~q ),
	.datab(\clock_gen|b [9]),
	.datac(gnd),
	.datad(\temp_btn~q ),
	.cin(gnd),
	.combout(\Selector70~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~5 .lut_mask = 16'h0044;
defparam \Selector70~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N28
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Selector70~5_combout ) # ((\state.00101~q  & !\spi_master_if|wb_ack~combout ))

	.dataa(gnd),
	.datab(\Selector70~5_combout ),
	.datac(\state.00101~q ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hCCFC;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N29
dffeas \state.00101 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00101 .is_wysiwyg = "true";
defparam \state.00101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N26
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\spi_master_if|wb_ack~combout  & ((\state.00101~q ) # ((\posedge_btn~combout  & \state.00010~q )))) # (!\spi_master_if|wb_ack~combout  & (\posedge_btn~combout  & (\state.00010~q )))

	.dataa(\spi_master_if|wb_ack~combout ),
	.datab(\posedge_btn~combout ),
	.datac(\state.00010~q ),
	.datad(\state.00101~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hEAC0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N27
dffeas \state.00010 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00010 .is_wysiwyg = "true";
defparam \state.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N10
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.00010~q  & (((\state.00011~q  & !\spi_master_if|wb_ack~combout )) # (!\posedge_btn~combout ))) # (!\state.00010~q  & (((\state.00011~q  & !\spi_master_if|wb_ack~combout ))))

	.dataa(\state.00010~q ),
	.datab(\posedge_btn~combout ),
	.datac(\state.00011~q ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h22F2;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N11
dffeas \state.00011 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00011 .is_wysiwyg = "true";
defparam \state.00011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N14
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.00011~q  & ((\spi_master_if|wb_ack~combout ) # ((\posedge_btn~combout  & \state.00110~q )))) # (!\state.00011~q  & (\posedge_btn~combout  & (\state.00110~q )))

	.dataa(\state.00011~q ),
	.datab(\posedge_btn~combout ),
	.datac(\state.00110~q ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hEAC0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N15
dffeas \state.00110 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00110 .is_wysiwyg = "true";
defparam \state.00110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N4
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\spi_master_if|wb_ack~combout  & (\state.00110~q  & ((!\posedge_btn~combout )))) # (!\spi_master_if|wb_ack~combout  & ((\state.00111~q ) # ((\state.00110~q  & !\posedge_btn~combout ))))

	.dataa(\spi_master_if|wb_ack~combout ),
	.datab(\state.00110~q ),
	.datac(\state.00111~q ),
	.datad(\posedge_btn~combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h50DC;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N5
dffeas \state.00111 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00111 .is_wysiwyg = "true";
defparam \state.00111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N8
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\state.00111~q  & ((\spi_master_if|wb_ack~combout ) # ((\posedge_btn~combout  & \state.01000~q )))) # (!\state.00111~q  & (\posedge_btn~combout  & (\state.01000~q )))

	.dataa(\state.00111~q ),
	.datab(\posedge_btn~combout ),
	.datac(\state.01000~q ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hEAC0;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N9
dffeas \state.01000 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01000 .is_wysiwyg = "true";
defparam \state.01000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N6
cycloneive_lcell_comb \Selector70~2 (
// Equation(s):
// \Selector70~2_combout  = (!\state.00010~q  & (!\state.01010~q  & (!\state.00110~q  & \state.00100~q )))

	.dataa(\state.00010~q ),
	.datab(\state.01010~q ),
	.datac(\state.00110~q ),
	.datad(\state.00100~q ),
	.cin(gnd),
	.combout(\Selector70~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~2 .lut_mask = 16'h0100;
defparam \Selector70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N10
cycloneive_lcell_comb \Selector70~6 (
// Equation(s):
// \Selector70~6_combout  = (\clock_gen|b [9] & (!\temp_btn~q  & ((\state.01000~q ) # (!\Selector70~2_combout ))))

	.dataa(\state.01000~q ),
	.datab(\clock_gen|b [9]),
	.datac(\Selector70~2_combout ),
	.datad(\temp_btn~q ),
	.cin(gnd),
	.combout(\Selector70~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~6 .lut_mask = 16'h008C;
defparam \Selector70~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N28
cycloneive_lcell_comb \Selector71~2 (
// Equation(s):
// \Selector71~2_combout  = (!\state.00011~q  & (!\state.00111~q  & !\state.01011~q ))

	.dataa(\state.00011~q ),
	.datab(gnd),
	.datac(\state.00111~q ),
	.datad(\state.01011~q ),
	.cin(gnd),
	.combout(\Selector71~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~2 .lut_mask = 16'h0005;
defparam \Selector71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N8
cycloneive_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (!\spi_master_if|wb_ack~combout  & ((\state.00101~q ) # ((\state.01001~q ) # (!\Selector71~2_combout ))))

	.dataa(\state.00101~q ),
	.datab(\state.01001~q ),
	.datac(\Selector71~2_combout ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'h00EF;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N24
cycloneive_lcell_comb \Selector70~3 (
// Equation(s):
// \Selector70~3_combout  = (\Selector70~6_combout ) # ((\wb_mem_stb~q  & \Selector66~0_combout ))

	.dataa(\Selector70~6_combout ),
	.datab(gnd),
	.datac(\wb_mem_stb~q ),
	.datad(\Selector66~0_combout ),
	.cin(gnd),
	.combout(\Selector70~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~3 .lut_mask = 16'hFAAA;
defparam \Selector70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N25
dffeas wb_mem_stb(
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector70~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_mem_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam wb_mem_stb.is_wysiwyg = "true";
defparam wb_mem_stb.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N20
cycloneive_lcell_comb \spi_master_if|always2~0 (
// Equation(s):
// \spi_master_if|always2~0_combout  = (!\spi_master_if|int_ack~combout  & ((\wb_mem_stb~q ) # (!\spi_master_if|spi_ss~combout )))

	.dataa(\wb_mem_stb~q ),
	.datab(\spi_master_if|int_ack~combout ),
	.datac(gnd),
	.datad(\spi_master_if|spi_ss~combout ),
	.cin(gnd),
	.combout(\spi_master_if|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|always2~0 .lut_mask = 16'h2233;
defparam \spi_master_if|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N6
cycloneive_lcell_comb \spi_master_if|always2~1 (
// Equation(s):
// \spi_master_if|always2~1_combout  = ((\spi_master_if|Equal3~4_combout  & \spi_master_if|clk_cnt [0])) # (!\spi_master_if|always2~0_combout )

	.dataa(gnd),
	.datab(\spi_master_if|Equal3~4_combout ),
	.datac(\spi_master_if|clk_cnt [0]),
	.datad(\spi_master_if|always2~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|always2~1 .lut_mask = 16'hC0FF;
defparam \spi_master_if|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y27_N7
dffeas \spi_master_if|clk_cnt[0] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|clk_cnt[0]~16_combout ),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[0] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N2
cycloneive_lcell_comb \spi_master_if|clk_cnt[1]~18 (
// Equation(s):
// \spi_master_if|clk_cnt[1]~18_combout  = (\spi_master_if|clk_cnt [1] & (!\spi_master_if|clk_cnt[0]~17 )) # (!\spi_master_if|clk_cnt [1] & ((\spi_master_if|clk_cnt[0]~17 ) # (GND)))
// \spi_master_if|clk_cnt[1]~19  = CARRY((!\spi_master_if|clk_cnt[0]~17 ) # (!\spi_master_if|clk_cnt [1]))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[0]~17 ),
	.combout(\spi_master_if|clk_cnt[1]~18_combout ),
	.cout(\spi_master_if|clk_cnt[1]~19 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \spi_master_if|clk_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y27_N5
dffeas \spi_master_if|clk_cnt[1] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|clk_cnt[1]~18_combout ),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[1] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N4
cycloneive_lcell_comb \spi_master_if|clk_cnt[2]~20 (
// Equation(s):
// \spi_master_if|clk_cnt[2]~20_combout  = (\spi_master_if|clk_cnt [2] & (\spi_master_if|clk_cnt[1]~19  $ (GND))) # (!\spi_master_if|clk_cnt [2] & (!\spi_master_if|clk_cnt[1]~19  & VCC))
// \spi_master_if|clk_cnt[2]~21  = CARRY((\spi_master_if|clk_cnt [2] & !\spi_master_if|clk_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[1]~19 ),
	.combout(\spi_master_if|clk_cnt[2]~20_combout ),
	.cout(\spi_master_if|clk_cnt[2]~21 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \spi_master_if|clk_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y27_N23
dffeas \spi_master_if|clk_cnt[2] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|clk_cnt[2]~20_combout ),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[2] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N6
cycloneive_lcell_comb \spi_master_if|clk_cnt[3]~22 (
// Equation(s):
// \spi_master_if|clk_cnt[3]~22_combout  = (\spi_master_if|clk_cnt [3] & (!\spi_master_if|clk_cnt[2]~21 )) # (!\spi_master_if|clk_cnt [3] & ((\spi_master_if|clk_cnt[2]~21 ) # (GND)))
// \spi_master_if|clk_cnt[3]~23  = CARRY((!\spi_master_if|clk_cnt[2]~21 ) # (!\spi_master_if|clk_cnt [3]))

	.dataa(\spi_master_if|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[2]~21 ),
	.combout(\spi_master_if|clk_cnt[3]~22_combout ),
	.cout(\spi_master_if|clk_cnt[3]~23 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \spi_master_if|clk_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y27_N7
dffeas \spi_master_if|clk_cnt[3] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[3] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N8
cycloneive_lcell_comb \spi_master_if|clk_cnt[4]~24 (
// Equation(s):
// \spi_master_if|clk_cnt[4]~24_combout  = (\spi_master_if|clk_cnt [4] & (\spi_master_if|clk_cnt[3]~23  $ (GND))) # (!\spi_master_if|clk_cnt [4] & (!\spi_master_if|clk_cnt[3]~23  & VCC))
// \spi_master_if|clk_cnt[4]~25  = CARRY((\spi_master_if|clk_cnt [4] & !\spi_master_if|clk_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[3]~23 ),
	.combout(\spi_master_if|clk_cnt[4]~24_combout ),
	.cout(\spi_master_if|clk_cnt[4]~25 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \spi_master_if|clk_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y27_N9
dffeas \spi_master_if|clk_cnt[4] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[4] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N10
cycloneive_lcell_comb \spi_master_if|clk_cnt[5]~26 (
// Equation(s):
// \spi_master_if|clk_cnt[5]~26_combout  = (\spi_master_if|clk_cnt [5] & (!\spi_master_if|clk_cnt[4]~25 )) # (!\spi_master_if|clk_cnt [5] & ((\spi_master_if|clk_cnt[4]~25 ) # (GND)))
// \spi_master_if|clk_cnt[5]~27  = CARRY((!\spi_master_if|clk_cnt[4]~25 ) # (!\spi_master_if|clk_cnt [5]))

	.dataa(\spi_master_if|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[4]~25 ),
	.combout(\spi_master_if|clk_cnt[5]~26_combout ),
	.cout(\spi_master_if|clk_cnt[5]~27 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \spi_master_if|clk_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y27_N17
dffeas \spi_master_if|clk_cnt[5] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|clk_cnt[5]~26_combout ),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[5] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N12
cycloneive_lcell_comb \spi_master_if|clk_cnt[6]~28 (
// Equation(s):
// \spi_master_if|clk_cnt[6]~28_combout  = (\spi_master_if|clk_cnt [6] & (\spi_master_if|clk_cnt[5]~27  $ (GND))) # (!\spi_master_if|clk_cnt [6] & (!\spi_master_if|clk_cnt[5]~27  & VCC))
// \spi_master_if|clk_cnt[6]~29  = CARRY((\spi_master_if|clk_cnt [6] & !\spi_master_if|clk_cnt[5]~27 ))

	.dataa(\spi_master_if|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[5]~27 ),
	.combout(\spi_master_if|clk_cnt[6]~28_combout ),
	.cout(\spi_master_if|clk_cnt[6]~29 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \spi_master_if|clk_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y27_N13
dffeas \spi_master_if|clk_cnt[6] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[6] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N14
cycloneive_lcell_comb \spi_master_if|clk_cnt[7]~30 (
// Equation(s):
// \spi_master_if|clk_cnt[7]~30_combout  = (\spi_master_if|clk_cnt [7] & (!\spi_master_if|clk_cnt[6]~29 )) # (!\spi_master_if|clk_cnt [7] & ((\spi_master_if|clk_cnt[6]~29 ) # (GND)))
// \spi_master_if|clk_cnt[7]~31  = CARRY((!\spi_master_if|clk_cnt[6]~29 ) # (!\spi_master_if|clk_cnt [7]))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[6]~29 ),
	.combout(\spi_master_if|clk_cnt[7]~30_combout ),
	.cout(\spi_master_if|clk_cnt[7]~31 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \spi_master_if|clk_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y27_N15
dffeas \spi_master_if|clk_cnt[7] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[7] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N16
cycloneive_lcell_comb \spi_master_if|clk_cnt[8]~32 (
// Equation(s):
// \spi_master_if|clk_cnt[8]~32_combout  = (\spi_master_if|clk_cnt [8] & (\spi_master_if|clk_cnt[7]~31  $ (GND))) # (!\spi_master_if|clk_cnt [8] & (!\spi_master_if|clk_cnt[7]~31  & VCC))
// \spi_master_if|clk_cnt[8]~33  = CARRY((\spi_master_if|clk_cnt [8] & !\spi_master_if|clk_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[7]~31 ),
	.combout(\spi_master_if|clk_cnt[8]~32_combout ),
	.cout(\spi_master_if|clk_cnt[8]~33 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \spi_master_if|clk_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y27_N17
dffeas \spi_master_if|clk_cnt[8] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[8] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N18
cycloneive_lcell_comb \spi_master_if|clk_cnt[9]~34 (
// Equation(s):
// \spi_master_if|clk_cnt[9]~34_combout  = (\spi_master_if|clk_cnt [9] & (!\spi_master_if|clk_cnt[8]~33 )) # (!\spi_master_if|clk_cnt [9] & ((\spi_master_if|clk_cnt[8]~33 ) # (GND)))
// \spi_master_if|clk_cnt[9]~35  = CARRY((!\spi_master_if|clk_cnt[8]~33 ) # (!\spi_master_if|clk_cnt [9]))

	.dataa(\spi_master_if|clk_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[8]~33 ),
	.combout(\spi_master_if|clk_cnt[9]~34_combout ),
	.cout(\spi_master_if|clk_cnt[9]~35 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[9]~34 .lut_mask = 16'h5A5F;
defparam \spi_master_if|clk_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y27_N11
dffeas \spi_master_if|clk_cnt[9] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|clk_cnt[9]~34_combout ),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[9] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N20
cycloneive_lcell_comb \spi_master_if|clk_cnt[10]~36 (
// Equation(s):
// \spi_master_if|clk_cnt[10]~36_combout  = (\spi_master_if|clk_cnt [10] & (\spi_master_if|clk_cnt[9]~35  $ (GND))) # (!\spi_master_if|clk_cnt [10] & (!\spi_master_if|clk_cnt[9]~35  & VCC))
// \spi_master_if|clk_cnt[10]~37  = CARRY((\spi_master_if|clk_cnt [10] & !\spi_master_if|clk_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master_if|clk_cnt[9]~35 ),
	.combout(\spi_master_if|clk_cnt[10]~36_combout ),
	.cout(\spi_master_if|clk_cnt[10]~37 ));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \spi_master_if|clk_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y27_N21
dffeas \spi_master_if|clk_cnt[10] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[10] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y27_N23
dffeas \spi_master_if|clk_cnt[11] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|clk_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(\spi_master_if|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|clk_cnt[11] .is_wysiwyg = "true";
defparam \spi_master_if|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N12
cycloneive_lcell_comb \spi_master_if|Equal3~2 (
// Equation(s):
// \spi_master_if|Equal3~2_combout  = (!\spi_master_if|clk_cnt [11] & (!\spi_master_if|clk_cnt [12] & (!\spi_master_if|clk_cnt [9] & !\spi_master_if|clk_cnt [10])))

	.dataa(\spi_master_if|clk_cnt [11]),
	.datab(\spi_master_if|clk_cnt [12]),
	.datac(\spi_master_if|clk_cnt [9]),
	.datad(\spi_master_if|clk_cnt [10]),
	.cin(gnd),
	.combout(\spi_master_if|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Equal3~2 .lut_mask = 16'h0001;
defparam \spi_master_if|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N30
cycloneive_lcell_comb \spi_master_if|Equal3~3 (
// Equation(s):
// \spi_master_if|Equal3~3_combout  = (!\spi_master_if|clk_cnt [13] & (!\spi_master_if|clk_cnt [15] & !\spi_master_if|clk_cnt [14]))

	.dataa(gnd),
	.datab(\spi_master_if|clk_cnt [13]),
	.datac(\spi_master_if|clk_cnt [15]),
	.datad(\spi_master_if|clk_cnt [14]),
	.cin(gnd),
	.combout(\spi_master_if|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Equal3~3 .lut_mask = 16'h0003;
defparam \spi_master_if|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N16
cycloneive_lcell_comb \spi_master_if|Equal3~4 (
// Equation(s):
// \spi_master_if|Equal3~4_combout  = (\spi_master_if|Equal3~2_combout  & (\spi_master_if|Equal3~1_combout  & (\spi_master_if|Equal3~3_combout  & \spi_master_if|Equal3~0_combout )))

	.dataa(\spi_master_if|Equal3~2_combout ),
	.datab(\spi_master_if|Equal3~1_combout ),
	.datac(\spi_master_if|Equal3~3_combout ),
	.datad(\spi_master_if|Equal3~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Equal3~4 .lut_mask = 16'h8000;
defparam \spi_master_if|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N22
cycloneive_lcell_comb \spi_master_if|Equal2~0 (
// Equation(s):
// \spi_master_if|Equal2~0_combout  = (!\spi_master_if|bit_cnt [2] & (!\spi_master_if|bit_cnt [0] & !\spi_master_if|bit_cnt [1]))

	.dataa(\spi_master_if|bit_cnt [2]),
	.datab(\spi_master_if|bit_cnt [0]),
	.datac(gnd),
	.datad(\spi_master_if|bit_cnt [1]),
	.cin(gnd),
	.combout(\spi_master_if|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Equal2~0 .lut_mask = 16'h0011;
defparam \spi_master_if|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N18
cycloneive_lcell_comb \spi_master_if|serial_clk~1 (
// Equation(s):
// \spi_master_if|serial_clk~1_combout  = (\spi_master_if|Equal3~4_combout  & (!\spi_master_if|clk_cnt [0] & \spi_master_if|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\spi_master_if|Equal3~4_combout ),
	.datac(\spi_master_if|clk_cnt [0]),
	.datad(\spi_master_if|Equal2~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|serial_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|serial_clk~1 .lut_mask = 16'h0C00;
defparam \spi_master_if|serial_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N8
cycloneive_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (!\temp_btn~q  & (\clock_gen|b [9] & ((\state.00110~q ) # (\state.01000~q ))))

	.dataa(\state.00110~q ),
	.datab(\temp_btn~q ),
	.datac(\state.01000~q ),
	.datad(\clock_gen|b [9]),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'h3200;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N6
cycloneive_lcell_comb \Selector68~1 (
// Equation(s):
// \Selector68~1_combout  = (\Selector68~0_combout ) # ((\Selector66~0_combout  & wb_mem_sel[0]))

	.dataa(gnd),
	.datab(\Selector66~0_combout ),
	.datac(wb_mem_sel[0]),
	.datad(\Selector68~0_combout ),
	.cin(gnd),
	.combout(\Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~1 .lut_mask = 16'hFFC0;
defparam \Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N7
dffeas \wb_mem_sel[0] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector68~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_mem_sel[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_mem_sel[0] .is_wysiwyg = "true";
defparam \wb_mem_sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N12
cycloneive_lcell_comb \Selector66~1 (
// Equation(s):
// \Selector66~1_combout  = (\clock_gen|b [9] & (!\temp_btn~q  & ((\state.00110~q ) # (!\state.00100~q ))))

	.dataa(\state.00110~q ),
	.datab(\clock_gen|b [9]),
	.datac(\state.00100~q ),
	.datad(\temp_btn~q ),
	.cin(gnd),
	.combout(\Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~1 .lut_mask = 16'h008C;
defparam \Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N18
cycloneive_lcell_comb \Selector66~2 (
// Equation(s):
// \Selector66~2_combout  = (\Selector66~1_combout ) # ((\Selector70~4_combout ) # ((\Selector66~0_combout  & wb_mem_sel[2])))

	.dataa(\Selector66~1_combout ),
	.datab(\Selector66~0_combout ),
	.datac(wb_mem_sel[2]),
	.datad(\Selector70~4_combout ),
	.cin(gnd),
	.combout(\Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~2 .lut_mask = 16'hFFEA;
defparam \Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N19
dffeas \wb_mem_sel[2] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector66~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_mem_sel[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_mem_sel[2] .is_wysiwyg = "true";
defparam \wb_mem_sel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N30
cycloneive_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (\clock_gen|b [9] & (!\temp_btn~q  & ((\state.00110~q ) # (\state.01010~q ))))

	.dataa(\state.00110~q ),
	.datab(\clock_gen|b [9]),
	.datac(\state.01010~q ),
	.datad(\temp_btn~q ),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'h00C8;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N24
cycloneive_lcell_comb \Selector67~1 (
// Equation(s):
// \Selector67~1_combout  = (\Selector67~0_combout ) # ((\Selector70~4_combout ) # ((\Selector66~0_combout  & wb_mem_sel[1])))

	.dataa(\Selector67~0_combout ),
	.datab(\Selector66~0_combout ),
	.datac(wb_mem_sel[1]),
	.datad(\Selector70~4_combout ),
	.cin(gnd),
	.combout(\Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~1 .lut_mask = 16'hFFEA;
defparam \Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N25
dffeas \wb_mem_sel[1] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector67~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_mem_sel[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_mem_sel[1] .is_wysiwyg = "true";
defparam \wb_mem_sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N30
cycloneive_lcell_comb \spi_master_if|Equal8~0 (
// Equation(s):
// \spi_master_if|Equal8~0_combout  = (!wb_mem_sel[0] & (!wb_mem_sel[2] & !wb_mem_sel[1]))

	.dataa(gnd),
	.datab(wb_mem_sel[0]),
	.datac(wb_mem_sel[2]),
	.datad(wb_mem_sel[1]),
	.cin(gnd),
	.combout(\spi_master_if|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Equal8~0 .lut_mask = 16'h0003;
defparam \spi_master_if|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N28
cycloneive_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\Selector70~5_combout ) # ((\Selector70~4_combout ) # ((\wb_mem_we~q  & \Selector66~0_combout )))

	.dataa(\Selector70~5_combout ),
	.datab(\Selector70~4_combout ),
	.datac(\wb_mem_we~q ),
	.datad(\Selector66~0_combout ),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'hFEEE;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N29
dffeas wb_mem_we(
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_mem_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam wb_mem_we.is_wysiwyg = "true";
defparam wb_mem_we.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N20
cycloneive_lcell_comb \spi_master_if|always9~0 (
// Equation(s):
// \spi_master_if|always9~0_combout  = (\spi_master_if|Equal8~0_combout ) # ((\wb_mem_we~q  & !\spi_master_if|configed~q ))

	.dataa(gnd),
	.datab(\spi_master_if|Equal8~0_combout ),
	.datac(\wb_mem_we~q ),
	.datad(\spi_master_if|configed~q ),
	.cin(gnd),
	.combout(\spi_master_if|always9~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|always9~0 .lut_mask = 16'hCCFC;
defparam \spi_master_if|always9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \spi_master_if|state.TRANSMIT_COMMAND~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\spi_master_if|state.TRANSMIT_COMMAND~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ));
// synopsys translate_off
defparam \spi_master_if|state.TRANSMIT_COMMAND~clkctrl .clock_type = "global clock";
defparam \spi_master_if|state.TRANSMIT_COMMAND~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N6
cycloneive_lcell_comb \spi_master_if|cmd_reg[1] (
// Equation(s):
// \spi_master_if|cmd_reg [1] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((\spi_master_if|always9~0_combout ))) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (\spi_master_if|cmd_reg [1]))

	.dataa(\spi_master_if|cmd_reg [1]),
	.datab(gnd),
	.datac(\spi_master_if|always9~0_combout ),
	.datad(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|cmd_reg [1]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|cmd_reg[1] .lut_mask = 16'hF0AA;
defparam \spi_master_if|cmd_reg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N4
cycloneive_lcell_comb \spi_master_if|cmd_reg[0] (
// Equation(s):
// \spi_master_if|cmd_reg [0] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (\wb_mem_we~q )) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((\spi_master_if|cmd_reg [0])))

	.dataa(\wb_mem_we~q ),
	.datab(gnd),
	.datac(\spi_master_if|cmd_reg [0]),
	.datad(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|cmd_reg [0]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|cmd_reg[0] .lut_mask = 16'hAAF0;
defparam \spi_master_if|cmd_reg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N4
cycloneive_lcell_comb \spi_master_if|state~27 (
// Equation(s):
// \spi_master_if|state~27_combout  = (\spi_master_if|cmd_reg [1] & (\spi_master_if|state.TRANSMIT_COMMAND~q  & \spi_master_if|cmd_reg [0]))

	.dataa(gnd),
	.datab(\spi_master_if|cmd_reg [1]),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|cmd_reg [0]),
	.cin(gnd),
	.combout(\spi_master_if|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~27 .lut_mask = 16'hC000;
defparam \spi_master_if|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N12
cycloneive_lcell_comb \spi_master_if|state~33 (
// Equation(s):
// \spi_master_if|state~33_combout  = (\spi_master_if|state.TRANSMIT_COMMAND~q  & !\spi_master_if|cmd_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|cmd_reg [1]),
	.cin(gnd),
	.combout(\spi_master_if|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~33 .lut_mask = 16'h00F0;
defparam \spi_master_if|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N26
cycloneive_lcell_comb \spi_master_if|state~34 (
// Equation(s):
// \spi_master_if|state~34_combout  = (\spi_master_if|serial_clk~1_combout  & (((\spi_master_if|state~33_combout )))) # (!\spi_master_if|serial_clk~1_combout  & (!\spi_master_if|state~19_combout  & (\spi_master_if|state.TRANSMIT_ADDRESS1~q )))

	.dataa(\spi_master_if|serial_clk~1_combout ),
	.datab(\spi_master_if|state~19_combout ),
	.datac(\spi_master_if|state.TRANSMIT_ADDRESS1~q ),
	.datad(\spi_master_if|state~33_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~34 .lut_mask = 16'hBA10;
defparam \spi_master_if|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N27
dffeas \spi_master_if|state.TRANSMIT_ADDRESS1 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~34_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.TRANSMIT_ADDRESS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.TRANSMIT_ADDRESS1 .is_wysiwyg = "true";
defparam \spi_master_if|state.TRANSMIT_ADDRESS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N14
cycloneive_lcell_comb \spi_master_if|state~32 (
// Equation(s):
// \spi_master_if|state~32_combout  = (!\spi_master_if|clk_cnt [0] & (\spi_master_if|Equal3~4_combout  & (\spi_master_if|state.TRANSMIT_ADDRESS1~q  & \spi_master_if|Equal2~0_combout )))

	.dataa(\spi_master_if|clk_cnt [0]),
	.datab(\spi_master_if|Equal3~4_combout ),
	.datac(\spi_master_if|state.TRANSMIT_ADDRESS1~q ),
	.datad(\spi_master_if|Equal2~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~32 .lut_mask = 16'h4000;
defparam \spi_master_if|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N15
dffeas \spi_master_if|state.TRANSMIT_ADDRESS2 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~32_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.TRANSMIT_ADDRESS2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.TRANSMIT_ADDRESS2 .is_wysiwyg = "true";
defparam \spi_master_if|state.TRANSMIT_ADDRESS2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N2
cycloneive_lcell_comb \spi_master_if|state~31 (
// Equation(s):
// \spi_master_if|state~31_combout  = (!\spi_master_if|clk_cnt [0] & (\spi_master_if|Equal3~4_combout  & (\spi_master_if|state.TRANSMIT_ADDRESS2~q  & \spi_master_if|Equal2~0_combout )))

	.dataa(\spi_master_if|clk_cnt [0]),
	.datab(\spi_master_if|Equal3~4_combout ),
	.datac(\spi_master_if|state.TRANSMIT_ADDRESS2~q ),
	.datad(\spi_master_if|Equal2~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~31 .lut_mask = 16'h4000;
defparam \spi_master_if|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N3
dffeas \spi_master_if|state.TRANSMIT_ADDRESS3 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~31_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.TRANSMIT_ADDRESS3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.TRANSMIT_ADDRESS3 .is_wysiwyg = "true";
defparam \spi_master_if|state.TRANSMIT_ADDRESS3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N16
cycloneive_lcell_comb \spi_master_if|sel_dec_last[0]~1 (
// Equation(s):
// \spi_master_if|sel_dec_last[0]~1_combout  = (wb_mem_sel[0]) # ((!wb_mem_sel[2] & wb_mem_sel[1]))

	.dataa(wb_mem_sel[2]),
	.datab(wb_mem_sel[1]),
	.datac(gnd),
	.datad(wb_mem_sel[0]),
	.cin(gnd),
	.combout(\spi_master_if|sel_dec_last[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|sel_dec_last[0]~1 .lut_mask = 16'hFF44;
defparam \spi_master_if|sel_dec_last[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N26
cycloneive_lcell_comb \spi_master_if|last_byte[0] (
// Equation(s):
// \spi_master_if|last_byte [0] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((!\spi_master_if|sel_dec_last[0]~1_combout ))) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (\spi_master_if|last_byte [0]))

	.dataa(\spi_master_if|last_byte [0]),
	.datab(\spi_master_if|sel_dec_last[0]~1_combout ),
	.datac(gnd),
	.datad(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|last_byte [0]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|last_byte[0] .lut_mask = 16'h33AA;
defparam \spi_master_if|last_byte[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \spi_master_if|serial_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\spi_master_if|serial_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\spi_master_if|serial_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \spi_master_if|serial_clk~clkctrl .clock_type = "global clock";
defparam \spi_master_if|serial_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N20
cycloneive_lcell_comb \spi_master_if|sel_dec_start[0]~0 (
// Equation(s):
// \spi_master_if|sel_dec_start[0]~0_combout  = (!wb_mem_sel[0] & wb_mem_sel[1])

	.dataa(wb_mem_sel[0]),
	.datab(wb_mem_sel[1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|sel_dec_start[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|sel_dec_start[0]~0 .lut_mask = 16'h4444;
defparam \spi_master_if|sel_dec_start[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N24
cycloneive_lcell_comb \spi_master_if|address_reg[0] (
// Equation(s):
// \spi_master_if|address_reg [0] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((\spi_master_if|sel_dec_start[0]~0_combout ))) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (\spi_master_if|address_reg [0]))

	.dataa(gnd),
	.datab(\spi_master_if|address_reg [0]),
	.datac(\spi_master_if|sel_dec_start[0]~0_combout ),
	.datad(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|address_reg [0]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|address_reg[0] .lut_mask = 16'hF0CC;
defparam \spi_master_if|address_reg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N26
cycloneive_lcell_comb \spi_master_if|byte_offset[0]~4 (
// Equation(s):
// \spi_master_if|byte_offset[0]~4_combout  = (\spi_master_if|state.TRANSMIT_COMMAND~q  & ((\spi_master_if|address_reg [0]))) # (!\spi_master_if|state.TRANSMIT_COMMAND~q  & (!\spi_master_if|byte_offset [0]))

	.dataa(\spi_master_if|byte_offset [0]),
	.datab(gnd),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|address_reg [0]),
	.cin(gnd),
	.combout(\spi_master_if|byte_offset[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|byte_offset[0]~4 .lut_mask = 16'hF505;
defparam \spi_master_if|byte_offset[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N2
cycloneive_lcell_comb \spi_master_if|state~22 (
// Equation(s):
// \spi_master_if|state~22_combout  = (!\spi_master_if|cmd_reg [0] & ((\spi_master_if|state.TRANSMIT_ADDRESS3~q ) # ((\spi_master_if|cmd_reg [1] & \spi_master_if|state.TRANSMIT_COMMAND~q ))))

	.dataa(\spi_master_if|state.TRANSMIT_ADDRESS3~q ),
	.datab(\spi_master_if|cmd_reg [1]),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|cmd_reg [0]),
	.cin(gnd),
	.combout(\spi_master_if|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~22 .lut_mask = 16'h00EA;
defparam \spi_master_if|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N16
cycloneive_lcell_comb \spi_master_if|state~23 (
// Equation(s):
// \spi_master_if|state~23_combout  = (\spi_master_if|state~22_combout ) # ((!\spi_master_if|state~18_combout  & \spi_master_if|state.READ_DATA~q ))

	.dataa(\spi_master_if|state~18_combout ),
	.datab(\spi_master_if|state.READ_DATA~q ),
	.datac(gnd),
	.datad(\spi_master_if|state~22_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~23 .lut_mask = 16'hFF44;
defparam \spi_master_if|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N0
cycloneive_lcell_comb \spi_master_if|state~24 (
// Equation(s):
// \spi_master_if|state~24_combout  = (\spi_master_if|state~19_combout  & (\spi_master_if|serial_clk~1_combout  & ((\spi_master_if|state~23_combout )))) # (!\spi_master_if|state~19_combout  & ((\spi_master_if|state.READ_DATA~q ) # 
// ((\spi_master_if|serial_clk~1_combout  & \spi_master_if|state~23_combout ))))

	.dataa(\spi_master_if|state~19_combout ),
	.datab(\spi_master_if|serial_clk~1_combout ),
	.datac(\spi_master_if|state.READ_DATA~q ),
	.datad(\spi_master_if|state~23_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~24 .lut_mask = 16'hDC50;
defparam \spi_master_if|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y27_N1
dffeas \spi_master_if|state.READ_DATA (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~24_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.READ_DATA .is_wysiwyg = "true";
defparam \spi_master_if|state.READ_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N24
cycloneive_lcell_comb \spi_master_if|byte_offset[0]~5 (
// Equation(s):
// \spi_master_if|byte_offset[0]~5_combout  = (\spi_master_if|state.TRANSMIT_COMMAND~q ) # ((\spi_master_if|state.TRANSMIT_DATA~q ) # (\spi_master_if|state.READ_DATA~q ))

	.dataa(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datab(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datac(\spi_master_if|state.READ_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|byte_offset[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|byte_offset[0]~5 .lut_mask = 16'hFEFE;
defparam \spi_master_if|byte_offset[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N8
cycloneive_lcell_comb \spi_master_if|byte_offset[0]~6 (
// Equation(s):
// \spi_master_if|byte_offset[0]~6_combout  = (\spi_master_if|Equal2~0_combout  & ((\spi_master_if|byte_offset[0]~5_combout  & (\spi_master_if|byte_offset[0]~4_combout )) # (!\spi_master_if|byte_offset[0]~5_combout  & ((\spi_master_if|byte_offset [0]))))) # 
// (!\spi_master_if|Equal2~0_combout  & (((\spi_master_if|byte_offset [0]))))

	.dataa(\spi_master_if|byte_offset[0]~4_combout ),
	.datab(\spi_master_if|Equal2~0_combout ),
	.datac(\spi_master_if|byte_offset [0]),
	.datad(\spi_master_if|byte_offset[0]~5_combout ),
	.cin(gnd),
	.combout(\spi_master_if|byte_offset[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|byte_offset[0]~6 .lut_mask = 16'hB8F0;
defparam \spi_master_if|byte_offset[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y30_N9
dffeas \spi_master_if|byte_offset[0] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|byte_offset[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|byte_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|byte_offset[0] .is_wysiwyg = "true";
defparam \spi_master_if|byte_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N22
cycloneive_lcell_comb \spi_master_if|sel_dec_last[1]~0 (
// Equation(s):
// \spi_master_if|sel_dec_last[1]~0_combout  = (!wb_mem_sel[0] & ((wb_mem_sel[2]) # (wb_mem_sel[1])))

	.dataa(wb_mem_sel[2]),
	.datab(wb_mem_sel[0]),
	.datac(wb_mem_sel[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|sel_dec_last[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|sel_dec_last[1]~0 .lut_mask = 16'h3232;
defparam \spi_master_if|sel_dec_last[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N28
cycloneive_lcell_comb \spi_master_if|last_byte[1] (
// Equation(s):
// \spi_master_if|last_byte [1] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (\spi_master_if|sel_dec_last[1]~0_combout )) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((\spi_master_if|last_byte [1])))

	.dataa(\spi_master_if|sel_dec_last[1]~0_combout ),
	.datab(\spi_master_if|last_byte [1]),
	.datac(gnd),
	.datad(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|last_byte [1]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|last_byte[1] .lut_mask = 16'hAACC;
defparam \spi_master_if|last_byte[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N20
cycloneive_lcell_comb \spi_master_if|Add2~0 (
// Equation(s):
// \spi_master_if|Add2~0_combout  = \spi_master_if|byte_offset [0] $ (\spi_master_if|byte_offset [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|byte_offset [0]),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Add2~0 .lut_mask = 16'h0FF0;
defparam \spi_master_if|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N28
cycloneive_lcell_comb \spi_master_if|byte_offset[1]~feeder (
// Equation(s):
// \spi_master_if|byte_offset[1]~feeder_combout  = \spi_master_if|Add2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|Add2~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|byte_offset[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|byte_offset[1]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|byte_offset[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N10
cycloneive_lcell_comb \spi_master_if|sel_dec_start[1]~1 (
// Equation(s):
// \spi_master_if|sel_dec_start[1]~1_combout  = ((wb_mem_sel[1]) # (wb_mem_sel[0])) # (!wb_mem_sel[2])

	.dataa(wb_mem_sel[2]),
	.datab(wb_mem_sel[1]),
	.datac(gnd),
	.datad(wb_mem_sel[0]),
	.cin(gnd),
	.combout(\spi_master_if|sel_dec_start[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|sel_dec_start[1]~1 .lut_mask = 16'hFFDD;
defparam \spi_master_if|sel_dec_start[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N4
cycloneive_lcell_comb \spi_master_if|address_reg[1] (
// Equation(s):
// \spi_master_if|address_reg [1] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (!\spi_master_if|sel_dec_start[1]~1_combout )) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((\spi_master_if|address_reg [1])))

	.dataa(gnd),
	.datab(\spi_master_if|sel_dec_start[1]~1_combout ),
	.datac(\spi_master_if|address_reg [1]),
	.datad(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|address_reg [1]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|address_reg[1] .lut_mask = 16'h33F0;
defparam \spi_master_if|address_reg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N0
cycloneive_lcell_comb \spi_master_if|byte_offset[0]~7 (
// Equation(s):
// \spi_master_if|byte_offset[0]~7_combout  = (\spi_master_if|byte_offset[0]~5_combout  & (!\spi_master_if|bit_cnt [1] & (!\spi_master_if|bit_cnt [0] & !\spi_master_if|bit_cnt [2])))

	.dataa(\spi_master_if|byte_offset[0]~5_combout ),
	.datab(\spi_master_if|bit_cnt [1]),
	.datac(\spi_master_if|bit_cnt [0]),
	.datad(\spi_master_if|bit_cnt [2]),
	.cin(gnd),
	.combout(\spi_master_if|byte_offset[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|byte_offset[0]~7 .lut_mask = 16'h0002;
defparam \spi_master_if|byte_offset[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y30_N29
dffeas \spi_master_if|byte_offset[1] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|byte_offset[1]~feeder_combout ),
	.asdata(\spi_master_if|address_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.ena(\spi_master_if|byte_offset[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|byte_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|byte_offset[1] .is_wysiwyg = "true";
defparam \spi_master_if|byte_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N12
cycloneive_lcell_comb \spi_master_if|state~18 (
// Equation(s):
// \spi_master_if|state~18_combout  = (\spi_master_if|last_byte [0] & (\spi_master_if|byte_offset [0] & (\spi_master_if|last_byte [1] $ (!\spi_master_if|byte_offset [1])))) # (!\spi_master_if|last_byte [0] & (!\spi_master_if|byte_offset [0] & 
// (\spi_master_if|last_byte [1] $ (!\spi_master_if|byte_offset [1]))))

	.dataa(\spi_master_if|last_byte [0]),
	.datab(\spi_master_if|byte_offset [0]),
	.datac(\spi_master_if|last_byte [1]),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~18 .lut_mask = 16'h9009;
defparam \spi_master_if|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N28
cycloneive_lcell_comb \spi_master_if|state~20 (
// Equation(s):
// \spi_master_if|state~20_combout  = (\spi_master_if|state.TRANSMIT_ADDRESS3~q  & ((\spi_master_if|cmd_reg [0]) # ((\spi_master_if|state.TRANSMIT_DATA~q  & !\spi_master_if|state~18_combout )))) # (!\spi_master_if|state.TRANSMIT_ADDRESS3~q  & 
// (\spi_master_if|state.TRANSMIT_DATA~q  & ((!\spi_master_if|state~18_combout ))))

	.dataa(\spi_master_if|state.TRANSMIT_ADDRESS3~q ),
	.datab(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datac(\spi_master_if|cmd_reg [0]),
	.datad(\spi_master_if|state~18_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~20 .lut_mask = 16'hA0EC;
defparam \spi_master_if|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N8
cycloneive_lcell_comb \spi_master_if|state~21 (
// Equation(s):
// \spi_master_if|state~21_combout  = (\spi_master_if|state~19_combout  & (\spi_master_if|serial_clk~1_combout  & ((\spi_master_if|state~20_combout )))) # (!\spi_master_if|state~19_combout  & ((\spi_master_if|state.TRANSMIT_DATA~q ) # 
// ((\spi_master_if|serial_clk~1_combout  & \spi_master_if|state~20_combout ))))

	.dataa(\spi_master_if|state~19_combout ),
	.datab(\spi_master_if|serial_clk~1_combout ),
	.datac(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datad(\spi_master_if|state~20_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~21 .lut_mask = 16'hDC50;
defparam \spi_master_if|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y27_N9
dffeas \spi_master_if|state.TRANSMIT_DATA (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~21_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.TRANSMIT_DATA .is_wysiwyg = "true";
defparam \spi_master_if|state.TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N22
cycloneive_lcell_comb \spi_master_if|serial_clk~2 (
// Equation(s):
// \spi_master_if|serial_clk~2_combout  = (\spi_master_if|state~18_combout  & ((\spi_master_if|state.TRANSMIT_DATA~q ) # (\spi_master_if|state.READ_DATA~q )))

	.dataa(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datab(\spi_master_if|state.READ_DATA~q ),
	.datac(gnd),
	.datad(\spi_master_if|state~18_combout ),
	.cin(gnd),
	.combout(\spi_master_if|serial_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|serial_clk~2 .lut_mask = 16'hEE00;
defparam \spi_master_if|serial_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N8
cycloneive_lcell_comb \spi_master_if|state~29 (
// Equation(s):
// \spi_master_if|state~29_combout  = (\spi_master_if|serial_clk~1_combout  & ((\spi_master_if|serial_clk~2_combout ) # ((\spi_master_if|configed~q  & \spi_master_if|state~27_combout ))))

	.dataa(\spi_master_if|configed~q ),
	.datab(\spi_master_if|serial_clk~1_combout ),
	.datac(\spi_master_if|state~27_combout ),
	.datad(\spi_master_if|serial_clk~2_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~29 .lut_mask = 16'hCC80;
defparam \spi_master_if|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y27_N9
dffeas \spi_master_if|state.FINISH (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~29_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.FINISH .is_wysiwyg = "true";
defparam \spi_master_if|state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N24
cycloneive_lcell_comb \spi_master_if|configed~0 (
// Equation(s):
// \spi_master_if|configed~0_combout  = (\spi_master_if|configed~q ) # ((\spi_master_if|state.FINISH~q  & (\spi_master_if|cmd_reg [0] & \spi_master_if|cmd_reg [1])))

	.dataa(\spi_master_if|state.FINISH~q ),
	.datab(\spi_master_if|configed~q ),
	.datac(\spi_master_if|cmd_reg [0]),
	.datad(\spi_master_if|cmd_reg [1]),
	.cin(gnd),
	.combout(\spi_master_if|configed~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|configed~0 .lut_mask = 16'hECCC;
defparam \spi_master_if|configed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N28
cycloneive_lcell_comb \spi_master_if|configed~1 (
// Equation(s):
// \spi_master_if|configed~1_combout  = (\spi_master_if|state.TEMP_STATE~q ) # (\spi_master_if|configed~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|state.TEMP_STATE~q ),
	.datad(\spi_master_if|configed~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|configed~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|configed~1 .lut_mask = 16'hFFF0;
defparam \spi_master_if|configed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N29
dffeas \spi_master_if|configed (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|configed~1_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|configed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|configed .is_wysiwyg = "true";
defparam \spi_master_if|configed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N0
cycloneive_lcell_comb \spi_master_if|state~28 (
// Equation(s):
// \spi_master_if|state~28_combout  = (!\spi_master_if|configed~q  & (\spi_master_if|state~27_combout  & \spi_master_if|serial_clk~1_combout ))

	.dataa(\spi_master_if|configed~q ),
	.datab(gnd),
	.datac(\spi_master_if|state~27_combout ),
	.datad(\spi_master_if|serial_clk~1_combout ),
	.cin(gnd),
	.combout(\spi_master_if|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|state~28 .lut_mask = 16'h5000;
defparam \spi_master_if|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y27_N1
dffeas \spi_master_if|state.TEMP_STATE (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|state~28_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|state.TEMP_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|state.TEMP_STATE .is_wysiwyg = "true";
defparam \spi_master_if|state.TEMP_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N30
cycloneive_lcell_comb \spi_master_if|always4~0 (
// Equation(s):
// \spi_master_if|always4~0_combout  = (!\spi_master_if|state.TEMP_STATE~q  & !\spi_master_if|state.FINISH~q )

	.dataa(gnd),
	.datab(\spi_master_if|state.TEMP_STATE~q ),
	.datac(gnd),
	.datad(\spi_master_if|state.FINISH~q ),
	.cin(gnd),
	.combout(\spi_master_if|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|always4~0 .lut_mask = 16'h0033;
defparam \spi_master_if|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N4
cycloneive_lcell_comb \spi_master_if|int_ack (
// Equation(s):
// \spi_master_if|int_ack~combout  = (GLOBAL(\spi_master_if|WideNor2~clkctrl_outclk ) & ((!\spi_master_if|always4~0_combout ))) # (!GLOBAL(\spi_master_if|WideNor2~clkctrl_outclk ) & (\spi_master_if|int_ack~combout ))

	.dataa(\spi_master_if|int_ack~combout ),
	.datab(\spi_master_if|always4~0_combout ),
	.datac(gnd),
	.datad(\spi_master_if|WideNor2~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|int_ack~combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|int_ack .lut_mask = 16'h33AA;
defparam \spi_master_if|int_ack .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N30
cycloneive_lcell_comb \spi_master_if|serial_clk~0 (
// Equation(s):
// \spi_master_if|serial_clk~0_combout  = (\spi_master_if|spi_ss~combout  & ((\spi_master_if|int_ack~combout ) # ((!\wb_mem_stb~q )))) # (!\spi_master_if|spi_ss~combout  & (((\spi_master_if|serial_clk~q ))))

	.dataa(\spi_master_if|int_ack~combout ),
	.datab(\spi_master_if|spi_ss~combout ),
	.datac(\wb_mem_stb~q ),
	.datad(\spi_master_if|serial_clk~q ),
	.cin(gnd),
	.combout(\spi_master_if|serial_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|serial_clk~0 .lut_mask = 16'hBF8C;
defparam \spi_master_if|serial_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N22
cycloneive_lcell_comb \spi_master_if|serial_clk~3 (
// Equation(s):
// \spi_master_if|serial_clk~3_combout  = (!\spi_master_if|serial_clk~0_combout  & (((\spi_master_if|spi_ss~combout ) # (!\spi_master_if|serial_clk~2_combout )) # (!\spi_master_if|serial_clk~1_combout )))

	.dataa(\spi_master_if|serial_clk~0_combout ),
	.datab(\spi_master_if|serial_clk~1_combout ),
	.datac(\spi_master_if|spi_ss~combout ),
	.datad(\spi_master_if|serial_clk~2_combout ),
	.cin(gnd),
	.combout(\spi_master_if|serial_clk~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|serial_clk~3 .lut_mask = 16'h5155;
defparam \spi_master_if|serial_clk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y27_N23
dffeas \spi_master_if|serial_clk (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|serial_clk~3_combout ),
	.asdata(vcc),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|serial_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|serial_clk .is_wysiwyg = "true";
defparam \spi_master_if|serial_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N16
cycloneive_lcell_comb \spi_master_if|Equal5~0 (
// Equation(s):
// \spi_master_if|Equal5~0_combout  = (!\spi_master_if|bit_cnt [2] & (\spi_master_if|bit_cnt [0] & !\spi_master_if|bit_cnt [1]))

	.dataa(gnd),
	.datab(\spi_master_if|bit_cnt [2]),
	.datac(\spi_master_if|bit_cnt [0]),
	.datad(\spi_master_if|bit_cnt [1]),
	.cin(gnd),
	.combout(\spi_master_if|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Equal5~0 .lut_mask = 16'h0030;
defparam \spi_master_if|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N2
cycloneive_lcell_comb \spi_master_if|WideNor0~0 (
// Equation(s):
// \spi_master_if|WideNor0~0_combout  = ((\spi_master_if|state.FINISH~q ) # ((\spi_master_if|state.READ_DATA~q ) # (\spi_master_if|state.TEMP_STATE~q ))) # (!\spi_master_if|state.IDLE~q )

	.dataa(\spi_master_if|state.IDLE~q ),
	.datab(\spi_master_if|state.FINISH~q ),
	.datac(\spi_master_if|state.READ_DATA~q ),
	.datad(\spi_master_if|state.TEMP_STATE~q ),
	.cin(gnd),
	.combout(\spi_master_if|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|WideNor0~0 .lut_mask = 16'hFFFD;
defparam \spi_master_if|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N0
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (!\posedge_btn~combout  & ((\state.01010~q ) # ((\state.00110~q ) # (!\state.00100~q ))))

	.dataa(\state.01010~q ),
	.datab(\state.00100~q ),
	.datac(\state.00110~q ),
	.datad(\posedge_btn~combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h00FB;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N22
cycloneive_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (\Selector29~0_combout ) # ((\Selector70~4_combout ) # ((wb_mem_adr[5] & \Selector66~0_combout )))

	.dataa(\Selector29~0_combout ),
	.datab(\Selector70~4_combout ),
	.datac(wb_mem_adr[5]),
	.datad(\Selector66~0_combout ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'hFEEE;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N23
dffeas \wb_mem_adr[5] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_mem_adr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_mem_adr[5] .is_wysiwyg = "true";
defparam \wb_mem_adr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N2
cycloneive_lcell_comb \spi_master_if|address_reg[7] (
// Equation(s):
// \spi_master_if|address_reg [7] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((wb_mem_adr[5]))) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (\spi_master_if|address_reg [7]))

	.dataa(gnd),
	.datab(\spi_master_if|address_reg [7]),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.datad(wb_mem_adr[5]),
	.cin(gnd),
	.combout(\spi_master_if|address_reg [7]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|address_reg[7] .lut_mask = 16'hFC0C;
defparam \spi_master_if|address_reg[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N12
cycloneive_lcell_comb \spi_master_if|spi_out_reg~2 (
// Equation(s):
// \spi_master_if|spi_out_reg~2_combout  = (\spi_master_if|state.TRANSMIT_ADDRESS3~q  & \spi_master_if|address_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|state.TRANSMIT_ADDRESS3~q ),
	.datad(\spi_master_if|address_reg [7]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~2 .lut_mask = 16'hF000;
defparam \spi_master_if|spi_out_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N30
cycloneive_lcell_comb \spi_master_if|spi_out_reg~8 (
// Equation(s):
// \spi_master_if|spi_out_reg~8_combout  = (\spi_master_if|Equal5~0_combout  & ((\spi_master_if|spi_out_reg~2_combout ) # ((\spi_master_if|spi_out_reg [5] & \spi_master_if|WideNor0~0_combout ))))

	.dataa(\spi_master_if|spi_out_reg [5]),
	.datab(\spi_master_if|WideNor0~0_combout ),
	.datac(\spi_master_if|Equal5~0_combout ),
	.datad(\spi_master_if|spi_out_reg~2_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~8 .lut_mask = 16'hF080;
defparam \spi_master_if|spi_out_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N10
cycloneive_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (\Selector70~5_combout ) # ((\Selector70~4_combout ) # ((wb_mem_dat[10] & \Selector66~0_combout )))

	.dataa(\Selector70~5_combout ),
	.datab(\Selector70~4_combout ),
	.datac(wb_mem_dat[10]),
	.datad(\Selector66~0_combout ),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'hFEEE;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N11
dffeas \wb_mem_dat[10] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_mem_dat[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_mem_dat[10] .is_wysiwyg = "true";
defparam \wb_mem_dat[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N30
cycloneive_lcell_comb \spi_master_if|wr_data_reg[6] (
// Equation(s):
// \spi_master_if|wr_data_reg [6] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((wb_mem_dat[10]))) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (\spi_master_if|wr_data_reg [6]))

	.dataa(\spi_master_if|wr_data_reg [6]),
	.datab(gnd),
	.datac(wb_mem_dat[10]),
	.datad(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|wr_data_reg [6]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|wr_data_reg[6] .lut_mask = 16'hF0AA;
defparam \spi_master_if|wr_data_reg[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N6
cycloneive_lcell_comb \spi_master_if|spi_out_reg~25 (
// Equation(s):
// \spi_master_if|spi_out_reg~25_combout  = (\spi_master_if|address_reg [0] & ((\spi_master_if|state.TRANSMIT_ADDRESS3~q ) # ((!\wb_mem_we~q  & \spi_master_if|state.TRANSMIT_COMMAND~q )))) # (!\spi_master_if|address_reg [0] & (!\wb_mem_we~q  & 
// (\spi_master_if|state.TRANSMIT_COMMAND~q )))

	.dataa(\spi_master_if|address_reg [0]),
	.datab(\wb_mem_we~q ),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|state.TRANSMIT_ADDRESS3~q ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~25 .lut_mask = 16'hBA30;
defparam \spi_master_if|spi_out_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N20
cycloneive_lcell_comb \spi_master_if|spi_out_reg~26 (
// Equation(s):
// \spi_master_if|spi_out_reg~26_combout  = (\spi_master_if|Equal5~0_combout  & ((\spi_master_if|spi_out_reg~25_combout ) # ((\spi_master_if|WideNor0~0_combout  & \spi_master_if|spi_out_reg [0]))))

	.dataa(\spi_master_if|WideNor0~0_combout ),
	.datab(\spi_master_if|Equal5~0_combout ),
	.datac(\spi_master_if|spi_out_reg [0]),
	.datad(\spi_master_if|spi_out_reg~25_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~26 .lut_mask = 16'hCC80;
defparam \spi_master_if|spi_out_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N3
dffeas \spi_master_if|serial_clk_delay (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|serial_clk~q ),
	.clrn(!\clock_gen|r [9]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|serial_clk_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|serial_clk_delay .is_wysiwyg = "true";
defparam \spi_master_if|serial_clk_delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N2
cycloneive_lcell_comb \spi_master_if|serial_clk_negedge (
// Equation(s):
// \spi_master_if|serial_clk_negedge~combout  = (\spi_master_if|serial_clk~q  & !\spi_master_if|serial_clk_delay~q )

	.dataa(\spi_master_if|serial_clk~q ),
	.datab(gnd),
	.datac(\spi_master_if|serial_clk_delay~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|serial_clk_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|serial_clk_negedge .lut_mask = 16'h0A0A;
defparam \spi_master_if|serial_clk_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N21
dffeas \spi_master_if|spi_out_reg[0] (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|spi_out_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|serial_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_out_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_out_reg[0] .is_wysiwyg = "true";
defparam \spi_master_if|spi_out_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N8
cycloneive_lcell_comb \spi_master_if|spi_out_reg~22 (
// Equation(s):
// \spi_master_if|spi_out_reg~22_combout  = (\spi_master_if|state.TRANSMIT_ADDRESS2~q  & ((\spi_master_if|address_reg [7]) # ((\spi_master_if|address_reg [1] & \spi_master_if|state.TRANSMIT_ADDRESS3~q )))) # (!\spi_master_if|state.TRANSMIT_ADDRESS2~q  & 
// (\spi_master_if|address_reg [1] & ((\spi_master_if|state.TRANSMIT_ADDRESS3~q ))))

	.dataa(\spi_master_if|state.TRANSMIT_ADDRESS2~q ),
	.datab(\spi_master_if|address_reg [1]),
	.datac(\spi_master_if|address_reg [7]),
	.datad(\spi_master_if|state.TRANSMIT_ADDRESS3~q ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~22 .lut_mask = 16'hECA0;
defparam \spi_master_if|spi_out_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N18
cycloneive_lcell_comb \spi_master_if|spi_out_reg~21 (
// Equation(s):
// \spi_master_if|spi_out_reg~21_combout  = (\spi_master_if|state.TRANSMIT_DATA~q  & (\spi_master_if|wr_data_reg [6] & \spi_master_if|byte_offset [0]))

	.dataa(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datab(gnd),
	.datac(\spi_master_if|wr_data_reg [6]),
	.datad(\spi_master_if|byte_offset [0]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~21 .lut_mask = 16'hA000;
defparam \spi_master_if|spi_out_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N26
cycloneive_lcell_comb \spi_master_if|spi_out_reg~23 (
// Equation(s):
// \spi_master_if|spi_out_reg~23_combout  = (\spi_master_if|spi_out_reg~22_combout ) # ((\spi_master_if|spi_out_reg~21_combout ) # ((\spi_master_if|WideNor0~0_combout  & \spi_master_if|spi_out_reg [1])))

	.dataa(\spi_master_if|WideNor0~0_combout ),
	.datab(\spi_master_if|spi_out_reg [1]),
	.datac(\spi_master_if|spi_out_reg~22_combout ),
	.datad(\spi_master_if|spi_out_reg~21_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~23 .lut_mask = 16'hFFF8;
defparam \spi_master_if|spi_out_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N24
cycloneive_lcell_comb \spi_master_if|spi_out_reg~20 (
// Equation(s):
// \spi_master_if|spi_out_reg~20_combout  = (\spi_master_if|Equal5~0_combout  & (\spi_master_if|state.TRANSMIT_COMMAND~q  & ((\wb_mem_we~q ) # (!\spi_master_if|Equal8~0_combout ))))

	.dataa(\spi_master_if|Equal5~0_combout ),
	.datab(\wb_mem_we~q ),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|Equal8~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~20 .lut_mask = 16'h80A0;
defparam \spi_master_if|spi_out_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N14
cycloneive_lcell_comb \spi_master_if|spi_out_reg~24 (
// Equation(s):
// \spi_master_if|spi_out_reg~24_combout  = (\spi_master_if|spi_out_reg~20_combout ) # ((\spi_master_if|Equal5~0_combout  & ((\spi_master_if|spi_out_reg~23_combout ))) # (!\spi_master_if|Equal5~0_combout  & (\spi_master_if|spi_out_reg [0])))

	.dataa(\spi_master_if|Equal5~0_combout ),
	.datab(\spi_master_if|spi_out_reg [0]),
	.datac(\spi_master_if|spi_out_reg~23_combout ),
	.datad(\spi_master_if|spi_out_reg~20_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~24 .lut_mask = 16'hFFE4;
defparam \spi_master_if|spi_out_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N15
dffeas \spi_master_if|spi_out_reg[1] (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|spi_out_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|serial_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_out_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_out_reg[1] .is_wysiwyg = "true";
defparam \spi_master_if|spi_out_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N22
cycloneive_lcell_comb \spi_master_if|spi_out_reg~16 (
// Equation(s):
// \spi_master_if|spi_out_reg~16_combout  = (\spi_master_if|always9~0_combout  & (!\spi_master_if|bit_cnt [2] & (\spi_master_if|bit_cnt [0] & !\spi_master_if|bit_cnt [1])))

	.dataa(\spi_master_if|always9~0_combout ),
	.datab(\spi_master_if|bit_cnt [2]),
	.datac(\spi_master_if|bit_cnt [0]),
	.datad(\spi_master_if|bit_cnt [1]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~16 .lut_mask = 16'h0020;
defparam \spi_master_if|spi_out_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N18
cycloneive_lcell_comb \spi_master_if|spi_out_reg~17 (
// Equation(s):
// \spi_master_if|spi_out_reg~17_combout  = (\spi_master_if|Equal5~0_combout  & (((\spi_master_if|state.TRANSMIT_COMMAND~q  & \spi_master_if|spi_out_reg~16_combout )))) # (!\spi_master_if|Equal5~0_combout  & ((\spi_master_if|spi_out_reg [1]) # 
// ((\spi_master_if|state.TRANSMIT_COMMAND~q  & \spi_master_if|spi_out_reg~16_combout ))))

	.dataa(\spi_master_if|Equal5~0_combout ),
	.datab(\spi_master_if|spi_out_reg [1]),
	.datac(\spi_master_if|state.TRANSMIT_COMMAND~q ),
	.datad(\spi_master_if|spi_out_reg~16_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~17 .lut_mask = 16'hF444;
defparam \spi_master_if|spi_out_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N24
cycloneive_lcell_comb \spi_master_if|spi_out_reg~18 (
// Equation(s):
// \spi_master_if|spi_out_reg~18_combout  = (\spi_master_if|spi_out_reg~17_combout ) # ((\spi_master_if|Equal5~0_combout  & (\spi_master_if|WideNor0~0_combout  & \spi_master_if|spi_out_reg [2])))

	.dataa(\spi_master_if|Equal5~0_combout ),
	.datab(\spi_master_if|WideNor0~0_combout ),
	.datac(\spi_master_if|spi_out_reg [2]),
	.datad(\spi_master_if|spi_out_reg~17_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~18 .lut_mask = 16'hFF80;
defparam \spi_master_if|spi_out_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N16
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\Selector70~5_combout ) # ((wb_mem_dat[18] & \Selector66~0_combout ))

	.dataa(\Selector70~5_combout ),
	.datab(gnd),
	.datac(wb_mem_dat[18]),
	.datad(\Selector66~0_combout ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hFAAA;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N17
dffeas \wb_mem_dat[18] (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|r [9]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_mem_dat[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_mem_dat[18] .is_wysiwyg = "true";
defparam \wb_mem_dat[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N30
cycloneive_lcell_comb \spi_master_if|wr_data_reg[21] (
// Equation(s):
// \spi_master_if|wr_data_reg [21] = (GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & ((wb_mem_dat[18]))) # (!GLOBAL(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ) & (\spi_master_if|wr_data_reg [21]))

	.dataa(\spi_master_if|wr_data_reg [21]),
	.datab(gnd),
	.datac(wb_mem_dat[18]),
	.datad(\spi_master_if|state.TRANSMIT_COMMAND~clkctrl_outclk ),
	.cin(gnd),
	.combout(\spi_master_if|wr_data_reg [21]),
	.cout());
// synopsys translate_off
defparam \spi_master_if|wr_data_reg[21] .lut_mask = 16'hF0AA;
defparam \spi_master_if|wr_data_reg[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N14
cycloneive_lcell_comb \spi_master_if|spi_out_reg~27 (
// Equation(s):
// \spi_master_if|spi_out_reg~27_combout  = (\spi_master_if|state.TRANSMIT_DATA~q  & ((\spi_master_if|byte_offset [1] & (\spi_master_if|wr_data_reg [21])) # (!\spi_master_if|byte_offset [1] & ((\spi_master_if|wr_data_reg [6])))))

	.dataa(\spi_master_if|wr_data_reg [21]),
	.datab(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datac(\spi_master_if|wr_data_reg [6]),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~27 .lut_mask = 16'h88C0;
defparam \spi_master_if|spi_out_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y27_N14
cycloneive_lcell_comb \spi_master_if|spi_out_reg~19 (
// Equation(s):
// \spi_master_if|spi_out_reg~19_combout  = (\spi_master_if|spi_out_reg~18_combout ) # ((\spi_master_if|Equal5~0_combout  & (\spi_master_if|Add2~0_combout  & \spi_master_if|spi_out_reg~27_combout )))

	.dataa(\spi_master_if|Equal5~0_combout ),
	.datab(\spi_master_if|spi_out_reg~18_combout ),
	.datac(\spi_master_if|Add2~0_combout ),
	.datad(\spi_master_if|spi_out_reg~27_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~19 .lut_mask = 16'hECCC;
defparam \spi_master_if|spi_out_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y27_N15
dffeas \spi_master_if|spi_out_reg[2] (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|spi_out_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|serial_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_out_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_out_reg[2] .is_wysiwyg = "true";
defparam \spi_master_if|spi_out_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N0
cycloneive_lcell_comb \spi_master_if|spi_out_reg~14 (
// Equation(s):
// \spi_master_if|spi_out_reg~14_combout  = (\spi_master_if|Equal5~0_combout  & (\spi_master_if|spi_out_reg [3] & (\spi_master_if|WideNor0~0_combout ))) # (!\spi_master_if|Equal5~0_combout  & (((\spi_master_if|spi_out_reg [2]))))

	.dataa(\spi_master_if|Equal5~0_combout ),
	.datab(\spi_master_if|spi_out_reg [3]),
	.datac(\spi_master_if|WideNor0~0_combout ),
	.datad(\spi_master_if|spi_out_reg [2]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~14 .lut_mask = 16'hD580;
defparam \spi_master_if|spi_out_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N4
cycloneive_lcell_comb \spi_master_if|spi_out_reg~10 (
// Equation(s):
// \spi_master_if|spi_out_reg~10_combout  = (\spi_master_if|state.TRANSMIT_DATA~q  & (\spi_master_if|Equal5~0_combout  & !\spi_master_if|byte_offset [0]))

	.dataa(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datab(\spi_master_if|Equal5~0_combout ),
	.datac(\spi_master_if|byte_offset [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~10 .lut_mask = 16'h0808;
defparam \spi_master_if|spi_out_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N22
cycloneive_lcell_comb \spi_master_if|spi_out_reg~15 (
// Equation(s):
// \spi_master_if|spi_out_reg~15_combout  = (\spi_master_if|spi_out_reg~14_combout ) # ((\spi_master_if|wr_data_reg [6] & (\spi_master_if|spi_out_reg~10_combout  & !\spi_master_if|byte_offset [1])))

	.dataa(\spi_master_if|wr_data_reg [6]),
	.datab(\spi_master_if|spi_out_reg~14_combout ),
	.datac(\spi_master_if|spi_out_reg~10_combout ),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~15 .lut_mask = 16'hCCEC;
defparam \spi_master_if|spi_out_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N23
dffeas \spi_master_if|spi_out_reg[3] (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|spi_out_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|serial_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_out_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_out_reg[3] .is_wysiwyg = "true";
defparam \spi_master_if|spi_out_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N8
cycloneive_lcell_comb \spi_master_if|spi_out_reg~12 (
// Equation(s):
// \spi_master_if|spi_out_reg~12_combout  = (\spi_master_if|Equal5~0_combout  & (((\spi_master_if|WideNor0~0_combout  & \spi_master_if|spi_out_reg [4])))) # (!\spi_master_if|Equal5~0_combout  & (\spi_master_if|spi_out_reg [3]))

	.dataa(\spi_master_if|spi_out_reg [3]),
	.datab(\spi_master_if|Equal5~0_combout ),
	.datac(\spi_master_if|WideNor0~0_combout ),
	.datad(\spi_master_if|spi_out_reg [4]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~12 .lut_mask = 16'hE222;
defparam \spi_master_if|spi_out_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N2
cycloneive_lcell_comb \spi_master_if|Mux4~0 (
// Equation(s):
// \spi_master_if|Mux4~0_combout  = (\spi_master_if|byte_offset [1] & ((\spi_master_if|byte_offset [0] & ((\spi_master_if|wr_data_reg [6]))) # (!\spi_master_if|byte_offset [0] & (\spi_master_if|wr_data_reg [21])))) # (!\spi_master_if|byte_offset [1] & 
// (((\spi_master_if|wr_data_reg [6]))))

	.dataa(\spi_master_if|wr_data_reg [21]),
	.datab(\spi_master_if|byte_offset [1]),
	.datac(\spi_master_if|wr_data_reg [6]),
	.datad(\spi_master_if|byte_offset [0]),
	.cin(gnd),
	.combout(\spi_master_if|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Mux4~0 .lut_mask = 16'hF0B8;
defparam \spi_master_if|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N12
cycloneive_lcell_comb \spi_master_if|spi_out_reg~13 (
// Equation(s):
// \spi_master_if|spi_out_reg~13_combout  = (\spi_master_if|spi_out_reg~12_combout ) # ((\spi_master_if|Equal5~0_combout  & (\spi_master_if|state.TRANSMIT_DATA~q  & \spi_master_if|Mux4~0_combout )))

	.dataa(\spi_master_if|Equal5~0_combout ),
	.datab(\spi_master_if|spi_out_reg~12_combout ),
	.datac(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datad(\spi_master_if|Mux4~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~13 .lut_mask = 16'hECCC;
defparam \spi_master_if|spi_out_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N13
dffeas \spi_master_if|spi_out_reg[4] (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|spi_out_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|serial_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_out_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_out_reg[4] .is_wysiwyg = "true";
defparam \spi_master_if|spi_out_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N16
cycloneive_lcell_comb \spi_master_if|spi_out_reg~9 (
// Equation(s):
// \spi_master_if|spi_out_reg~9_combout  = (\spi_master_if|spi_out_reg [4] & (((\spi_master_if|bit_cnt [1]) # (\spi_master_if|bit_cnt [2])) # (!\spi_master_if|bit_cnt [0])))

	.dataa(\spi_master_if|bit_cnt [0]),
	.datab(\spi_master_if|bit_cnt [1]),
	.datac(\spi_master_if|spi_out_reg [4]),
	.datad(\spi_master_if|bit_cnt [2]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~9 .lut_mask = 16'hF0D0;
defparam \spi_master_if|spi_out_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N6
cycloneive_lcell_comb \spi_master_if|Mux5~0 (
// Equation(s):
// \spi_master_if|Mux5~0_combout  = (\spi_master_if|byte_offset [1] & (\spi_master_if|wr_data_reg [21])) # (!\spi_master_if|byte_offset [1] & ((\spi_master_if|wr_data_reg [6])))

	.dataa(\spi_master_if|wr_data_reg [21]),
	.datab(\spi_master_if|byte_offset [1]),
	.datac(\spi_master_if|wr_data_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|Mux5~0 .lut_mask = 16'hB8B8;
defparam \spi_master_if|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N20
cycloneive_lcell_comb \spi_master_if|spi_out_reg~11 (
// Equation(s):
// \spi_master_if|spi_out_reg~11_combout  = (\spi_master_if|spi_out_reg~8_combout ) # ((\spi_master_if|spi_out_reg~9_combout ) # ((\spi_master_if|spi_out_reg~10_combout  & \spi_master_if|Mux5~0_combout )))

	.dataa(\spi_master_if|spi_out_reg~8_combout ),
	.datab(\spi_master_if|spi_out_reg~9_combout ),
	.datac(\spi_master_if|spi_out_reg~10_combout ),
	.datad(\spi_master_if|Mux5~0_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~11 .lut_mask = 16'hFEEE;
defparam \spi_master_if|spi_out_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N21
dffeas \spi_master_if|spi_out_reg[5] (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|spi_out_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|serial_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_out_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_out_reg[5] .is_wysiwyg = "true";
defparam \spi_master_if|spi_out_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N28
cycloneive_lcell_comb \spi_master_if|spi_out_reg~5 (
// Equation(s):
// \spi_master_if|spi_out_reg~5_combout  = (\spi_master_if|state.TRANSMIT_DATA~q  & (\spi_master_if|wr_data_reg [6] & !\spi_master_if|byte_offset [1]))

	.dataa(\spi_master_if|state.TRANSMIT_DATA~q ),
	.datab(gnd),
	.datac(\spi_master_if|wr_data_reg [6]),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~5 .lut_mask = 16'h00A0;
defparam \spi_master_if|spi_out_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N10
cycloneive_lcell_comb \spi_master_if|spi_out_reg~6 (
// Equation(s):
// \spi_master_if|spi_out_reg~6_combout  = (\spi_master_if|spi_out_reg~2_combout ) # ((\spi_master_if|spi_out_reg~5_combout ) # ((\spi_master_if|WideNor0~0_combout  & \spi_master_if|spi_out_reg [6])))

	.dataa(\spi_master_if|WideNor0~0_combout ),
	.datab(\spi_master_if|spi_out_reg [6]),
	.datac(\spi_master_if|spi_out_reg~2_combout ),
	.datad(\spi_master_if|spi_out_reg~5_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~6 .lut_mask = 16'hFFF8;
defparam \spi_master_if|spi_out_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N16
cycloneive_lcell_comb \spi_master_if|spi_out_reg~7 (
// Equation(s):
// \spi_master_if|spi_out_reg~7_combout  = (\spi_master_if|Equal5~0_combout  & ((\spi_master_if|spi_out_reg~6_combout ))) # (!\spi_master_if|Equal5~0_combout  & (\spi_master_if|spi_out_reg [5]))

	.dataa(\spi_master_if|Equal5~0_combout ),
	.datab(gnd),
	.datac(\spi_master_if|spi_out_reg [5]),
	.datad(\spi_master_if|spi_out_reg~6_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~7 .lut_mask = 16'hFA50;
defparam \spi_master_if|spi_out_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N17
dffeas \spi_master_if|spi_out_reg[6] (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|spi_out_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|serial_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_out_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_out_reg[6] .is_wysiwyg = "true";
defparam \spi_master_if|spi_out_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N18
cycloneive_lcell_comb \spi_master_if|spi_out_reg~3 (
// Equation(s):
// \spi_master_if|spi_out_reg~3_combout  = (\spi_master_if|Equal5~0_combout  & ((\spi_master_if|spi_out_reg~2_combout ) # ((\spi_master_if|spi_out_reg [7] & \spi_master_if|WideNor0~0_combout ))))

	.dataa(\spi_master_if|spi_out_reg [7]),
	.datab(\spi_master_if|Equal5~0_combout ),
	.datac(\spi_master_if|WideNor0~0_combout ),
	.datad(\spi_master_if|spi_out_reg~2_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~3 .lut_mask = 16'hCC80;
defparam \spi_master_if|spi_out_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N26
cycloneive_lcell_comb \spi_master_if|spi_out_reg~4 (
// Equation(s):
// \spi_master_if|spi_out_reg~4_combout  = (\spi_master_if|spi_out_reg~3_combout ) # ((\spi_master_if|spi_out_reg [6] & !\spi_master_if|Equal5~0_combout ))

	.dataa(\spi_master_if|spi_out_reg [6]),
	.datab(gnd),
	.datac(\spi_master_if|Equal5~0_combout ),
	.datad(\spi_master_if|spi_out_reg~3_combout ),
	.cin(gnd),
	.combout(\spi_master_if|spi_out_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_out_reg~4 .lut_mask = 16'hFF0A;
defparam \spi_master_if|spi_out_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N27
dffeas \spi_master_if|spi_out_reg[7] (
	.clk(!\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\spi_master_if|spi_out_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|serial_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_out_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_out_reg[7] .is_wysiwyg = "true";
defparam \spi_master_if|spi_out_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \spi_miso~input (
	.i(spi_miso),
	.ibar(gnd),
	.o(\spi_miso~input_o ));
// synopsys translate_off
defparam \spi_miso~input .bus_hold = "false";
defparam \spi_miso~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N30
cycloneive_lcell_comb \Selector71~3 (
// Equation(s):
// \Selector71~3_combout  = ((\state.01001~q ) # (\state.00101~q )) # (!\Selector71~2_combout )

	.dataa(gnd),
	.datab(\Selector71~2_combout ),
	.datac(\state.01001~q ),
	.datad(\state.00101~q ),
	.cin(gnd),
	.combout(\Selector71~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~3 .lut_mask = 16'hFFF3;
defparam \Selector71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N0
cycloneive_lcell_comb \Selector71~5 (
// Equation(s):
// \Selector71~5_combout  = (\state.01000~q  & (((\temp_btn~q )) # (!\clock_gen|b [9]))) # (!\state.01000~q  & (!\Selector70~2_combout  & ((\temp_btn~q ) # (!\clock_gen|b [9]))))

	.dataa(\state.01000~q ),
	.datab(\clock_gen|b [9]),
	.datac(\Selector70~2_combout ),
	.datad(\temp_btn~q ),
	.cin(gnd),
	.combout(\Selector71~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~5 .lut_mask = 16'hAF23;
defparam \Selector71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N4
cycloneive_lcell_comb \Selector71~4 (
// Equation(s):
// \Selector71~4_combout  = (\Selector71~5_combout ) # ((\Selector71~3_combout  & ((\done~reg0_q ) # (\spi_master_if|wb_ack~combout ))))

	.dataa(\Selector71~3_combout ),
	.datab(\Selector71~5_combout ),
	.datac(\done~reg0_q ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector71~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~4 .lut_mask = 16'hEEEC;
defparam \Selector71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y30_N5
dffeas \done~reg0 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\Selector71~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clock_gen|r [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\done~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \done~reg0 .is_wysiwyg = "true";
defparam \done~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N22
cycloneive_lcell_comb \Selector72~13 (
// Equation(s):
// \Selector72~13_combout  = (!\spi_master_if|wb_ack~combout  & (\correct~reg0_q  & !\Selector71~2_combout ))

	.dataa(\spi_master_if|wb_ack~combout ),
	.datab(\correct~reg0_q ),
	.datac(gnd),
	.datad(\Selector71~2_combout ),
	.cin(gnd),
	.combout(\Selector72~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~13 .lut_mask = 16'h0044;
defparam \Selector72~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N8
cycloneive_lcell_comb \Selector72~14 (
// Equation(s):
// \Selector72~14_combout  = (\state.01001~q  & (((\correct~reg0_q ) # (\spi_master_if|wb_ack~combout )))) # (!\state.01001~q  & (\state.00101~q  & ((\correct~reg0_q ) # (\spi_master_if|wb_ack~combout ))))

	.dataa(\state.01001~q ),
	.datab(\state.00101~q ),
	.datac(\correct~reg0_q ),
	.datad(\spi_master_if|wb_ack~combout ),
	.cin(gnd),
	.combout(\Selector72~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~14 .lut_mask = 16'hEEE0;
defparam \Selector72~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N24
cycloneive_lcell_comb \spi_master_if|spi_in_reg[0]~feeder (
// Equation(s):
// \spi_master_if|spi_in_reg[0]~feeder_combout  = \spi_miso~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_miso~input_o ),
	.cin(gnd),
	.combout(\spi_master_if|spi_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|spi_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N25
dffeas \spi_master_if|spi_in_reg[0] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|spi_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[0] .is_wysiwyg = "true";
defparam \spi_master_if|spi_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N16
cycloneive_lcell_comb \spi_master_if|rd_data_reg[1]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[1]~feeder_combout  = \spi_master_if|spi_in_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [0]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N12
cycloneive_lcell_comb \spi_master_if|rd_data_reg[0]~1 (
// Equation(s):
// \spi_master_if|rd_data_reg[0]~1_combout  = (\spi_master_if|state.READ_DATA~q  & (\spi_master_if|Equal2~0_combout  & (!\spi_master_if|byte_offset [0] & !\spi_master_if|byte_offset [1])))

	.dataa(\spi_master_if|state.READ_DATA~q ),
	.datab(\spi_master_if|Equal2~0_combout ),
	.datac(\spi_master_if|byte_offset [0]),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[0]~1 .lut_mask = 16'h0008;
defparam \spi_master_if|rd_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y30_N17
dffeas \spi_master_if|rd_data_reg[1] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[1] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N16
cycloneive_lcell_comb \spi_master_if|spi_in_reg[1]~feeder (
// Equation(s):
// \spi_master_if|spi_in_reg[1]~feeder_combout  = \spi_master_if|spi_in_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [0]),
	.cin(gnd),
	.combout(\spi_master_if|spi_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|spi_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N17
dffeas \spi_master_if|spi_in_reg[1] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|spi_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[1] .is_wysiwyg = "true";
defparam \spi_master_if|spi_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N4
cycloneive_lcell_comb \spi_master_if|spi_in_reg[2]~feeder (
// Equation(s):
// \spi_master_if|spi_in_reg[2]~feeder_combout  = \spi_master_if|spi_in_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [1]),
	.cin(gnd),
	.combout(\spi_master_if|spi_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|spi_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N5
dffeas \spi_master_if|spi_in_reg[2] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|spi_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[2] .is_wysiwyg = "true";
defparam \spi_master_if|spi_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N22
cycloneive_lcell_comb \spi_master_if|spi_in_reg[3]~feeder (
// Equation(s):
// \spi_master_if|spi_in_reg[3]~feeder_combout  = \spi_master_if|spi_in_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|spi_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|spi_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N23
dffeas \spi_master_if|spi_in_reg[3] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|spi_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[3] .is_wysiwyg = "true";
defparam \spi_master_if|spi_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N14
cycloneive_lcell_comb \spi_master_if|spi_in_reg[4]~feeder (
// Equation(s):
// \spi_master_if|spi_in_reg[4]~feeder_combout  = \spi_master_if|spi_in_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|spi_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|spi_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N15
dffeas \spi_master_if|spi_in_reg[4] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|spi_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[4] .is_wysiwyg = "true";
defparam \spi_master_if|spi_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N10
cycloneive_lcell_comb \spi_master_if|rd_data_reg[5]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[5]~feeder_combout  = \spi_master_if|spi_in_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|rd_data_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N11
dffeas \spi_master_if|rd_data_reg[5] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[5] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N20
cycloneive_lcell_comb \spi_master_if|rd_data_reg[4]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[4]~feeder_combout  = \spi_master_if|spi_in_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|rd_data_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N21
dffeas \spi_master_if|rd_data_reg[4] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[4] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N26
cycloneive_lcell_comb \spi_master_if|spi_in_reg[5]~feeder (
// Equation(s):
// \spi_master_if|spi_in_reg[5]~feeder_combout  = \spi_master_if|spi_in_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|spi_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|spi_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N27
dffeas \spi_master_if|spi_in_reg[5] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|spi_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[5] .is_wysiwyg = "true";
defparam \spi_master_if|spi_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N8
cycloneive_lcell_comb \spi_master_if|spi_in_reg[6]~feeder (
// Equation(s):
// \spi_master_if|spi_in_reg[6]~feeder_combout  = \spi_master_if|spi_in_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|spi_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|spi_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N9
dffeas \spi_master_if|spi_in_reg[6] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|spi_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|state.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|spi_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|spi_in_reg[6] .is_wysiwyg = "true";
defparam \spi_master_if|spi_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y30_N31
dffeas \spi_master_if|rd_data_reg[7] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[7] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N28
cycloneive_lcell_comb \spi_master_if|rd_data_reg[6]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[6]~feeder_combout  = \spi_master_if|spi_in_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|rd_data_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N29
dffeas \spi_master_if|rd_data_reg[6] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[6] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N30
cycloneive_lcell_comb \Selector72~4 (
// Equation(s):
// \Selector72~4_combout  = (!\spi_master_if|rd_data_reg [5] & (!\spi_master_if|rd_data_reg [4] & (!\spi_master_if|rd_data_reg [7] & !\spi_master_if|rd_data_reg [6])))

	.dataa(\spi_master_if|rd_data_reg [5]),
	.datab(\spi_master_if|rd_data_reg [4]),
	.datac(\spi_master_if|rd_data_reg [7]),
	.datad(\spi_master_if|rd_data_reg [6]),
	.cin(gnd),
	.combout(\Selector72~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~4 .lut_mask = 16'h0001;
defparam \Selector72~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N12
cycloneive_lcell_comb \spi_master_if|rd_data_reg[2]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[2]~feeder_combout  = \spi_master_if|spi_in_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [1]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N13
dffeas \spi_master_if|rd_data_reg[2] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[2] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y30_N7
dffeas \spi_master_if|rd_data_reg[3] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[3] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N8
cycloneive_lcell_comb \spi_master_if|rd_data_reg[0]~2 (
// Equation(s):
// \spi_master_if|rd_data_reg[0]~2_combout  = (\spi_master_if|rd_data_reg[0]~1_combout  & (\spi_miso~input_o )) # (!\spi_master_if|rd_data_reg[0]~1_combout  & ((\spi_master_if|rd_data_reg [0])))

	.dataa(gnd),
	.datab(\spi_miso~input_o ),
	.datac(\spi_master_if|rd_data_reg [0]),
	.datad(\spi_master_if|rd_data_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[0]~2 .lut_mask = 16'hCCF0;
defparam \spi_master_if|rd_data_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N9
dffeas \spi_master_if|rd_data_reg[0] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[0] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N6
cycloneive_lcell_comb \Selector72~3 (
// Equation(s):
// \Selector72~3_combout  = (!\spi_master_if|rd_data_reg [2] & (\spi_master_if|wb_ack~combout  & (!\spi_master_if|rd_data_reg [3] & !\spi_master_if|rd_data_reg [0])))

	.dataa(\spi_master_if|rd_data_reg [2]),
	.datab(\spi_master_if|wb_ack~combout ),
	.datac(\spi_master_if|rd_data_reg [3]),
	.datad(\spi_master_if|rd_data_reg [0]),
	.cin(gnd),
	.combout(\Selector72~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~3 .lut_mask = 16'h0004;
defparam \Selector72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N26
cycloneive_lcell_comb \Selector72~15 (
// Equation(s):
// \Selector72~15_combout  = (\state.00011~q  & (\spi_master_if|rd_data_reg [1] & (\Selector72~4_combout  & \Selector72~3_combout )))

	.dataa(\state.00011~q ),
	.datab(\spi_master_if|rd_data_reg [1]),
	.datac(\Selector72~4_combout ),
	.datad(\Selector72~3_combout ),
	.cin(gnd),
	.combout(\Selector72~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~15 .lut_mask = 16'h8000;
defparam \Selector72~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N12
cycloneive_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = (\correct~reg0_q  & (\posedge_btn~combout  & ((\state.01000~q ) # (!\Selector70~2_combout ))))

	.dataa(\Selector70~2_combout ),
	.datab(\state.01000~q ),
	.datac(\correct~reg0_q ),
	.datad(\posedge_btn~combout ),
	.cin(gnd),
	.combout(\Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~0 .lut_mask = 16'hD000;
defparam \Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N22
cycloneive_lcell_comb \spi_master_if|rd_data_reg[12]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[12]~feeder_combout  = \spi_master_if|spi_in_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [3]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N10
cycloneive_lcell_comb \spi_master_if|rd_data_reg[8]~0 (
// Equation(s):
// \spi_master_if|rd_data_reg[8]~0_combout  = (\spi_master_if|Equal2~0_combout  & (\spi_master_if|state.READ_DATA~q  & (\spi_master_if|byte_offset [0] & !\spi_master_if|byte_offset [1])))

	.dataa(\spi_master_if|Equal2~0_combout ),
	.datab(\spi_master_if|state.READ_DATA~q ),
	.datac(\spi_master_if|byte_offset [0]),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[8]~0 .lut_mask = 16'h0080;
defparam \spi_master_if|rd_data_reg[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N23
dffeas \spi_master_if|rd_data_reg[12] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[12] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N24
cycloneive_lcell_comb \spi_master_if|rd_data_reg[9]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[9]~feeder_combout  = \spi_master_if|spi_in_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [0]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N25
dffeas \spi_master_if|rd_data_reg[9] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[9] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y30_N5
dffeas \spi_master_if|rd_data_reg[10] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[10] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y30_N3
dffeas \spi_master_if|rd_data_reg[14] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[14] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N2
cycloneive_lcell_comb \Selector72~1 (
// Equation(s):
// \Selector72~1_combout  = (\spi_master_if|rd_data_reg [14] & (\state.01011~q  & ((\spi_master_if|rd_data_reg [9])))) # (!\spi_master_if|rd_data_reg [14] & (((\state.00111~q  & !\spi_master_if|rd_data_reg [9]))))

	.dataa(\state.01011~q ),
	.datab(\state.00111~q ),
	.datac(\spi_master_if|rd_data_reg [14]),
	.datad(\spi_master_if|rd_data_reg [9]),
	.cin(gnd),
	.combout(\Selector72~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~1 .lut_mask = 16'hA00C;
defparam \Selector72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N4
cycloneive_lcell_comb \Selector72~2 (
// Equation(s):
// \Selector72~2_combout  = (\Selector72~1_combout  & ((\spi_master_if|rd_data_reg [12] & (\spi_master_if|rd_data_reg [9] & \spi_master_if|rd_data_reg [10])) # (!\spi_master_if|rd_data_reg [12] & (!\spi_master_if|rd_data_reg [9] & !\spi_master_if|rd_data_reg 
// [10]))))

	.dataa(\spi_master_if|rd_data_reg [12]),
	.datab(\spi_master_if|rd_data_reg [9]),
	.datac(\spi_master_if|rd_data_reg [10]),
	.datad(\Selector72~1_combout ),
	.cin(gnd),
	.combout(\Selector72~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~2 .lut_mask = 16'h8100;
defparam \Selector72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N22
cycloneive_lcell_comb \spi_master_if|rd_data_reg[28]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[28]~feeder_combout  = \spi_master_if|spi_in_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[28]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|rd_data_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N10
cycloneive_lcell_comb \spi_master_if|rd_data_reg[24]~4 (
// Equation(s):
// \spi_master_if|rd_data_reg[24]~4_combout  = (\spi_master_if|state.READ_DATA~q  & (\spi_master_if|Equal2~0_combout  & (\spi_master_if|byte_offset [0] & \spi_master_if|byte_offset [1])))

	.dataa(\spi_master_if|state.READ_DATA~q ),
	.datab(\spi_master_if|Equal2~0_combout ),
	.datac(\spi_master_if|byte_offset [0]),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[24]~4 .lut_mask = 16'h8000;
defparam \spi_master_if|rd_data_reg[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N23
dffeas \spi_master_if|rd_data_reg[28] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[28] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N4
cycloneive_lcell_comb \spi_master_if|rd_data_reg[27]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[27]~feeder_combout  = \spi_master_if|spi_in_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [2]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N5
dffeas \spi_master_if|rd_data_reg[27] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[27] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y30_N31
dffeas \spi_master_if|rd_data_reg[30] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[30] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N24
cycloneive_lcell_comb \spi_master_if|rd_data_reg[29]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[29]~feeder_combout  = \spi_master_if|spi_in_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [4]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N25
dffeas \spi_master_if|rd_data_reg[29] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[29] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N30
cycloneive_lcell_comb \Selector72~10 (
// Equation(s):
// \Selector72~10_combout  = (!\spi_master_if|rd_data_reg [28] & (!\spi_master_if|rd_data_reg [27] & (!\spi_master_if|rd_data_reg [30] & !\spi_master_if|rd_data_reg [29])))

	.dataa(\spi_master_if|rd_data_reg [28]),
	.datab(\spi_master_if|rd_data_reg [27]),
	.datac(\spi_master_if|rd_data_reg [30]),
	.datad(\spi_master_if|rd_data_reg [29]),
	.cin(gnd),
	.combout(\Selector72~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~10 .lut_mask = 16'h0001;
defparam \Selector72~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N27
dffeas \spi_master_if|rd_data_reg[24] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_miso~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[24] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N28
cycloneive_lcell_comb \spi_master_if|rd_data_reg[25]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[25]~feeder_combout  = \spi_master_if|spi_in_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [0]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N29
dffeas \spi_master_if|rd_data_reg[25] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[25] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y30_N15
dffeas \spi_master_if|rd_data_reg[26] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[26] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N20
cycloneive_lcell_comb \spi_master_if|rd_data_reg[23]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[23]~feeder_combout  = \spi_master_if|spi_in_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[23]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|rd_data_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N18
cycloneive_lcell_comb \spi_master_if|rd_data_reg[16]~3 (
// Equation(s):
// \spi_master_if|rd_data_reg[16]~3_combout  = (\spi_master_if|Equal2~0_combout  & (\spi_master_if|state.READ_DATA~q  & (!\spi_master_if|byte_offset [0] & \spi_master_if|byte_offset [1])))

	.dataa(\spi_master_if|Equal2~0_combout ),
	.datab(\spi_master_if|state.READ_DATA~q ),
	.datac(\spi_master_if|byte_offset [0]),
	.datad(\spi_master_if|byte_offset [1]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[16]~3 .lut_mask = 16'h0800;
defparam \spi_master_if|rd_data_reg[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N21
dffeas \spi_master_if|rd_data_reg[23] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[23] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N14
cycloneive_lcell_comb \Selector72~9 (
// Equation(s):
// \Selector72~9_combout  = (!\spi_master_if|rd_data_reg [24] & (!\spi_master_if|rd_data_reg [25] & (!\spi_master_if|rd_data_reg [26] & !\spi_master_if|rd_data_reg [23])))

	.dataa(\spi_master_if|rd_data_reg [24]),
	.datab(\spi_master_if|rd_data_reg [25]),
	.datac(\spi_master_if|rd_data_reg [26]),
	.datad(\spi_master_if|rd_data_reg [23]),
	.cin(gnd),
	.combout(\Selector72~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~9 .lut_mask = 16'h0001;
defparam \Selector72~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N9
dffeas \spi_master_if|rd_data_reg[31] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[31] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N12
cycloneive_lcell_comb \spi_master_if|rd_data_reg[19]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[19]~feeder_combout  = \spi_master_if|spi_in_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [2]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N13
dffeas \spi_master_if|rd_data_reg[19] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[19] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N2
cycloneive_lcell_comb \spi_master_if|rd_data_reg[22]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[22]~feeder_combout  = \spi_master_if|spi_in_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[22]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|rd_data_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N3
dffeas \spi_master_if|rd_data_reg[22] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[22] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y30_N17
dffeas \spi_master_if|rd_data_reg[20] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[20] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N18
cycloneive_lcell_comb \spi_master_if|rd_data_reg[21]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[21]~feeder_combout  = \spi_master_if|spi_in_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [4]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y30_N19
dffeas \spi_master_if|rd_data_reg[21] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[21] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N16
cycloneive_lcell_comb \Selector72~8 (
// Equation(s):
// \Selector72~8_combout  = (!\spi_master_if|rd_data_reg [19] & (!\spi_master_if|rd_data_reg [22] & (\spi_master_if|rd_data_reg [20] & \spi_master_if|rd_data_reg [21])))

	.dataa(\spi_master_if|rd_data_reg [19]),
	.datab(\spi_master_if|rd_data_reg [22]),
	.datac(\spi_master_if|rd_data_reg [20]),
	.datad(\spi_master_if|rd_data_reg [21]),
	.cin(gnd),
	.combout(\Selector72~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~8 .lut_mask = 16'h1000;
defparam \Selector72~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N8
cycloneive_lcell_comb \Selector72~11 (
// Equation(s):
// \Selector72~11_combout  = (\Selector72~10_combout  & (\Selector72~9_combout  & (!\spi_master_if|rd_data_reg [31] & \Selector72~8_combout )))

	.dataa(\Selector72~10_combout ),
	.datab(\Selector72~9_combout ),
	.datac(\spi_master_if|rd_data_reg [31]),
	.datad(\Selector72~8_combout ),
	.cin(gnd),
	.combout(\Selector72~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~11 .lut_mask = 16'h0800;
defparam \Selector72~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N12
cycloneive_lcell_comb \spi_master_if|rd_data_reg[17]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[17]~feeder_combout  = \spi_master_if|spi_in_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master_if|spi_in_reg [0]),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N13
dffeas \spi_master_if|rd_data_reg[17] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[17] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N14
cycloneive_lcell_comb \spi_master_if|rd_data_reg[16]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[16]~feeder_combout  = \spi_miso~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_miso~input_o ),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N15
dffeas \spi_master_if|rd_data_reg[16] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[16] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y30_N29
dffeas \spi_master_if|rd_data_reg[15] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[15] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N10
cycloneive_lcell_comb \spi_master_if|rd_data_reg[18]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[18]~feeder_combout  = \spi_master_if|spi_in_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[18]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|rd_data_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N11
dffeas \spi_master_if|rd_data_reg[18] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[16]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[18] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N28
cycloneive_lcell_comb \Selector72~6 (
// Equation(s):
// \Selector72~6_combout  = (!\spi_master_if|rd_data_reg [17] & (!\spi_master_if|rd_data_reg [16] & (!\spi_master_if|rd_data_reg [15] & \spi_master_if|rd_data_reg [18])))

	.dataa(\spi_master_if|rd_data_reg [17]),
	.datab(\spi_master_if|rd_data_reg [16]),
	.datac(\spi_master_if|rd_data_reg [15]),
	.datad(\spi_master_if|rd_data_reg [18]),
	.cin(gnd),
	.combout(\Selector72~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~6 .lut_mask = 16'h0100;
defparam \Selector72~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N26
cycloneive_lcell_comb \spi_master_if|rd_data_reg[11]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[11]~feeder_combout  = \spi_master_if|spi_in_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master_if|spi_in_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[11]~feeder .lut_mask = 16'hF0F0;
defparam \spi_master_if|rd_data_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N27
dffeas \spi_master_if|rd_data_reg[11] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[11] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N20
cycloneive_lcell_comb \spi_master_if|rd_data_reg[8]~feeder (
// Equation(s):
// \spi_master_if|rd_data_reg[8]~feeder_combout  = \spi_miso~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_miso~input_o ),
	.cin(gnd),
	.combout(\spi_master_if|rd_data_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \spi_master_if|rd_data_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N21
dffeas \spi_master_if|rd_data_reg[8] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(\spi_master_if|rd_data_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master_if|rd_data_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[8] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y30_N17
dffeas \spi_master_if|rd_data_reg[13] (
	.clk(!\spi_master_if|serial_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master_if|spi_in_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_master_if|rd_data_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master_if|rd_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master_if|rd_data_reg[13] .is_wysiwyg = "true";
defparam \spi_master_if|rd_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N16
cycloneive_lcell_comb \Selector72~5 (
// Equation(s):
// \Selector72~5_combout  = (!\spi_master_if|rd_data_reg [11] & (!\spi_master_if|rd_data_reg [8] & (!\spi_master_if|rd_data_reg [13] & !\spi_master_if|rd_data_reg [1])))

	.dataa(\spi_master_if|rd_data_reg [11]),
	.datab(\spi_master_if|rd_data_reg [8]),
	.datac(\spi_master_if|rd_data_reg [13]),
	.datad(\spi_master_if|rd_data_reg [1]),
	.cin(gnd),
	.combout(\Selector72~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~5 .lut_mask = 16'h0001;
defparam \Selector72~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N6
cycloneive_lcell_comb \Selector72~7 (
// Equation(s):
// \Selector72~7_combout  = (\Selector72~4_combout  & (\Selector72~6_combout  & (\Selector72~5_combout  & \Selector72~3_combout )))

	.dataa(\Selector72~4_combout ),
	.datab(\Selector72~6_combout ),
	.datac(\Selector72~5_combout ),
	.datad(\Selector72~3_combout ),
	.cin(gnd),
	.combout(\Selector72~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~7 .lut_mask = 16'h8000;
defparam \Selector72~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N20
cycloneive_lcell_comb \Selector72~12 (
// Equation(s):
// \Selector72~12_combout  = (\Selector72~0_combout ) # ((\Selector72~2_combout  & (\Selector72~11_combout  & \Selector72~7_combout )))

	.dataa(\Selector72~0_combout ),
	.datab(\Selector72~2_combout ),
	.datac(\Selector72~11_combout ),
	.datad(\Selector72~7_combout ),
	.cin(gnd),
	.combout(\Selector72~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~12 .lut_mask = 16'hEAAA;
defparam \Selector72~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N12
cycloneive_lcell_comb \Selector72~16 (
// Equation(s):
// \Selector72~16_combout  = (\Selector72~13_combout ) # ((\Selector72~14_combout ) # ((\Selector72~15_combout ) # (\Selector72~12_combout )))

	.dataa(\Selector72~13_combout ),
	.datab(\Selector72~14_combout ),
	.datac(\Selector72~15_combout ),
	.datad(\Selector72~12_combout ),
	.cin(gnd),
	.combout(\Selector72~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~16 .lut_mask = 16'hFFFE;
defparam \Selector72~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N14
cycloneive_lcell_comb \correct~reg0feeder (
// Equation(s):
// \correct~reg0feeder_combout  = \Selector72~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector72~16_combout ),
	.cin(gnd),
	.combout(\correct~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \correct~reg0feeder .lut_mask = 16'hFF00;
defparam \correct~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y30_N15
dffeas \correct~reg0 (
	.clk(\clock_gen|pll|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\correct~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clock_gen|r [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\correct~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \correct~reg0 .is_wysiwyg = "true";
defparam \correct~reg0 .power_up = "low";
// synopsys translate_on

endmodule
