Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 17:28:15 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.284       -3.532                     27                 1110        0.101        0.000                      0                 1110        4.500        0.000                       0                   443  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.284       -3.532                     27                 1106        0.101        0.000                      0                 1106        4.500        0.000                       0                   443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.010        0.000                      0                    4        0.639        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           27  Failing Endpoints,  Worst Slack       -0.284ns,  Total Violation       -3.532ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 2.545ns (26.262%)  route 7.146ns (73.738%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=175, routed)         0.951     6.619    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  sm/D_states_q[5]_i_15/O
                         net (fo=4, routed)           0.846     7.589    sm/D_states_q[5]_i_15_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.662     8.374    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.601     9.099    sm/out_sig0_carry_i_28_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.660     9.883    L_reg/M_sm_ra1[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.007 f  L_reg/out_sig0_carry_i_12/O
                         net (fo=8, routed)           0.607    10.614    L_reg/out_sig0_carry_i_12_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.738 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.783    11.520    alum/DI[2]
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.924 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.924    alum/out_sig0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.041 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.041    alum/out_sig0_carry__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.260 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.683    12.943    sm/ram_reg_i_22_1[3]
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.295    13.238 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.500    13.737    sm/ram_reg_i_68_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.861 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.313    14.174    sm/D_ddr_q_reg_4
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.124    14.298 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.543    14.841    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.841    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.129ns  (logic 2.545ns (25.125%)  route 7.584ns (74.875%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=175, routed)         0.951     6.619    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  sm/D_states_q[5]_i_15/O
                         net (fo=4, routed)           0.846     7.589    sm/D_states_q[5]_i_15_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.662     8.374    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.601     9.099    sm/out_sig0_carry_i_28_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.660     9.883    L_reg/M_sm_ra1[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.007 f  L_reg/out_sig0_carry_i_12/O
                         net (fo=8, routed)           0.607    10.614    L_reg/out_sig0_carry_i_12_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.738 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.783    11.520    alum/DI[2]
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.924 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.924    alum/out_sig0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.041 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.041    alum/out_sig0_carry__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.260 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.683    12.943    sm/ram_reg_i_22_1[3]
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.295    13.238 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.500    13.737    sm/ram_reg_i_68_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.861 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.470    14.332    sm/D_ddr_q_reg_4
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124    14.456 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.824    15.280    L_reg/D[8]
    SLICE_X40Y45         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.447    14.852    L_reg/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)       -0.067    15.023    L_reg/D_registers_q_reg[5][8]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -15.280    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.222ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 2.741ns (28.462%)  route 6.889ns (71.538%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X41Y42         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=150, routed)         1.037     6.643    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.767 r  sm/D_accel_timer_q[3]_i_4/O
                         net (fo=7, routed)           0.998     7.764    sm/D_accel_timer_q[3]_i_4_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.888 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=3, routed)           0.831     8.720    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.507     9.350    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.162     9.636    sm/i__carry__0_i_12_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.760 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.869    10.629    sm/M_sm_bsel[0]
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.753 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.427    11.180    sm/out_sig0_carry_i_19_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.304 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.304    alum/ram_reg_i_96_1[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.836 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.836    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.170 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.574    12.744    alum/data1[5]
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.303    13.047 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.460    13.506    sm/ram_reg_2
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.630 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.312    13.942    display/ram_reg
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.124    14.066 r  display/ram_reg_i_8/O
                         net (fo=1, routed)           0.713    14.780    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 2.741ns (27.210%)  route 7.332ns (72.789%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X41Y42         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=150, routed)         1.037     6.643    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.767 r  sm/D_accel_timer_q[3]_i_4/O
                         net (fo=7, routed)           0.998     7.764    sm/D_accel_timer_q[3]_i_4_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.888 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=3, routed)           0.831     8.720    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.507     9.350    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.162     9.636    sm/i__carry__0_i_12_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.760 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.869    10.629    sm/M_sm_bsel[0]
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.753 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.427    11.180    sm/out_sig0_carry_i_19_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.304 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.304    alum/ram_reg_i_96_1[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.836 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.836    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.170 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.574    12.744    alum/data1[5]
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.303    13.047 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.460    13.506    sm/ram_reg_2
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.630 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.689    14.319    sm/D_ddr_q_reg_1
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124    14.443 r  sm/D_registers_q[7][5]_i_1/O
                         net (fo=8, routed)           0.779    15.223    L_reg/D[5]
    SLICE_X40Y48         FDRE                                         r  L_reg/D_registers_q_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.448    14.853    L_reg/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  L_reg/D_registers_q_reg[0][5]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)       -0.081    15.010    L_reg/D_registers_q_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -15.223    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 2.811ns (29.314%)  route 6.778ns (70.686%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.961     6.568    sm/D_states_q_reg_n_0_[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.692 r  sm/D_accel_timer_q[3]_i_10/O
                         net (fo=18, routed)          0.788     7.480    sm/D_accel_timer_q[3]_i_10_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.604 r  sm/out_sig0_carry_i_39/O
                         net (fo=2, routed)           0.802     8.406    sm/out_sig0_carry_i_39_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.530 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.674     9.204    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.811    10.138    L_reg/M_sm_ra1[2]
    SLICE_X43Y47         MUXF7 (Prop_muxf7_S_O)       0.276    10.414 r  L_reg/ram_reg_i_27/O
                         net (fo=11, routed)          1.009    11.424    sm/ram_reg_5
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.299    11.723 r  sm/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    11.723    alum/ram_reg_i_80_3[3]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.124 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.124    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.238    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.460 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.724    13.184    sm/ram_reg_i_17_0[0]
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.299    13.483 r  sm/ram_reg_i_48/O
                         net (fo=1, routed)           0.151    13.634    sm/ram_reg_i_48_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.758 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.178    13.936    sm/ram_reg_i_17_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.060 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.680    14.740    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.057ns  (logic 2.741ns (27.255%)  route 7.316ns (72.745%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X41Y42         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=150, routed)         1.037     6.643    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.767 r  sm/D_accel_timer_q[3]_i_4/O
                         net (fo=7, routed)           0.998     7.764    sm/D_accel_timer_q[3]_i_4_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.888 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=3, routed)           0.831     8.720    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.507     9.350    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.162     9.636    sm/i__carry__0_i_12_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.760 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.869    10.629    sm/M_sm_bsel[0]
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.753 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.427    11.180    sm/out_sig0_carry_i_19_n_0
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.304 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.304    alum/ram_reg_i_96_1[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.836 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.836    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.170 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.574    12.744    alum/data1[5]
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.303    13.047 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.460    13.506    sm/ram_reg_2
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.630 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.689    14.319    sm/D_ddr_q_reg_1
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124    14.443 r  sm/D_registers_q[7][5]_i_1/O
                         net (fo=8, routed)           0.763    15.206    L_reg/D[5]
    SLICE_X40Y47         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.448    14.853    L_reg/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)       -0.061    15.030    L_reg/D_registers_q_reg[2][5]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 2.813ns (29.364%)  route 6.767ns (70.636%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.961     6.568    sm/D_states_q_reg_n_0_[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.692 r  sm/D_accel_timer_q[3]_i_10/O
                         net (fo=18, routed)          0.788     7.480    sm/D_accel_timer_q[3]_i_10_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.604 r  sm/out_sig0_carry_i_39/O
                         net (fo=2, routed)           0.802     8.406    sm/out_sig0_carry_i_39_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.530 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.674     9.204    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.811    10.138    L_reg/M_sm_ra1[2]
    SLICE_X43Y47         MUXF7 (Prop_muxf7_S_O)       0.276    10.414 r  L_reg/ram_reg_i_27/O
                         net (fo=11, routed)          1.009    11.424    sm/ram_reg_5
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.299    11.723 r  sm/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    11.723    alum/ram_reg_i_80_3[3]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.124 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.124    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.458 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.568    13.025    sm/ram_reg_i_22_0[4]
    SLICE_X44Y48         LUT4 (Prop_lut4_I1_O)        0.303    13.328 r  sm/ram_reg_i_65/O
                         net (fo=1, routed)           0.159    13.487    sm/ram_reg_i_65_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.611 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.548    14.159    sm/D_ddr_q_reg_6
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.124    14.283 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.447    14.730    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 2.545ns (25.361%)  route 7.490ns (74.639%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=175, routed)         0.951     6.619    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  sm/D_states_q[5]_i_15/O
                         net (fo=4, routed)           0.846     7.589    sm/D_states_q[5]_i_15_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.662     8.374    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.601     9.099    sm/out_sig0_carry_i_28_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.660     9.883    L_reg/M_sm_ra1[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.007 f  L_reg/out_sig0_carry_i_12/O
                         net (fo=8, routed)           0.607    10.614    L_reg/out_sig0_carry_i_12_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.738 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.783    11.520    alum/DI[2]
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.924 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.924    alum/out_sig0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.041 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.041    alum/out_sig0_carry__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.260 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.683    12.943    sm/ram_reg_i_22_1[3]
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.295    13.238 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.500    13.737    sm/ram_reg_i_68_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.861 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.470    14.332    sm/D_ddr_q_reg_4
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124    14.456 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.730    15.186    L_reg/D[8]
    SLICE_X39Y45         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.445    14.850    L_reg/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)       -0.061    15.013    L_reg/D_registers_q_reg[1][8]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -15.186    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.811ns (29.368%)  route 6.761ns (70.632%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.961     6.568    sm/D_states_q_reg_n_0_[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.692 r  sm/D_accel_timer_q[3]_i_10/O
                         net (fo=18, routed)          0.788     7.480    sm/D_accel_timer_q[3]_i_10_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.604 r  sm/out_sig0_carry_i_39/O
                         net (fo=2, routed)           0.802     8.406    sm/out_sig0_carry_i_39_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.530 r  sm/out_sig0_carry_i_25/O
                         net (fo=1, routed)           0.674     9.204    sm/out_sig0_carry_i_25_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.811    10.138    L_reg/M_sm_ra1[2]
    SLICE_X43Y47         MUXF7 (Prop_muxf7_S_O)       0.276    10.414 r  L_reg/ram_reg_i_27/O
                         net (fo=11, routed)          1.009    11.424    sm/ram_reg_5
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.299    11.723 r  sm/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    11.723    alum/ram_reg_i_80_3[3]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.124 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.124    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.238    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.460 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.724    13.184    sm/ram_reg_i_17_0[0]
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.299    13.483 r  sm/ram_reg_i_48/O
                         net (fo=1, routed)           0.151    13.634    sm/ram_reg_i_48_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.758 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.407    14.164    sm/ram_reg_i_17_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.288 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.434    14.722    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 2.264ns (23.667%)  route 7.302ns (76.333%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=175, routed)         0.951     6.619    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.743 r  sm/D_states_q[5]_i_15/O
                         net (fo=4, routed)           0.846     7.589    sm/D_states_q[5]_i_15_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.662     8.374    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.601     9.099    sm/out_sig0_carry_i_28_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.223 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.660     9.883    L_reg/M_sm_ra1[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.007 f  L_reg/out_sig0_carry_i_12/O
                         net (fo=8, routed)           0.607    10.614    L_reg/out_sig0_carry_i_12_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.738 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=1, routed)           0.783    11.520    alum/DI[2]
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    11.967 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.654    12.621    sm/ram_reg_i_22_1[1]
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.307    12.928 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.158    13.087    sm/ram_reg_i_81_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I0_O)        0.124    13.211 f  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.468    13.679    sm/ram_reg_i_33_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.803 r  sm/ram_reg_i_10/O
                         net (fo=1, routed)           0.914    14.717    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                 -0.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.015    cond_butt_next_play/D_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.026    cond_butt_next_play/D_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.564     1.508    forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.833     2.023    forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.075     1.583    forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.564     1.508    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.833     2.023    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.071     1.579    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.051    cond_butt_next_play/D_ctr_q_reg[12]_i_1__1_n_6
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.051    cond_butt_next_play/D_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.785%)  route 0.087ns (38.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=6, routed)           0.087     1.735    display/p_0_in__0[2]
    SLICE_X30Y43         FDRE                                         r  display/D_bram_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.832     2.022    display/clk_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  display/D_bram_addr_q_reg[2]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.076     1.596    display/D_bram_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.800    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.000    cond_butt_next_play/D_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  cond_butt_next_play/D_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.054    cond_butt_next_play/D_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.756    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.861     2.051    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.060     1.596    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.568     1.512    forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y44         FDRE                                         r  forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.837     2.027    forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.060     1.572    forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y31   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y33   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y31   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y31   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y31   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y31   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.704ns (20.249%)  route 2.773ns (79.751%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.994     6.600    sm/D_states_q_reg_n_0_[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.432     8.156    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.280 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.347     8.627    fifo_reset_cond/AS[0]
    SLICE_X33Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.439    14.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    14.637    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.704ns (20.249%)  route 2.773ns (79.751%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.994     6.600    sm/D_states_q_reg_n_0_[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.432     8.156    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.280 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.347     8.627    fifo_reset_cond/AS[0]
    SLICE_X33Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.439    14.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    14.637    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.704ns (20.249%)  route 2.773ns (79.751%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.994     6.600    sm/D_states_q_reg_n_0_[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.432     8.156    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.280 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.347     8.627    fifo_reset_cond/AS[0]
    SLICE_X33Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.439    14.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    14.637    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.704ns (20.249%)  route 2.773ns (79.751%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=139, routed)         0.994     6.600    sm/D_states_q_reg_n_0_[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.432     8.156    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.280 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.347     8.627    fifo_reset_cond/AS[0]
    SLICE_X33Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.439    14.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    14.637    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.162%)  route 0.617ns (76.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_ddr_q_reg/Q
                         net (fo=81, routed)          0.497     2.144    sm/M_brams_ro
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.189 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.120     2.309    fifo_reset_cond/AS[0]
    SLICE_X33Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X33Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.670    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.162%)  route 0.617ns (76.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_ddr_q_reg/Q
                         net (fo=81, routed)          0.497     2.144    sm/M_brams_ro
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.189 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.120     2.309    fifo_reset_cond/AS[0]
    SLICE_X33Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X33Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.670    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.162%)  route 0.617ns (76.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_ddr_q_reg/Q
                         net (fo=81, routed)          0.497     2.144    sm/M_brams_ro
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.189 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.120     2.309    fifo_reset_cond/AS[0]
    SLICE_X33Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X33Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.670    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.162%)  route 0.617ns (76.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_ddr_q_reg/Q
                         net (fo=81, routed)          0.497     2.144    sm/M_brams_ro
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.189 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.120     2.309    fifo_reset_cond/AS[0]
    SLICE_X33Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X33Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.670    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.639    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.421ns  (logic 10.809ns (31.402%)  route 23.612ns (68.598%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=23, routed)          2.392     7.998    L_reg/M_reg_an[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.433     8.554    L_reg/L_13e78db6_remainder0__0_carry__1_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.150     8.704 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.468     9.172    L_reg/L_13e78db6_remainder0__0_carry__1_i_7_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.326     9.498 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.982    10.480    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.632 r  L_reg/L_13e78db6_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.193    11.826    L_reg/L_13e78db6_remainder0__0_carry_i_9_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.332    12.158 r  L_reg/L_13e78db6_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.158    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.556 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.670    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.004 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.839    13.843    L_reg/L_13e78db6_remainder0[9]
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.303    14.146 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.155    15.301    L_reg/i__carry__1_i_13_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.124    15.425 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=1, routed)           0.670    16.095    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.219 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           1.070    17.289    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I2_O)        0.152    17.441 r  L_reg/i__carry_i_19__4/O
                         net (fo=4, routed)           1.139    18.579    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.326    18.905 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.289    20.195    L_reg/i__carry_i_12__3_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.319 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.338    20.657    aseg_driver/decimal_renderer/i__carry__0_i_21__0[0]
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    21.272 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.361    22.633    aseg_driver/decimal_renderer/O[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.306    22.939 r  aseg_driver/decimal_renderer/i__carry__0_i_17__0/O
                         net (fo=8, routed)           0.983    23.922    L_reg/aseg_OBUF[10]_inst_i_15
    SLICE_X33Y50         LUT6 (Prop_lut6_I1_O)        0.124    24.046 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           1.185    25.231    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.355 f  L_reg/i__carry_i_19/O
                         net (fo=1, routed)           0.689    26.044    L_reg/i__carry_i_19_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.168 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.795    26.963    L_reg/i__carry_i_13_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.150    27.113 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.388    27.502    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.230 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.543 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.171    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.477 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.418    29.895    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    30.019 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.529    30.548    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.672 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.842    31.514    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.150    31.664 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.897    32.561    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y46         LUT4 (Prop_lut4_I2_O)        0.356    32.917 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.927    35.844    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    39.571 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.571    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.368ns  (logic 10.817ns (31.474%)  route 23.551ns (68.526%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=23, routed)          2.392     7.998    L_reg/M_reg_an[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.433     8.554    L_reg/L_13e78db6_remainder0__0_carry__1_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.150     8.704 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.468     9.172    L_reg/L_13e78db6_remainder0__0_carry__1_i_7_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.326     9.498 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.982    10.480    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.632 r  L_reg/L_13e78db6_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.193    11.826    L_reg/L_13e78db6_remainder0__0_carry_i_9_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.332    12.158 r  L_reg/L_13e78db6_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.158    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.556 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.670    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.004 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.839    13.843    L_reg/L_13e78db6_remainder0[9]
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.303    14.146 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.155    15.301    L_reg/i__carry__1_i_13_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.124    15.425 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=1, routed)           0.670    16.095    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.219 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           1.070    17.289    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I2_O)        0.152    17.441 r  L_reg/i__carry_i_19__4/O
                         net (fo=4, routed)           1.139    18.579    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.326    18.905 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.289    20.195    L_reg/i__carry_i_12__3_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.319 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.338    20.657    aseg_driver/decimal_renderer/i__carry__0_i_21__0[0]
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    21.272 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.361    22.633    aseg_driver/decimal_renderer/O[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.306    22.939 r  aseg_driver/decimal_renderer/i__carry__0_i_17__0/O
                         net (fo=8, routed)           0.983    23.922    L_reg/aseg_OBUF[10]_inst_i_15
    SLICE_X33Y50         LUT6 (Prop_lut6_I1_O)        0.124    24.046 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           1.185    25.231    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.355 f  L_reg/i__carry_i_19/O
                         net (fo=1, routed)           0.689    26.044    L_reg/i__carry_i_19_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.168 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.795    26.963    L_reg/i__carry_i_13_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.150    27.113 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.388    27.502    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.230 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.543 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.171    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.477 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.418    29.895    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    30.019 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.529    30.548    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.672 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.842    31.514    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.150    31.664 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.688    32.351    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.358    32.709 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.076    35.785    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    39.517 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.517    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.342ns  (logic 10.572ns (30.784%)  route 23.770ns (69.216%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=23, routed)          2.392     7.998    L_reg/M_reg_an[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.433     8.554    L_reg/L_13e78db6_remainder0__0_carry__1_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.150     8.704 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.468     9.172    L_reg/L_13e78db6_remainder0__0_carry__1_i_7_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.326     9.498 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.982    10.480    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.632 r  L_reg/L_13e78db6_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.193    11.826    L_reg/L_13e78db6_remainder0__0_carry_i_9_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.332    12.158 r  L_reg/L_13e78db6_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.158    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.556 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.670    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.004 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.839    13.843    L_reg/L_13e78db6_remainder0[9]
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.303    14.146 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.155    15.301    L_reg/i__carry__1_i_13_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.124    15.425 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=1, routed)           0.670    16.095    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.219 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           1.070    17.289    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I2_O)        0.152    17.441 r  L_reg/i__carry_i_19__4/O
                         net (fo=4, routed)           1.139    18.579    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.326    18.905 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.289    20.195    L_reg/i__carry_i_12__3_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.319 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.338    20.657    aseg_driver/decimal_renderer/i__carry__0_i_21__0[0]
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    21.272 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.361    22.633    aseg_driver/decimal_renderer/O[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.306    22.939 r  aseg_driver/decimal_renderer/i__carry__0_i_17__0/O
                         net (fo=8, routed)           0.983    23.922    L_reg/aseg_OBUF[10]_inst_i_15
    SLICE_X33Y50         LUT6 (Prop_lut6_I1_O)        0.124    24.046 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           1.185    25.231    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.355 f  L_reg/i__carry_i_19/O
                         net (fo=1, routed)           0.689    26.044    L_reg/i__carry_i_19_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.168 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.795    26.963    L_reg/i__carry_i_13_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.150    27.113 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.388    27.502    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.230 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.543 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.171    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.477 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.418    29.895    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    30.019 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.529    30.548    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.672 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.842    31.514    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.150    31.664 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.690    32.353    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.328    32.681 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.293    35.975    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.491 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.491    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.322ns  (logic 10.562ns (30.773%)  route 23.760ns (69.227%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=23, routed)          2.392     7.998    L_reg/M_reg_an[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.433     8.554    L_reg/L_13e78db6_remainder0__0_carry__1_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.150     8.704 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.468     9.172    L_reg/L_13e78db6_remainder0__0_carry__1_i_7_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.326     9.498 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.982    10.480    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.632 r  L_reg/L_13e78db6_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.193    11.826    L_reg/L_13e78db6_remainder0__0_carry_i_9_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.332    12.158 r  L_reg/L_13e78db6_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.158    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.556 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.670    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.004 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.839    13.843    L_reg/L_13e78db6_remainder0[9]
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.303    14.146 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.155    15.301    L_reg/i__carry__1_i_13_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.124    15.425 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=1, routed)           0.670    16.095    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.219 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           1.070    17.289    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I2_O)        0.152    17.441 r  L_reg/i__carry_i_19__4/O
                         net (fo=4, routed)           1.139    18.579    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.326    18.905 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.289    20.195    L_reg/i__carry_i_12__3_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.319 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.338    20.657    aseg_driver/decimal_renderer/i__carry__0_i_21__0[0]
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    21.272 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.361    22.633    aseg_driver/decimal_renderer/O[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.306    22.939 r  aseg_driver/decimal_renderer/i__carry__0_i_17__0/O
                         net (fo=8, routed)           0.983    23.922    L_reg/aseg_OBUF[10]_inst_i_15
    SLICE_X33Y50         LUT6 (Prop_lut6_I1_O)        0.124    24.046 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           1.185    25.231    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.355 f  L_reg/i__carry_i_19/O
                         net (fo=1, routed)           0.689    26.044    L_reg/i__carry_i_19_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.168 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.795    26.963    L_reg/i__carry_i_13_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.150    27.113 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.388    27.502    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.230 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.543 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.171    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.477 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.418    29.895    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    30.019 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.529    30.548    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.672 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.842    31.514    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.150    31.664 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.899    32.563    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y46         LUT4 (Prop_lut4_I2_O)        0.328    32.891 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.073    35.964    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.471 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.471    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.192ns  (logic 10.814ns (31.627%)  route 23.378ns (68.373%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=23, routed)          2.392     7.998    L_reg/M_reg_an[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.433     8.554    L_reg/L_13e78db6_remainder0__0_carry__1_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.150     8.704 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.468     9.172    L_reg/L_13e78db6_remainder0__0_carry__1_i_7_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.326     9.498 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.982    10.480    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.632 r  L_reg/L_13e78db6_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.193    11.826    L_reg/L_13e78db6_remainder0__0_carry_i_9_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.332    12.158 r  L_reg/L_13e78db6_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.158    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.556 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.670    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.004 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.839    13.843    L_reg/L_13e78db6_remainder0[9]
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.303    14.146 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.155    15.301    L_reg/i__carry__1_i_13_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.124    15.425 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=1, routed)           0.670    16.095    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.219 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           1.070    17.289    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I2_O)        0.152    17.441 r  L_reg/i__carry_i_19__4/O
                         net (fo=4, routed)           1.139    18.579    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.326    18.905 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.289    20.195    L_reg/i__carry_i_12__3_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.319 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.338    20.657    aseg_driver/decimal_renderer/i__carry__0_i_21__0[0]
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    21.272 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.361    22.633    aseg_driver/decimal_renderer/O[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.306    22.939 r  aseg_driver/decimal_renderer/i__carry__0_i_17__0/O
                         net (fo=8, routed)           0.983    23.922    L_reg/aseg_OBUF[10]_inst_i_15
    SLICE_X33Y50         LUT6 (Prop_lut6_I1_O)        0.124    24.046 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           1.185    25.231    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.355 f  L_reg/i__carry_i_19/O
                         net (fo=1, routed)           0.689    26.044    L_reg/i__carry_i_19_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.168 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.795    26.963    L_reg/i__carry_i_13_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.150    27.113 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.388    27.502    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.230 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.543 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.171    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.477 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.418    29.895    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    30.019 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.529    30.548    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.672 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.842    31.514    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.150    31.664 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.899    32.563    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y46         LUT4 (Prop_lut4_I1_O)        0.356    32.919 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.691    35.611    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.731    39.342 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.342    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.174ns  (logic 10.577ns (30.951%)  route 23.597ns (69.049%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=23, routed)          2.392     7.998    L_reg/M_reg_an[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.433     8.554    L_reg/L_13e78db6_remainder0__0_carry__1_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.150     8.704 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.468     9.172    L_reg/L_13e78db6_remainder0__0_carry__1_i_7_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.326     9.498 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.982    10.480    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.632 r  L_reg/L_13e78db6_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.193    11.826    L_reg/L_13e78db6_remainder0__0_carry_i_9_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.332    12.158 r  L_reg/L_13e78db6_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.158    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.556 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.670    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.004 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.839    13.843    L_reg/L_13e78db6_remainder0[9]
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.303    14.146 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.155    15.301    L_reg/i__carry__1_i_13_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.124    15.425 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=1, routed)           0.670    16.095    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.219 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           1.070    17.289    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I2_O)        0.152    17.441 r  L_reg/i__carry_i_19__4/O
                         net (fo=4, routed)           1.139    18.579    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.326    18.905 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.289    20.195    L_reg/i__carry_i_12__3_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.319 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.338    20.657    aseg_driver/decimal_renderer/i__carry__0_i_21__0[0]
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    21.272 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.361    22.633    aseg_driver/decimal_renderer/O[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.306    22.939 r  aseg_driver/decimal_renderer/i__carry__0_i_17__0/O
                         net (fo=8, routed)           0.983    23.922    L_reg/aseg_OBUF[10]_inst_i_15
    SLICE_X33Y50         LUT6 (Prop_lut6_I1_O)        0.124    24.046 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           1.185    25.231    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.355 f  L_reg/i__carry_i_19/O
                         net (fo=1, routed)           0.689    26.044    L_reg/i__carry_i_19_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.168 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.795    26.963    L_reg/i__carry_i_13_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.150    27.113 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.388    27.502    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.230 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.543 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.171    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.477 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.418    29.895    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    30.019 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.529    30.548    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.672 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.842    31.514    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.150    31.664 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.897    32.561    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.328    32.889 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.912    35.801    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.323 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.323    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.962ns  (logic 10.549ns (31.062%)  route 23.413ns (68.938%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  L_reg/D_registers_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[0][6]/Q
                         net (fo=23, routed)          2.392     7.998    L_reg/M_reg_an[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.433     8.554    L_reg/L_13e78db6_remainder0__0_carry__1_i_10_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.150     8.704 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.468     9.172    L_reg/L_13e78db6_remainder0__0_carry__1_i_7_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.326     9.498 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.982    10.480    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.632 r  L_reg/L_13e78db6_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.193    11.826    L_reg/L_13e78db6_remainder0__0_carry_i_9_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.332    12.158 r  L_reg/L_13e78db6_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.158    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.556 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.670    aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.004 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.839    13.843    L_reg/L_13e78db6_remainder0[9]
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.303    14.146 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.155    15.301    L_reg/i__carry__1_i_13_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.124    15.425 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=1, routed)           0.670    16.095    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.219 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           1.070    17.289    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I2_O)        0.152    17.441 r  L_reg/i__carry_i_19__4/O
                         net (fo=4, routed)           1.139    18.579    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.326    18.905 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           1.289    20.195    L_reg/i__carry_i_12__3_n_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.319 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.338    20.657    aseg_driver/decimal_renderer/i__carry__0_i_21__0[0]
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    21.272 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.361    22.633    aseg_driver/decimal_renderer/O[3]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.306    22.939 r  aseg_driver/decimal_renderer/i__carry__0_i_17__0/O
                         net (fo=8, routed)           0.983    23.922    L_reg/aseg_OBUF[10]_inst_i_15
    SLICE_X33Y50         LUT6 (Prop_lut6_I1_O)        0.124    24.046 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           1.185    25.231    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.355 f  L_reg/i__carry_i_19/O
                         net (fo=1, routed)           0.689    26.044    L_reg/i__carry_i_19_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.168 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.795    26.963    L_reg/i__carry_i_13_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.150    27.113 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.388    27.502    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.230 r  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.543 f  aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.171    aseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.477 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.418    29.895    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    30.019 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.529    30.548    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.672 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.842    31.514    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.150    31.664 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.688    32.351    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y46         LUT4 (Prop_lut4_I1_O)        0.328    32.679 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.938    35.617    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    39.112 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.112    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.842ns  (logic 11.126ns (32.875%)  route 22.717ns (67.125%))
  Logic Levels:           30  (CARRY4=8 LUT2=4 LUT4=9 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=15, routed)          1.768     7.373    L_reg/D_registers_q_reg[4][10]_0[4]
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.497 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.968     8.465    L_reg/L_13e78db6_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.589 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.820     9.410    L_reg/L_13e78db6_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.534 f  L_reg/L_13e78db6_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           1.008    10.541    L_reg/L_13e78db6_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I3_O)        0.152    10.693 r  L_reg/L_13e78db6_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.681    11.374    L_reg/L_13e78db6_remainder0__0_carry_i_8__1_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I2_O)        0.326    11.700 r  L_reg/L_13e78db6_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.700    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[2]
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.098 r  timerseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.098    timerseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  timerseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.212    timerseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.546 f  timerseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.869    13.416    L_reg/L_13e78db6_remainder0_3[9]
    SLICE_X45Y52         LUT5 (Prop_lut5_I3_O)        0.303    13.719 f  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           1.114    14.833    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X46Y50         LUT4 (Prop_lut4_I0_O)        0.152    14.985 r  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           0.629    15.614    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.348    15.962 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.582    16.544    L_reg/i__carry_i_21__3_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I1_O)        0.150    16.694 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           1.079    17.774    L_reg/i__carry_i_13__3_n_0
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.360    18.134 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.864    18.997    L_reg/i__carry_i_12__1_n_0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.332    19.329 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.479    19.809    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X49Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.316 r  timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.316    timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.430 r  timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.430    timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.669 f  timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.125    21.794    L_reg/L_13e78db6_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X52Y51         LUT5 (Prop_lut5_I4_O)        0.302    22.096 f  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.348    23.443    L_reg/L_13e78db6_remainder0_inferred__0/i__carry__1
    SLICE_X56Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.567 f  L_reg/i__carry_i_13__4/O
                         net (fo=9, routed)           0.726    24.293    L_reg/i__carry_i_13__4_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.124    24.417 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.507    24.924    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X57Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.048 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.843    25.891    L_reg/i__carry_i_12__2_n_0
    SLICE_X54Y48         LUT4 (Prop_lut4_I0_O)        0.124    26.015 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.015    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.548 r  timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.548    timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.871 f  timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.865    27.737    timerseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X55Y50         LUT6 (Prop_lut6_I0_O)        0.306    28.043 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.555    28.598    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.722 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.004    29.726    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X55Y48         LUT4 (Prop_lut4_I2_O)        0.152    29.878 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.489    30.367    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.332    30.699 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.021    31.721    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I1_O)        0.154    31.875 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.370    35.245    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    38.992 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.992    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.839ns  (logic 10.328ns (30.520%)  route 23.511ns (69.480%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  L_reg/D_registers_q_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  L_reg/D_registers_q_reg[1][3]/Q
                         net (fo=16, routed)          2.047     7.653    L_reg/D_registers_q_reg[1][10]_0[3]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_13e78db6_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           1.086     8.863    L_reg/L_13e78db6_remainder0__0_carry_i_19__0_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.987 f  L_reg/L_13e78db6_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.979     9.967    L_reg/L_13e78db6_remainder0__0_carry_i_12__0_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.124    10.091 f  L_reg/L_13e78db6_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.671    10.761    L_reg/L_13e78db6_remainder0__0_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.885 r  L_reg/L_13e78db6_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.077    11.962    L_reg/L_13e78db6_remainder0__0_carry_i_10__0_n_0
    SLICE_X38Y31         LUT2 (Prop_lut2_I0_O)        0.150    12.112 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.382    12.494    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X39Y31         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.254 f  bseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.655    13.910    L_reg/L_13e78db6_remainder0_1[10]
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.302    14.212 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          0.821    15.032    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.182 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.075    16.257    L_reg/i__carry_i_20__1_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.328    16.585 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           1.135    17.720    L_reg/i__carry_i_21__2_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I3_O)        0.124    17.844 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.840    18.684    L_reg/i__carry_i_25__0_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.808 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.822    19.630    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X40Y29         LUT2 (Prop_lut2_I1_O)        0.124    19.754 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.596    20.350    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.748 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.061 f  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.190    22.251    L_reg/L_13e78db6_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.306    22.557 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          0.893    23.450    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I1_O)        0.124    23.574 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.432    25.006    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I0_O)        0.124    25.130 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.164    25.294    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.124    25.418 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.829    26.247    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y25         LUT4 (Prop_lut4_I0_O)        0.124    26.371 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.371    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.921 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.921    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.035    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.149    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.371 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832    28.203    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.299    28.502 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.574    29.076    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.124    29.200 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.528    29.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I0_O)        0.153    29.881 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.861    30.742    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.331    31.073 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.041    32.114    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.153    32.267 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.981    35.248    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    38.989 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.989    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.631ns  (logic 10.096ns (30.021%)  route 23.535ns (69.979%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  L_reg/D_registers_q_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  L_reg/D_registers_q_reg[1][3]/Q
                         net (fo=16, routed)          2.047     7.653    L_reg/D_registers_q_reg[1][10]_0[3]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_13e78db6_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           1.086     8.863    L_reg/L_13e78db6_remainder0__0_carry_i_19__0_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.987 f  L_reg/L_13e78db6_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.979     9.967    L_reg/L_13e78db6_remainder0__0_carry_i_12__0_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.124    10.091 f  L_reg/L_13e78db6_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.671    10.761    L_reg/L_13e78db6_remainder0__0_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.885 r  L_reg/L_13e78db6_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.077    11.962    L_reg/L_13e78db6_remainder0__0_carry_i_10__0_n_0
    SLICE_X38Y31         LUT2 (Prop_lut2_I0_O)        0.150    12.112 r  L_reg/L_13e78db6_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.382    12.494    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X39Y31         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.254 f  bseg_driver/decimal_renderer/L_13e78db6_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.655    13.910    L_reg/L_13e78db6_remainder0_1[10]
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.302    14.212 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          0.821    15.032    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.182 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.075    16.257    L_reg/i__carry_i_20__1_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.328    16.585 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           1.135    17.720    L_reg/i__carry_i_21__2_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I3_O)        0.124    17.844 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.840    18.684    L_reg/i__carry_i_25__0_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.808 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.822    19.630    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X40Y29         LUT2 (Prop_lut2_I1_O)        0.124    19.754 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.596    20.350    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.748 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.061 f  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.190    22.251    L_reg/L_13e78db6_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.306    22.557 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          0.893    23.450    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I1_O)        0.124    23.574 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.432    25.006    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I0_O)        0.124    25.130 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.164    25.294    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.124    25.418 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.829    26.247    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y25         LUT4 (Prop_lut4_I0_O)        0.124    26.371 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.371    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.921 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.921    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.035    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.149    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.371 r  bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832    28.203    bseg_driver/decimal_renderer/L_13e78db6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.299    28.502 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.574    29.076    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.124    29.200 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.528    29.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I0_O)        0.153    29.881 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.861    30.742    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.331    31.073 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.041    32.114    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.124    32.238 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.004    35.242    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    38.781 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.781    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.396ns (77.151%)  route 0.413ns (22.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.413     2.113    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.345 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.345    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.416ns (70.092%)  route 0.604ns (29.908%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.169     1.849    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X62Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.436     2.330    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.560 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.560    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1163064146[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.483ns (69.998%)  route 0.636ns (30.002%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.593     1.537    forLoop_idx_0_1163064146[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  forLoop_idx_0_1163064146[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1163064146[1].cond_butt_sel_desel/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.116     1.817    forLoop_idx_0_1163064146[1].cond_butt_sel_desel/D_ctr_q_reg[5]
    SLICE_X61Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.862 f  forLoop_idx_0_1163064146[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.913    forLoop_idx_0_1163064146[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.958 r  forLoop_idx_0_1163064146[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.468     2.427    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.656 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.656    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1163064146[0].cond_butt_sel_desel/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.444ns (67.592%)  route 0.692ns (32.408%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.593     1.537    forLoop_idx_0_1163064146[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1163064146[0].cond_butt_sel_desel/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1163064146[0].cond_butt_sel_desel/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.222     1.923    forLoop_idx_0_1163064146[0].cond_butt_sel_desel/D_ctr_q_reg[12]
    SLICE_X65Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  forLoop_idx_0_1163064146[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.470     2.438    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.672 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.672    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.409ns (59.200%)  route 0.971ns (40.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.971     2.641    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.886 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.886    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.392ns (58.385%)  route 0.992ns (41.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.992     2.663    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.890 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.890    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.691ns  (logic 1.615ns (34.424%)  route 3.076ns (65.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.076     4.567    forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.691 r  forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.691    forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y44         FDRE                                         r  forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.453     4.858    forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  forLoop_idx_0_1024610683[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.619ns (37.103%)  route 2.744ns (62.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.744     4.239    forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.363 r  forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.363    forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.441     4.845    forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.065ns  (logic 1.625ns (39.969%)  route 2.440ns (60.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.440     3.941    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.065 r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.065    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.916ns  (logic 1.617ns (41.299%)  route 2.299ns (58.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.299     3.792    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.916 r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.916    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.441     4.845    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.539ns  (logic 1.622ns (45.846%)  route 1.917ns (54.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.415    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.539 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.539    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1163064146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.307ns (37.092%)  route 0.521ns (62.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.521     0.783    forLoop_idx_0_1163064146[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.828 r  forLoop_idx_0_1163064146[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.828    forLoop_idx_0_1163064146[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1163064146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.861     2.051    forLoop_idx_0_1163064146[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1163064146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1163064146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.300ns (34.148%)  route 0.578ns (65.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.578     0.832    forLoop_idx_0_1163064146[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.877 r  forLoop_idx_0_1163064146[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.877    forLoop_idx_0_1163064146[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1163064146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.863     2.053    forLoop_idx_0_1163064146[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1163064146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.311ns (28.926%)  route 0.765ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.031    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.076 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.076    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.306ns (23.618%)  route 0.990ns (76.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.990     1.251    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.296 r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.296    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.833     2.023    forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  forLoop_idx_0_1024610683[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.313ns (23.965%)  route 0.994ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.994     1.263    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.308 r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.308    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.861     2.051    forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1024610683[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





