<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\gowin_project\tesseract\impl\gwsynthesis\tesseract.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\gowin_project\tesseract\src\tesseract.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\gowin_project\tesseract\src\tesseract.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 15 18:01:23 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>280</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>203</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>26</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>master_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>master_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slave_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_DIV/out_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>master_clk</td>
<td>50.000(MHz)</td>
<td>62.978(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slave_clk</td>
<td>50.000(MHz)</td>
<td>159.887(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>master_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>master_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slave_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slave_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.061</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/DS_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>8.140</td>
</tr>
<tr>
<td>2</td>
<td>5.132</td>
<td>RED_SHIFTER/count_0_s0/Q</td>
<td>BLUE_SHIFTER/DS_s1/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>5.068</td>
</tr>
<tr>
<td>3</td>
<td>5.602</td>
<td>RED_SHIFTER/count_0_s0/Q</td>
<td>GREEN_SHIFTER/DS_s1/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>4.598</td>
</tr>
<tr>
<td>4</td>
<td>5.635</td>
<td>RED_SHIFTER/count_0_s0/Q</td>
<td>RED_SHIFTER/DS_s1/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>4.565</td>
</tr>
<tr>
<td>5</td>
<td>12.755</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_22_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.949</td>
</tr>
<tr>
<td>6</td>
<td>12.910</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_23_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.793</td>
</tr>
<tr>
<td>7</td>
<td>6.648</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>2.823</td>
</tr>
<tr>
<td>8</td>
<td>6.648</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>2.823</td>
</tr>
<tr>
<td>9</td>
<td>6.648</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>2.823</td>
</tr>
<tr>
<td>10</td>
<td>13.349</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_11_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.355</td>
</tr>
<tr>
<td>11</td>
<td>13.399</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_5_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.305</td>
</tr>
<tr>
<td>12</td>
<td>13.399</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_6_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.305</td>
</tr>
<tr>
<td>13</td>
<td>13.719</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_18_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.985</td>
</tr>
<tr>
<td>14</td>
<td>13.719</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_19_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.985</td>
</tr>
<tr>
<td>15</td>
<td>13.746</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/r_addr_9_s0/D</td>
<td>slave_clk:[R]</td>
<td>slave_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.958</td>
</tr>
<tr>
<td>16</td>
<td>13.821</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_10_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.883</td>
</tr>
<tr>
<td>17</td>
<td>13.897</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/r_addr_5_s0/D</td>
<td>slave_clk:[R]</td>
<td>slave_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.806</td>
</tr>
<tr>
<td>18</td>
<td>13.959</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_12_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.744</td>
</tr>
<tr>
<td>19</td>
<td>13.959</td>
<td>CLK_DIV/count_11_s0/Q</td>
<td>CLK_DIV/count_15_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.744</td>
</tr>
<tr>
<td>20</td>
<td>7.507</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>1.964</td>
</tr>
<tr>
<td>21</td>
<td>7.507</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>1.964</td>
</tr>
<tr>
<td>22</td>
<td>7.886</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>2.579</td>
</tr>
<tr>
<td>23</td>
<td>7.943</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/D</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>1.263</td>
</tr>
<tr>
<td>24</td>
<td>8.273</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>1.198</td>
</tr>
<tr>
<td>25</td>
<td>8.878</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>0.593</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.721</td>
<td>r_addr_11_s0/Q</td>
<td>pre_r_addr_11_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.702</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.691</td>
<td>r_addr_7_s0/Q</td>
<td>pre_r_addr_7_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.518</td>
<td>r_addr_12_s0/Q</td>
<td>pre_r_addr_12_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.518</td>
<td>r_addr_4_s0/Q</td>
<td>pre_r_addr_4_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.518</td>
<td>r_addr_5_s0/Q</td>
<td>pre_r_addr_5_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.518</td>
<td>r_addr_8_s0/Q</td>
<td>pre_r_addr_8_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.518</td>
<td>r_addr_10_s0/Q</td>
<td>pre_r_addr_10_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.511</td>
<td>r_addr_2_s0/Q</td>
<td>pre_r_addr_2_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.490</td>
<td>CONTROL_SHIFTER/r_addr_1_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_1_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.490</td>
<td>CONTROL_SHIFTER/r_addr_4_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_4_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.933</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.466</td>
<td>r_addr_9_s0/Q</td>
<td>pre_r_addr_9_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.957</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.463</td>
<td>r_addr_1_s0/Q</td>
<td>pre_r_addr_1_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.959</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.301</td>
<td>r_addr_3_s0/Q</td>
<td>pre_r_addr_3_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.297</td>
<td>CONTROL_SHIFTER/r_addr_9_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_9_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.125</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.296</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_11_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.291</td>
<td>r_addr_6_s0/Q</td>
<td>pre_r_addr_6_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.268</td>
<td>CONTROL_SHIFTER/r_addr_8_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_8_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.268</td>
<td>CONTROL_SHIFTER/r_addr_6_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_6_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.267</td>
<td>CONTROL_SHIFTER/r_addr_10_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_10_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.266</td>
<td>CONTROL_SHIFTER/r_addr_7_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_7_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.264</td>
<td>r_addr_0_s0/Q</td>
<td>pre_r_addr_0_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.074</td>
<td>CONTROL_SHIFTER/r_addr_0_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_0_s1/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.349</td>
</tr>
<tr>
<td>23</td>
<td>0.223</td>
<td>CONTROL_SHIFTER/r_addr_5_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_5_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.645</td>
</tr>
<tr>
<td>24</td>
<td>0.381</td>
<td>CONTROL_SHIFTER/r_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.803</td>
</tr>
<tr>
<td>25</td>
<td>0.524</td>
<td>CLK_DIV/count_3_s0/Q</td>
<td>CLK_DIV/count_3_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.670</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-2.585</td>
<td>6.853</td>
</tr>
<tr>
<td>2</td>
<td>15.051</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>-2.088</td>
<td>6.975</td>
</tr>
<tr>
<td>3</td>
<td>15.148</td>
<td>pre_r_addr_1_s0/Q</td>
<td>RED_SHIFTER/SHCP_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.819</td>
</tr>
<tr>
<td>4</td>
<td>15.174</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>-2.088</td>
<td>6.853</td>
</tr>
<tr>
<td>5</td>
<td>15.177</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>-2.088</td>
<td>6.849</td>
</tr>
<tr>
<td>6</td>
<td>15.279</td>
<td>pre_r_addr_1_s0/Q</td>
<td>RED_SHIFTER/count_2_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.689</td>
</tr>
<tr>
<td>7</td>
<td>15.279</td>
<td>pre_r_addr_1_s0/Q</td>
<td>RED_SHIFTER/count_0_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.689</td>
</tr>
<tr>
<td>8</td>
<td>15.406</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>-2.088</td>
<td>6.620</td>
</tr>
<tr>
<td>9</td>
<td>15.406</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>-2.088</td>
<td>6.620</td>
</tr>
<tr>
<td>10</td>
<td>15.406</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>-2.088</td>
<td>6.620</td>
</tr>
<tr>
<td>11</td>
<td>15.410</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>-2.088</td>
<td>6.616</td>
</tr>
<tr>
<td>12</td>
<td>15.410</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>-2.088</td>
<td>6.616</td>
</tr>
<tr>
<td>13</td>
<td>15.507</td>
<td>pre_r_addr_1_s0/Q</td>
<td>RED_SHIFTER/count_1_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.460</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.308</td>
<td>r_addr_12_s0/Q</td>
<td>RED_SHIFTER/count_1_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.123</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.113</td>
<td>r_addr_12_s0/Q</td>
<td>RED_SHIFTER/SHCP_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.319</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.084</td>
<td>r_addr_12_s0/Q</td>
<td>RED_SHIFTER/count_2_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.347</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.084</td>
<td>r_addr_12_s0/Q</td>
<td>RED_SHIFTER/count_0_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.347</td>
</tr>
<tr>
<td>5</td>
<td>0.230</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.661</td>
</tr>
<tr>
<td>6</td>
<td>0.230</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.661</td>
</tr>
<tr>
<td>7</td>
<td>0.232</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.664</td>
</tr>
<tr>
<td>8</td>
<td>0.232</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.664</td>
</tr>
<tr>
<td>9</td>
<td>0.232</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.664</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.857</td>
</tr>
<tr>
<td>11</td>
<td>0.456</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.887</td>
</tr>
<tr>
<td>12</td>
<td>0.459</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.890</td>
</tr>
<tr>
<td>13</td>
<td>10.119</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[F]</td>
<td>-10.000</td>
<td>-1.732</td>
<td>1.890</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>pre_r_addr_11_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>pre_r_addr_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>pre_r_addr_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>CLK_DIV/count_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>CLK_DIV/count_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>RED_SHIFTER/count_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>CLK_DIV/count_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/DS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_1_s0/Q</td>
</tr>
<tr>
<td>4.545</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s111/I1</td>
</tr>
<tr>
<td>5.154</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s111/F</td>
</tr>
<tr>
<td>5.779</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s134/I2</td>
</tr>
<tr>
<td>6.544</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s134/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s103/I0</td>
</tr>
<tr>
<td>7.312</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s103/F</td>
</tr>
<tr>
<td>7.562</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s88/I3</td>
</tr>
<tr>
<td>8.025</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s88/F</td>
</tr>
<tr>
<td>9.102</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s188/I1</td>
</tr>
<tr>
<td>9.566</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s188/F</td>
</tr>
<tr>
<td>9.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s186/I0</td>
</tr>
<tr>
<td>9.677</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s186/O</td>
</tr>
<tr>
<td>9.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s80/I0</td>
</tr>
<tr>
<td>9.797</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s80/O</td>
</tr>
<tr>
<td>11.236</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/DS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>CONTROL_SHIFTER/LOADER/DS_s0/CLK</td>
</tr>
<tr>
<td>13.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>CONTROL_SHIFTER/LOADER/DS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 40.511%; route: 4.503, 55.317%; tC2Q: 0.340, 4.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BLUE_SHIFTER/DS_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>RED_SHIFTER/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R2C13[0][B]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_0_s0/Q</td>
</tr>
<tr>
<td>4.298</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>BLUE_SHIFTER/n33_s26/I0</td>
</tr>
<tr>
<td>5.112</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">BLUE_SHIFTER/n33_s26/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>BLUE_SHIFTER/n33_s20/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">BLUE_SHIFTER/n33_s20/O</td>
</tr>
<tr>
<td>6.311</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>BLUE_SHIFTER/n33_s25/I0</td>
</tr>
<tr>
<td>7.076</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">BLUE_SHIFTER/n33_s25/F</td>
</tr>
<tr>
<td>8.165</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">BLUE_SHIFTER/DS_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td>BLUE_SHIFTER/DS_s1/CLK</td>
</tr>
<tr>
<td>13.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>BLUE_SHIFTER/DS_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.689, 33.334%; route: 3.039, 59.965%; tC2Q: 0.340, 6.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GREEN_SHIFTER/DS_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>RED_SHIFTER/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R2C13[0][B]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_0_s0/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>GREEN_SHIFTER/n33_s27/I2</td>
</tr>
<tr>
<td>5.544</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">GREEN_SHIFTER/n33_s27/F</td>
</tr>
<tr>
<td>5.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>GREEN_SHIFTER/n33_s24/I1</td>
</tr>
<tr>
<td>5.654</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">GREEN_SHIFTER/n33_s24/O</td>
</tr>
<tr>
<td>5.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>GREEN_SHIFTER/n33_s21/I0</td>
</tr>
<tr>
<td>5.775</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">GREEN_SHIFTER/n33_s21/O</td>
</tr>
<tr>
<td>7.695</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[B]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/DS_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[B]</td>
<td>GREEN_SHIFTER/DS_s1/CLK</td>
</tr>
<tr>
<td>13.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[B]</td>
<td>GREEN_SHIFTER/DS_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 21.659%; route: 3.263, 70.955%; tC2Q: 0.340, 7.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/DS_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>RED_SHIFTER/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R2C13[0][B]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_0_s0/Q</td>
</tr>
<tr>
<td>4.902</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>RED_SHIFTER/n33_s26/I2</td>
</tr>
<tr>
<td>5.511</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">RED_SHIFTER/n33_s26/F</td>
</tr>
<tr>
<td>5.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>RED_SHIFTER/n33_s24/I0</td>
</tr>
<tr>
<td>5.621</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">RED_SHIFTER/n33_s24/O</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>RED_SHIFTER/n33_s21/I0</td>
</tr>
<tr>
<td>5.742</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">RED_SHIFTER/n33_s21/O</td>
</tr>
<tr>
<td>7.662</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/DS_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td>RED_SHIFTER/DS_s1/CLK</td>
</tr>
<tr>
<td>13.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>RED_SHIFTER/DS_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.840, 18.406%; route: 3.385, 74.154%; tC2Q: 0.340, 7.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.704</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>CLK_DIV/n97_s3/I1</td>
</tr>
<tr>
<td>6.298</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n97_s3/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>CLK_DIV/n93_s3/I3</td>
</tr>
<tr>
<td>7.396</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n93_s3/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n92_s3/I1</td>
</tr>
<tr>
<td>8.322</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n92_s3/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>CLK_DIV/n91_s2/I1</td>
</tr>
<tr>
<td>10.046</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n91_s2/F</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>CLK_DIV/count_22_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>CLK_DIV/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.569, 51.356%; route: 3.041, 43.756%; tC2Q: 0.340, 4.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.704</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>CLK_DIV/n97_s3/I1</td>
</tr>
<tr>
<td>6.298</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n97_s3/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>CLK_DIV/n93_s3/I3</td>
</tr>
<tr>
<td>7.396</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n93_s3/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n92_s3/I1</td>
</tr>
<tr>
<td>8.322</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n92_s3/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CLK_DIV/n90_s2/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n90_s2/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CLK_DIV/count_23_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CLK_DIV/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.413, 50.242%; route: 3.041, 44.759%; tC2Q: 0.340, 4.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.248</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>15.034</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>16.416</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.786, 27.852%; route: 1.697, 60.116%; tC2Q: 0.340, 12.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.248</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>15.034</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>16.416</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.786, 27.852%; route: 1.697, 60.116%; tC2Q: 0.340, 12.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.248</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>15.034</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>16.416</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.786, 27.852%; route: 1.697, 60.116%; tC2Q: 0.340, 12.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/n96_s4/I3</td>
</tr>
<tr>
<td>5.938</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s4/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>CLK_DIV/out_clk_s4/I1</td>
</tr>
<tr>
<td>6.549</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CLK_DIV/out_clk_s3/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.637</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/n102_s2/I0</td>
</tr>
<tr>
<td>9.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n102_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.452, 54.316%; route: 2.563, 40.339%; tC2Q: 0.340, 5.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/n96_s4/I3</td>
</tr>
<tr>
<td>5.938</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s4/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>CLK_DIV/out_clk_s4/I1</td>
</tr>
<tr>
<td>6.549</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CLK_DIV/out_clk_s3/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.637</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>CLK_DIV/n108_s4/I0</td>
</tr>
<tr>
<td>9.402</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n108_s4/F</td>
</tr>
<tr>
<td>9.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>CLK_DIV/count_5_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>CLK_DIV/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.402, 53.956%; route: 2.563, 40.657%; tC2Q: 0.340, 5.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/n96_s4/I3</td>
</tr>
<tr>
<td>5.938</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s4/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>CLK_DIV/out_clk_s4/I1</td>
</tr>
<tr>
<td>6.549</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CLK_DIV/out_clk_s3/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.637</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>CLK_DIV/n107_s2/I2</td>
</tr>
<tr>
<td>9.402</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n107_s2/F</td>
</tr>
<tr>
<td>9.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>CLK_DIV/count_6_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>CLK_DIV/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.402, 53.956%; route: 2.563, 40.657%; tC2Q: 0.340, 5.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/n96_s4/I3</td>
</tr>
<tr>
<td>5.938</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s4/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>CLK_DIV/out_clk_s4/I1</td>
</tr>
<tr>
<td>6.549</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CLK_DIV/out_clk_s3/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.267</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>CLK_DIV/n95_s2/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n95_s2/F</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>CLK_DIV/count_18_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>CLK_DIV/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.452, 57.671%; route: 2.194, 36.654%; tC2Q: 0.340, 5.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/n96_s4/I3</td>
</tr>
<tr>
<td>5.938</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s4/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>CLK_DIV/out_clk_s4/I1</td>
</tr>
<tr>
<td>6.549</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CLK_DIV/out_clk_s3/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.267</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>CLK_DIV/n94_s2/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n94_s2/F</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>CLK_DIV/count_19_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>CLK_DIV/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.452, 57.671%; route: 2.194, 36.654%; tC2Q: 0.340, 5.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/r_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slave_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>3.418</td>
<td>2.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>CONTROL_SHIFTER/n216_s4/I0</td>
</tr>
<tr>
<td>4.233</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C18[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n216_s4/F</td>
</tr>
<tr>
<td>4.600</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CONTROL_SHIFTER/n213_s5/I0</td>
</tr>
<tr>
<td>5.064</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n213_s5/F</td>
</tr>
<tr>
<td>5.080</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>CONTROL_SHIFTER/n210_s3/I3</td>
</tr>
<tr>
<td>5.840</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n210_s3/F</td>
</tr>
<tr>
<td>6.152</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CONTROL_SHIFTER/n210_s2/I1</td>
</tr>
<tr>
<td>6.966</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n210_s2/F</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>21.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>20.712</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.853, 47.883%; route: 2.766, 46.417%; tC2Q: 0.340, 5.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/n96_s4/I3</td>
</tr>
<tr>
<td>5.938</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s4/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>CLK_DIV/out_clk_s4/I1</td>
</tr>
<tr>
<td>6.549</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CLK_DIV/out_clk_s3/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.371</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>CLK_DIV/n103_s2/I2</td>
</tr>
<tr>
<td>8.980</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n103_s2/F</td>
</tr>
<tr>
<td>8.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.246, 55.182%; route: 2.297, 39.045%; tC2Q: 0.340, 5.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/r_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slave_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>3.777</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>CONTROL_SHIFTER/n219_s6/I1</td>
</tr>
<tr>
<td>4.592</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n219_s6/F</td>
</tr>
<tr>
<td>4.596</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CONTROL_SHIFTER/n219_s3/I3</td>
</tr>
<tr>
<td>5.205</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n219_s3/F</td>
</tr>
<tr>
<td>6.050</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>CONTROL_SHIFTER/n214_s2/I2</td>
</tr>
<tr>
<td>6.815</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n214_s2/F</td>
</tr>
<tr>
<td>6.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>21.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>CONTROL_SHIFTER/r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>20.712</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>CONTROL_SHIFTER/r_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.188, 37.686%; route: 3.279, 56.465%; tC2Q: 0.340, 5.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/n96_s4/I3</td>
</tr>
<tr>
<td>5.938</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s4/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>CLK_DIV/out_clk_s4/I1</td>
</tr>
<tr>
<td>6.549</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CLK_DIV/out_clk_s3/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.377</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>CLK_DIV/n101_s2/I2</td>
</tr>
<tr>
<td>8.841</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n101_s2/F</td>
</tr>
<tr>
<td>8.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>CLK_DIV/count_12_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>CLK_DIV/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.101, 53.984%; route: 2.304, 40.104%; tC2Q: 0.340, 5.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/Q</td>
</tr>
<tr>
<td>4.285</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>CLK_DIV/n100_s4/I2</td>
</tr>
<tr>
<td>5.100</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s4/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/n96_s4/I3</td>
</tr>
<tr>
<td>5.938</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s4/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>CLK_DIV/out_clk_s4/I1</td>
</tr>
<tr>
<td>6.549</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CLK_DIV/out_clk_s3/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.377</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>CLK_DIV/n98_s2/I0</td>
</tr>
<tr>
<td>8.841</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n98_s2/F</td>
</tr>
<tr>
<td>8.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>CLK_DIV/count_15_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>CLK_DIV/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.101, 53.984%; route: 2.304, 40.104%; tC2Q: 0.340, 5.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.248</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>15.034</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.786, 40.039%; route: 0.838, 42.665%; tC2Q: 0.340, 17.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.248</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>15.034</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.786, 40.039%; route: 0.838, 42.665%; tC2Q: 0.340, 17.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_1_s0/Q</td>
</tr>
<tr>
<td>4.666</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/n55_s3/I0</td>
</tr>
<tr>
<td>5.427</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n55_s3/F</td>
</tr>
<tr>
<td>5.676</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.760, 29.478%; route: 1.479, 57.354%; tC2Q: 0.340, 13.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.248</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/n17_s3/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n17_s3/F</td>
</tr>
<tr>
<td>14.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 48.208%; route: 0.315, 24.912%; tC2Q: 0.340, 26.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.792</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/STCP_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 71.651%; tC2Q: 0.340, 28.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.187</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/SHCP_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 42.744%; tC2Q: 0.340, 57.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">pre_r_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>pre_r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_11_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>pre_r_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 64.795%; tC2Q: 0.247, 35.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>r_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">r_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">pre_r_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>pre_r_addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_7_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>pre_r_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 66.221%; tC2Q: 0.247, 33.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">pre_r_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>pre_r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_12_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>pre_r_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.658, 72.696%; tC2Q: 0.247, 27.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">r_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">pre_r_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>pre_r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_4_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>pre_r_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.658, 72.696%; tC2Q: 0.247, 27.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">r_addr_5_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">pre_r_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>pre_r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_5_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>pre_r_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.658, 72.696%; tC2Q: 0.247, 27.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">pre_r_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>pre_r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_8_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>pre_r_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.658, 72.696%; tC2Q: 0.247, 27.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">r_addr_10_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">pre_r_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>pre_r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_10_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>pre_r_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.658, 72.696%; tC2Q: 0.247, 27.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">r_addr_2_s0/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">pre_r_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>pre_r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_2_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>pre_r_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.664, 72.887%; tC2Q: 0.247, 27.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>CONTROL_SHIFTER/r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.648</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>CONTROL_SHIFTER/previous_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_1_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>CONTROL_SHIFTER/previous_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.685, 73.500%; tC2Q: 0.247, 26.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.649</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_4_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 73.520%; tC2Q: 0.247, 26.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">r_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.672</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">pre_r_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>pre_r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_9_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>pre_r_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 74.182%; tC2Q: 0.247, 25.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">r_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.675</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>pre_r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_1_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>pre_r_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 74.253%; tC2Q: 0.247, 25.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>pre_r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_3_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>pre_r_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 77.971%; tC2Q: 0.247, 22.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>CONTROL_SHIFTER/previous_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_9_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>CONTROL_SHIFTER/previous_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 78.042%; tC2Q: 0.247, 21.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.842</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_11_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.879, 78.062%; tC2Q: 0.247, 21.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">r_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>pre_r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_6_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>pre_r_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 78.161%; tC2Q: 0.247, 21.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>CONTROL_SHIFTER/previous_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_8_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>CONTROL_SHIFTER/previous_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.907, 78.594%; tC2Q: 0.247, 21.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>CONTROL_SHIFTER/r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>CONTROL_SHIFTER/previous_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_6_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>CONTROL_SHIFTER/previous_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.907, 78.598%; tC2Q: 0.247, 21.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CONTROL_SHIFTER/r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_10_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_10_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_10_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.908, 78.613%; tC2Q: 0.247, 21.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.872</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_7_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.910, 78.645%; tC2Q: 0.247, 21.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">r_addr_0_s0/Q</td>
</tr>
<tr>
<td>1.874</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">pre_r_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>pre_r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_0_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>pre_r_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 78.679%; tC2Q: 0.247, 21.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>CONTROL_SHIFTER/r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R13C19[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_0_s0/Q</td>
</tr>
<tr>
<td>2.064</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>CONTROL_SHIFTER/previous_addr_0_s1/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_0_s1</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>CONTROL_SHIFTER/previous_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 81.683%; tC2Q: 0.247, 18.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>CONTROL_SHIFTER/r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R13C20[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.361</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>CONTROL_SHIFTER/previous_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_5_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>CONTROL_SHIFTER/previous_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 84.983%; tC2Q: 0.247, 15.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CONTROL_SHIFTER/r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>1.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.556, 86.301%; tC2Q: 0.247, 13.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>CLK_DIV/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_3_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>CLK_DIV/n110_s2/I3</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n110_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>CLK_DIV/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>CLK_DIV/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.861</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.564</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td>13.532</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 28.082%; route: 4.589, 66.962%; tC2Q: 0.340, 4.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.984</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/STCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td>23.035</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 27.588%; route: 4.711, 67.543%; tC2Q: 0.340, 4.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>pre_r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>pre_r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.044</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>n19_s0/I1</td>
</tr>
<tr>
<td>4.818</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>4.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>4.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>4.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>4.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>4.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>4.945</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>4.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>4.987</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>4.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][A]</td>
<td>n25_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>n26_s0/CIN</td>
</tr>
<tr>
<td>5.114</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">n26_s0/COUT</td>
</tr>
<tr>
<td>5.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>n27_s0/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">n27_s0/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>n28_s0/CIN</td>
</tr>
<tr>
<td>5.198</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n28_s0/COUT</td>
</tr>
<tr>
<td>5.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>n29_s0/CIN</td>
</tr>
<tr>
<td>5.238</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n29_s0/COUT</td>
</tr>
<tr>
<td>5.940</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n32_s1/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>7.916</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/SHCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>RED_SHIFTER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.959, 40.652%; route: 2.521, 52.301%; tC2Q: 0.340, 7.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.861</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/SHCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td>23.035</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 28.082%; route: 4.589, 66.962%; tC2Q: 0.340, 4.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.858</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td>23.035</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 28.096%; route: 4.585, 66.945%; tC2Q: 0.340, 4.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>pre_r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>pre_r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.044</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>n19_s0/I1</td>
</tr>
<tr>
<td>4.818</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>4.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>4.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>4.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>4.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>4.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>4.945</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>4.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>4.987</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>4.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][A]</td>
<td>n25_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>n26_s0/CIN</td>
</tr>
<tr>
<td>5.114</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">n26_s0/COUT</td>
</tr>
<tr>
<td>5.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>n27_s0/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">n27_s0/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>n28_s0/CIN</td>
</tr>
<tr>
<td>5.198</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n28_s0/COUT</td>
</tr>
<tr>
<td>5.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>n29_s0/CIN</td>
</tr>
<tr>
<td>5.238</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n29_s0/COUT</td>
</tr>
<tr>
<td>5.940</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n32_s1/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>7.785</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>RED_SHIFTER/count_2_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>RED_SHIFTER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.959, 41.785%; route: 2.390, 50.972%; tC2Q: 0.340, 7.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>pre_r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>pre_r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.044</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>n19_s0/I1</td>
</tr>
<tr>
<td>4.818</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>4.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>4.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>4.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>4.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>4.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>4.945</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>4.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>4.987</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>4.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][A]</td>
<td>n25_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>n26_s0/CIN</td>
</tr>
<tr>
<td>5.114</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">n26_s0/COUT</td>
</tr>
<tr>
<td>5.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>n27_s0/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">n27_s0/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>n28_s0/CIN</td>
</tr>
<tr>
<td>5.198</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n28_s0/COUT</td>
</tr>
<tr>
<td>5.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>n29_s0/CIN</td>
</tr>
<tr>
<td>5.238</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n29_s0/COUT</td>
</tr>
<tr>
<td>5.940</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n32_s1/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>7.785</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>RED_SHIFTER/count_0_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.959, 41.785%; route: 2.390, 50.972%; tC2Q: 0.340, 7.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.628</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td>23.035</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 29.070%; route: 4.356, 65.799%; tC2Q: 0.340, 5.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.628</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td>23.035</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 29.070%; route: 4.356, 65.799%; tC2Q: 0.340, 5.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.628</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td>23.035</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 29.070%; route: 4.356, 65.799%; tC2Q: 0.340, 5.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td>23.035</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 29.085%; route: 4.352, 65.782%; tC2Q: 0.340, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.147</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>CONTROL_SHIFTER/n303_s0/I1</td>
</tr>
<tr>
<td>4.921</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n303_s0/COUT</td>
</tr>
<tr>
<td>4.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>CONTROL_SHIFTER/n304_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[0][B]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>5.132</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>5.217</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>5.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.958</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.773</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td>23.035</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.924, 29.085%; route: 4.352, 65.782%; tC2Q: 0.340, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>pre_r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>pre_r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.044</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>n19_s0/I1</td>
</tr>
<tr>
<td>4.818</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>4.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>4.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>4.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>4.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>4.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>4.945</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>4.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>4.987</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>4.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][A]</td>
<td>n25_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>n26_s0/CIN</td>
</tr>
<tr>
<td>5.114</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">n26_s0/COUT</td>
</tr>
<tr>
<td>5.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>n27_s0/CIN</td>
</tr>
<tr>
<td>5.156</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">n27_s0/COUT</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>n28_s0/CIN</td>
</tr>
<tr>
<td>5.198</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n28_s0/COUT</td>
</tr>
<tr>
<td>5.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>n29_s0/CIN</td>
</tr>
<tr>
<td>5.238</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n29_s0/COUT</td>
</tr>
<tr>
<td>5.940</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n32_s1/I2</td>
</tr>
<tr>
<td>6.704</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>7.557</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>RED_SHIFTER/count_1_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>RED_SHIFTER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.959, 43.924%; route: 2.162, 48.461%; tC2Q: 0.340, 7.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n32_s1/I0</td>
</tr>
<tr>
<td>1.429</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>1.839</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>RED_SHIFTER/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RED_SHIFTER/count_1_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>RED_SHIFTER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.402%; route: 0.591, 52.605%; tC2Q: 0.247, 21.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n32_s1/I0</td>
</tr>
<tr>
<td>1.429</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/SHCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>RED_SHIFTER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.637%; route: 0.786, 59.630%; tC2Q: 0.247, 18.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n32_s1/I0</td>
</tr>
<tr>
<td>1.429</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>2.063</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>RED_SHIFTER/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RED_SHIFTER/count_2_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>RED_SHIFTER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.174%; route: 0.815, 60.494%; tC2Q: 0.247, 18.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n32_s1/I0</td>
</tr>
<tr>
<td>1.429</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>2.063</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td style=" font-weight:bold;">RED_SHIFTER/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>RED_SHIFTER/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.174%; route: 0.815, 60.494%; tC2Q: 0.247, 18.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.377</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.802%; route: 1.002, 60.329%; tC2Q: 0.247, 14.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.377</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.802%; route: 1.002, 60.329%; tC2Q: 0.247, 14.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.380</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.760%; route: 1.005, 60.395%; tC2Q: 0.247, 14.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.380</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.760%; route: 1.005, 60.395%; tC2Q: 0.247, 14.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.380</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.760%; route: 1.005, 60.395%; tC2Q: 0.247, 14.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.572</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/STCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 22.191%; route: 1.198, 64.505%; tC2Q: 0.247, 13.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.603</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 21.828%; route: 1.229, 65.086%; tC2Q: 0.247, 13.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/SHCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 21.796%; route: 1.231, 65.138%; tC2Q: 0.247, 13.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-7.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.968</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>-8.458</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>-7.553</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>-7.523</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td>-7.513</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 21.796%; route: 1.231, 65.138%; tC2Q: 0.247, 13.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pre_r_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>pre_r_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>pre_r_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pre_r_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>pre_r_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>pre_r_addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pre_r_addr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>pre_r_addr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>pre_r_addr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV/count_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV/count_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV/count_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV/count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV/count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV/count_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RED_SHIFTER/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>RED_SHIFTER/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>RED_SHIFTER/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV/count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV/count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV/count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>RED_SHIFTER/SHCP_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>RED_SHIFTER/SHCP_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>RED_SHIFTER/count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>RED_SHIFTER/count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>RED_SHIFTER/count_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>67</td>
<td>master_clk_d</td>
<td>2.061</td>
<td>1.280</td>
</tr>
<tr>
<td>39</td>
<td>slave_clk</td>
<td>2.795</td>
<td>1.279</td>
</tr>
<tr>
<td>38</td>
<td>r_addr_1[4]</td>
<td>3.734</td>
<td>1.600</td>
</tr>
<tr>
<td>35</td>
<td>r_addr_1[2]</td>
<td>2.795</td>
<td>3.145</td>
</tr>
<tr>
<td>33</td>
<td>r_addr_1[5]</td>
<td>3.376</td>
<td>2.660</td>
</tr>
<tr>
<td>32</td>
<td>r_addr_1[3]</td>
<td>2.845</td>
<td>2.783</td>
</tr>
<tr>
<td>29</td>
<td>r_addr_1[1]</td>
<td>3.463</td>
<td>1.595</td>
</tr>
<tr>
<td>28</td>
<td>count[1]</td>
<td>2.061</td>
<td>1.470</td>
</tr>
<tr>
<td>26</td>
<td>count[0]</td>
<td>2.377</td>
<td>0.995</td>
</tr>
<tr>
<td>22</td>
<td>r_addr_1[0]</td>
<td>3.764</td>
<td>1.830</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C12</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C11</td>
<td>81.94%</td>
</tr>
<tr>
<td>R7C12</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C9</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C8</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C19</td>
<td>76.39%</td>
</tr>
<tr>
<td>R7C11</td>
<td>69.44%</td>
</tr>
<tr>
<td>R13C20</td>
<td>65.28%</td>
</tr>
<tr>
<td>R12C8</td>
<td>63.89%</td>
</tr>
<tr>
<td>R11C8</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
