
FreeRTOS_LC5110_Joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002958  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  08002a68  08002a68  00012a68  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080030ec  080030ec  000130ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080030f0  080030f0  000130f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080030f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001140  2000000c  08003100  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000114c  08003100  0002114c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001cb0c  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003f31  00000000  00000000  0003cb41  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00009718  00000000  00000000  00040a72  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000dc0  00000000  00000000  0004a190  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000010f8  00000000  00000000  0004af50  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000810a  00000000  00000000  0004c048  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000050d5  00000000  00000000  00054152  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00059227  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000026c4  00000000  00000000  000592a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08002a50 	.word	0x08002a50

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08002a50 	.word	0x08002a50

08000150 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a07      	ldr	r2, [pc, #28]	; (8000170 <HAL_Init+0x20>)
{
 8000152:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000154:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000156:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000158:	f043 0310 	orr.w	r3, r3, #16
 800015c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015e:	f000 fb9b 	bl	8000898 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f002 fbae 	bl	80028c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 fb1c 	bl	80027a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800016c:	2000      	movs	r0, #0
 800016e:	bd08      	pop	{r3, pc}
 8000170:	40022000 	.word	0x40022000

08000174 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000174:	4a03      	ldr	r2, [pc, #12]	; (8000184 <HAL_IncTick+0x10>)
 8000176:	4b04      	ldr	r3, [pc, #16]	; (8000188 <HAL_IncTick+0x14>)
 8000178:	6811      	ldr	r1, [r2, #0]
 800017a:	781b      	ldrb	r3, [r3, #0]
 800017c:	440b      	add	r3, r1
 800017e:	6013      	str	r3, [r2, #0]
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	20001080 	.word	0x20001080
 8000188:	20000000 	.word	0x20000000

0800018c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800018c:	4b01      	ldr	r3, [pc, #4]	; (8000194 <HAL_GetTick+0x8>)
 800018e:	6818      	ldr	r0, [r3, #0]
}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop
 8000194:	20001080 	.word	0x20001080

08000198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000198:	b538      	push	{r3, r4, r5, lr}
 800019a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800019c:	f7ff fff6 	bl	800018c <HAL_GetTick>
 80001a0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001a2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001a4:	bf1e      	ittt	ne
 80001a6:	4b04      	ldrne	r3, [pc, #16]	; (80001b8 <HAL_Delay+0x20>)
 80001a8:	781b      	ldrbne	r3, [r3, #0]
 80001aa:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001ac:	f7ff ffee 	bl	800018c <HAL_GetTick>
 80001b0:	1b40      	subs	r0, r0, r5
 80001b2:	4284      	cmp	r4, r0
 80001b4:	d8fa      	bhi.n	80001ac <HAL_Delay+0x14>
  {
  }
}
 80001b6:	bd38      	pop	{r3, r4, r5, pc}
 80001b8:	20000000 	.word	0x20000000

080001bc <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80001bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80001be:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80001c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001c2:	f012 0f50 	tst.w	r2, #80	; 0x50
 80001c6:	d11b      	bne.n	8000200 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80001c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80001ce:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80001d0:	681a      	ldr	r2, [r3, #0]
 80001d2:	6892      	ldr	r2, [r2, #8]
 80001d4:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80001d8:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80001dc:	d10c      	bne.n	80001f8 <ADC_DMAConvCplt+0x3c>
 80001de:	68da      	ldr	r2, [r3, #12]
 80001e0:	b952      	cbnz	r2, 80001f8 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80001e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80001e8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80001ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001ec:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80001ee:	bf5e      	ittt	pl
 80001f0:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 80001f2:	f042 0201 	orrpl.w	r2, r2, #1
 80001f6:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80001f8:	4618      	mov	r0, r3
 80001fa:	f002 f97b 	bl	80024f4 <HAL_ADC_ConvCpltCallback>
 80001fe:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000200:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000208:	4718      	bx	r3

0800020a <HAL_ADC_ConvHalfCpltCallback>:
 800020a:	4770      	bx	lr

0800020c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800020c:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800020e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000210:	f7ff fffb 	bl	800020a <HAL_ADC_ConvHalfCpltCallback>
 8000214:	bd08      	pop	{r3, pc}

08000216 <HAL_ADC_LevelOutOfWindowCallback>:
 8000216:	4770      	bx	lr

08000218 <HAL_ADC_IRQHandler>:
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000218:	6803      	ldr	r3, [r0, #0]
{
 800021a:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800021c:	685a      	ldr	r2, [r3, #4]
{
 800021e:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000220:	0690      	lsls	r0, r2, #26
 8000222:	d527      	bpl.n	8000274 <HAL_ADC_IRQHandler+0x5c>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000224:	681a      	ldr	r2, [r3, #0]
 8000226:	0791      	lsls	r1, r2, #30
 8000228:	d524      	bpl.n	8000274 <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800022a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800022c:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800022e:	bf5e      	ittt	pl
 8000230:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000232:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000236:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000238:	689a      	ldr	r2, [r3, #8]
 800023a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800023e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000242:	d110      	bne.n	8000266 <HAL_ADC_IRQHandler+0x4e>
 8000244:	68e2      	ldr	r2, [r4, #12]
 8000246:	b972      	cbnz	r2, 8000266 <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000248:	685a      	ldr	r2, [r3, #4]
 800024a:	f022 0220 	bic.w	r2, r2, #32
 800024e:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000250:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000252:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000256:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000258:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800025a:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800025c:	bf5e      	ittt	pl
 800025e:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000260:	f043 0301 	orrpl.w	r3, r3, #1
 8000264:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 8000266:	4620      	mov	r0, r4
 8000268:	f002 f944 	bl	80024f4 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800026c:	f06f 0212 	mvn.w	r2, #18
 8000270:	6823      	ldr	r3, [r4, #0]
 8000272:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000274:	6823      	ldr	r3, [r4, #0]
 8000276:	685a      	ldr	r2, [r3, #4]
 8000278:	0610      	lsls	r0, r2, #24
 800027a:	d530      	bpl.n	80002de <HAL_ADC_IRQHandler+0xc6>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	0751      	lsls	r1, r2, #29
 8000280:	d52d      	bpl.n	80002de <HAL_ADC_IRQHandler+0xc6>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000282:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000284:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000286:	bf5e      	ittt	pl
 8000288:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800028a:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 800028e:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000290:	689a      	ldr	r2, [r3, #8]
 8000292:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000296:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 800029a:	d00a      	beq.n	80002b2 <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800029c:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800029e:	0550      	lsls	r0, r2, #21
 80002a0:	d416      	bmi.n	80002d0 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80002a2:	689a      	ldr	r2, [r3, #8]
 80002a4:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80002a8:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80002ac:	d110      	bne.n	80002d0 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80002ae:	68e2      	ldr	r2, [r4, #12]
 80002b0:	b972      	cbnz	r2, 80002d0 <HAL_ADC_IRQHandler+0xb8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80002b2:	685a      	ldr	r2, [r3, #4]
 80002b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80002b8:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80002ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80002c0:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80002c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002c4:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80002c6:	bf5e      	ittt	pl
 80002c8:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80002ca:	f043 0301 	orrpl.w	r3, r3, #1
 80002ce:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80002d0:	4620      	mov	r0, r4
 80002d2:	f000 fadf 	bl	8000894 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80002d6:	f06f 020c 	mvn.w	r2, #12
 80002da:	6823      	ldr	r3, [r4, #0]
 80002dc:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80002de:	6823      	ldr	r3, [r4, #0]
 80002e0:	685a      	ldr	r2, [r3, #4]
 80002e2:	0652      	lsls	r2, r2, #25
 80002e4:	d50d      	bpl.n	8000302 <HAL_ADC_IRQHandler+0xea>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	07db      	lsls	r3, r3, #31
 80002ea:	d50a      	bpl.n	8000302 <HAL_ADC_IRQHandler+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80002ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80002ee:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80002f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002f4:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80002f6:	f7ff ff8e 	bl	8000216 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80002fa:	f06f 0201 	mvn.w	r2, #1
 80002fe:	6823      	ldr	r3, [r4, #0]
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	bd10      	pop	{r4, pc}

08000304 <HAL_ADC_ErrorCallback>:
{
 8000304:	4770      	bx	lr

08000306 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000306:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000308:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800030a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800030c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000310:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000312:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800031a:	f7ff fff3 	bl	8000304 <HAL_ADC_ErrorCallback>
 800031e:	bd08      	pop	{r3, pc}

08000320 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000320:	2300      	movs	r3, #0
{ 
 8000322:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000324:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000326:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800032a:	2b01      	cmp	r3, #1
 800032c:	d074      	beq.n	8000418 <HAL_ADC_ConfigChannel+0xf8>
 800032e:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000330:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000332:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000336:	2d06      	cmp	r5, #6
 8000338:	6802      	ldr	r2, [r0, #0]
 800033a:	ea4f 0385 	mov.w	r3, r5, lsl #2
 800033e:	680c      	ldr	r4, [r1, #0]
 8000340:	d825      	bhi.n	800038e <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000342:	442b      	add	r3, r5
 8000344:	251f      	movs	r5, #31
 8000346:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000348:	3b05      	subs	r3, #5
 800034a:	409d      	lsls	r5, r3
 800034c:	ea26 0505 	bic.w	r5, r6, r5
 8000350:	fa04 f303 	lsl.w	r3, r4, r3
 8000354:	432b      	orrs	r3, r5
 8000356:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000358:	2c09      	cmp	r4, #9
 800035a:	ea4f 0344 	mov.w	r3, r4, lsl #1
 800035e:	688d      	ldr	r5, [r1, #8]
 8000360:	d92f      	bls.n	80003c2 <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000362:	2607      	movs	r6, #7
 8000364:	4423      	add	r3, r4
 8000366:	68d1      	ldr	r1, [r2, #12]
 8000368:	3b1e      	subs	r3, #30
 800036a:	409e      	lsls	r6, r3
 800036c:	ea21 0106 	bic.w	r1, r1, r6
 8000370:	fa05 f303 	lsl.w	r3, r5, r3
 8000374:	430b      	orrs	r3, r1
 8000376:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000378:	f1a4 0310 	sub.w	r3, r4, #16
 800037c:	2b01      	cmp	r3, #1
 800037e:	d92b      	bls.n	80003d8 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000380:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8000382:	2200      	movs	r2, #0
 8000384:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000388:	4618      	mov	r0, r3
 800038a:	b002      	add	sp, #8
 800038c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800038e:	2d0c      	cmp	r5, #12
 8000390:	d80b      	bhi.n	80003aa <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000392:	442b      	add	r3, r5
 8000394:	251f      	movs	r5, #31
 8000396:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000398:	3b23      	subs	r3, #35	; 0x23
 800039a:	409d      	lsls	r5, r3
 800039c:	ea26 0505 	bic.w	r5, r6, r5
 80003a0:	fa04 f303 	lsl.w	r3, r4, r3
 80003a4:	432b      	orrs	r3, r5
 80003a6:	6313      	str	r3, [r2, #48]	; 0x30
 80003a8:	e7d6      	b.n	8000358 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80003aa:	442b      	add	r3, r5
 80003ac:	251f      	movs	r5, #31
 80003ae:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80003b0:	3b41      	subs	r3, #65	; 0x41
 80003b2:	409d      	lsls	r5, r3
 80003b4:	ea26 0505 	bic.w	r5, r6, r5
 80003b8:	fa04 f303 	lsl.w	r3, r4, r3
 80003bc:	432b      	orrs	r3, r5
 80003be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80003c0:	e7ca      	b.n	8000358 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80003c2:	2607      	movs	r6, #7
 80003c4:	6911      	ldr	r1, [r2, #16]
 80003c6:	4423      	add	r3, r4
 80003c8:	409e      	lsls	r6, r3
 80003ca:	ea21 0106 	bic.w	r1, r1, r6
 80003ce:	fa05 f303 	lsl.w	r3, r5, r3
 80003d2:	430b      	orrs	r3, r1
 80003d4:	6113      	str	r3, [r2, #16]
 80003d6:	e7cf      	b.n	8000378 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80003d8:	4b10      	ldr	r3, [pc, #64]	; (800041c <HAL_ADC_ConfigChannel+0xfc>)
 80003da:	429a      	cmp	r2, r3
 80003dc:	d116      	bne.n	800040c <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80003de:	6893      	ldr	r3, [r2, #8]
 80003e0:	021b      	lsls	r3, r3, #8
 80003e2:	d4cd      	bmi.n	8000380 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80003e4:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80003e6:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80003e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80003ec:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80003ee:	d1c7      	bne.n	8000380 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80003f0:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <HAL_ADC_ConfigChannel+0x100>)
 80003f2:	4a0c      	ldr	r2, [pc, #48]	; (8000424 <HAL_ADC_ConfigChannel+0x104>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80003fa:	230a      	movs	r3, #10
 80003fc:	4353      	muls	r3, r2
            wait_loop_index--;
 80003fe:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000400:	9b01      	ldr	r3, [sp, #4]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d0bc      	beq.n	8000380 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000406:	9b01      	ldr	r3, [sp, #4]
 8000408:	3b01      	subs	r3, #1
 800040a:	e7f8      	b.n	80003fe <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800040c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800040e:	f043 0320 	orr.w	r3, r3, #32
 8000412:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000414:	2301      	movs	r3, #1
 8000416:	e7b4      	b.n	8000382 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000418:	2302      	movs	r3, #2
 800041a:	e7b5      	b.n	8000388 <HAL_ADC_ConfigChannel+0x68>
 800041c:	40012400 	.word	0x40012400
 8000420:	20000008 	.word	0x20000008
 8000424:	000f4240 	.word	0x000f4240

08000428 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000428:	2300      	movs	r3, #0
{
 800042a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800042c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800042e:	6803      	ldr	r3, [r0, #0]
{
 8000430:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000432:	689a      	ldr	r2, [r3, #8]
 8000434:	07d2      	lsls	r2, r2, #31
 8000436:	d502      	bpl.n	800043e <ADC_Enable+0x16>
  return HAL_OK;
 8000438:	2000      	movs	r0, #0
}
 800043a:	b002      	add	sp, #8
 800043c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 800043e:	689a      	ldr	r2, [r3, #8]
 8000440:	f042 0201 	orr.w	r2, r2, #1
 8000444:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000446:	4b12      	ldr	r3, [pc, #72]	; (8000490 <ADC_Enable+0x68>)
 8000448:	4a12      	ldr	r2, [pc, #72]	; (8000494 <ADC_Enable+0x6c>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000450:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000452:	9b01      	ldr	r3, [sp, #4]
 8000454:	b9c3      	cbnz	r3, 8000488 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000456:	f7ff fe99 	bl	800018c <HAL_GetTick>
 800045a:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800045c:	6823      	ldr	r3, [r4, #0]
 800045e:	689d      	ldr	r5, [r3, #8]
 8000460:	f015 0501 	ands.w	r5, r5, #1
 8000464:	d1e8      	bne.n	8000438 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000466:	f7ff fe91 	bl	800018c <HAL_GetTick>
 800046a:	1b80      	subs	r0, r0, r6
 800046c:	2802      	cmp	r0, #2
 800046e:	d9f5      	bls.n	800045c <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000470:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000472:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000476:	f043 0310 	orr.w	r3, r3, #16
 800047a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800047c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 800047e:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000480:	f043 0301 	orr.w	r3, r3, #1
 8000484:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000486:	e7d8      	b.n	800043a <ADC_Enable+0x12>
      wait_loop_index--;
 8000488:	9b01      	ldr	r3, [sp, #4]
 800048a:	3b01      	subs	r3, #1
 800048c:	e7e0      	b.n	8000450 <ADC_Enable+0x28>
 800048e:	bf00      	nop
 8000490:	20000008 	.word	0x20000008
 8000494:	000f4240 	.word	0x000f4240

08000498 <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 8000498:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 800049c:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800049e:	2b01      	cmp	r3, #1
{
 80004a0:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80004a2:	d058      	beq.n	8000556 <HAL_ADC_Start_IT+0xbe>
 80004a4:	2301      	movs	r3, #1
 80004a6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 80004aa:	f7ff ffbd 	bl	8000428 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d14d      	bne.n	800054e <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 80004b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80004b4:	4a29      	ldr	r2, [pc, #164]	; (800055c <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 80004b6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80004ba:	f023 0301 	bic.w	r3, r3, #1
 80004be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004c2:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80004c4:	6823      	ldr	r3, [r4, #0]
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d104      	bne.n	80004d4 <HAL_ADC_Start_IT+0x3c>
 80004ca:	4925      	ldr	r1, [pc, #148]	; (8000560 <HAL_ADC_Start_IT+0xc8>)
 80004cc:	684a      	ldr	r2, [r1, #4]
 80004ce:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80004d2:	d132      	bne.n	800053a <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80004d4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004d6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80004da:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80004dc:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80004de:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004e0:	bf41      	itttt	mi
 80004e2:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80004e4:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80004e8:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80004ec:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004f4:	bf1c      	itt	ne
 80004f6:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80004f8:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80004fc:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80004fe:	2200      	movs	r2, #0
 8000500:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000504:	f06f 0202 	mvn.w	r2, #2
 8000508:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800050a:	685a      	ldr	r2, [r3, #4]
 800050c:	f042 0220 	orr.w	r2, r2, #32
 8000510:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000512:	689a      	ldr	r2, [r3, #8]
 8000514:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000518:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800051c:	d113      	bne.n	8000546 <HAL_ADC_Start_IT+0xae>
 800051e:	4a0f      	ldr	r2, [pc, #60]	; (800055c <HAL_ADC_Start_IT+0xc4>)
 8000520:	4293      	cmp	r3, r2
 8000522:	d105      	bne.n	8000530 <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000524:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000528:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800052a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800052e:	d10a      	bne.n	8000546 <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000530:	689a      	ldr	r2, [r3, #8]
 8000532:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000536:	609a      	str	r2, [r3, #8]
 8000538:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800053a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800053c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000540:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000542:	684a      	ldr	r2, [r1, #4]
 8000544:	e7cb      	b.n	80004de <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000546:	689a      	ldr	r2, [r3, #8]
 8000548:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800054c:	e7f3      	b.n	8000536 <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 800054e:	2300      	movs	r3, #0
 8000550:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000554:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000556:	2002      	movs	r0, #2
}
 8000558:	bd10      	pop	{r4, pc}
 800055a:	bf00      	nop
 800055c:	40012800 	.word	0x40012800
 8000560:	40012400 	.word	0x40012400

08000564 <HAL_ADC_Start_DMA>:
{
 8000564:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8000568:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800056a:	4b40      	ldr	r3, [pc, #256]	; (800066c <HAL_ADC_Start_DMA+0x108>)
 800056c:	6802      	ldr	r2, [r0, #0]
{
 800056e:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000570:	429a      	cmp	r2, r3
{
 8000572:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000574:	d002      	beq.n	800057c <HAL_ADC_Start_DMA+0x18>
 8000576:	493e      	ldr	r1, [pc, #248]	; (8000670 <HAL_ADC_Start_DMA+0x10c>)
 8000578:	428a      	cmp	r2, r1
 800057a:	d103      	bne.n	8000584 <HAL_ADC_Start_DMA+0x20>
 800057c:	685b      	ldr	r3, [r3, #4]
 800057e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000582:	d16e      	bne.n	8000662 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8000584:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000588:	2b01      	cmp	r3, #1
 800058a:	d06c      	beq.n	8000666 <HAL_ADC_Start_DMA+0x102>
 800058c:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800058e:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8000590:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000594:	f7ff ff48 	bl	8000428 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000598:	4606      	mov	r6, r0
 800059a:	2800      	cmp	r0, #0
 800059c:	d15d      	bne.n	800065a <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 800059e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005a0:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80005a2:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005a6:	4b32      	ldr	r3, [pc, #200]	; (8000670 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 80005a8:	f020 0001 	bic.w	r0, r0, #1
 80005ac:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005b0:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 80005b2:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005b4:	d104      	bne.n	80005c0 <HAL_ADC_Start_DMA+0x5c>
 80005b6:	4a2d      	ldr	r2, [pc, #180]	; (800066c <HAL_ADC_Start_DMA+0x108>)
 80005b8:	6853      	ldr	r3, [r2, #4]
 80005ba:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80005be:	d13e      	bne.n	800063e <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80005c6:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005c8:	684b      	ldr	r3, [r1, #4]
 80005ca:	055a      	lsls	r2, r3, #21
 80005cc:	d505      	bpl.n	80005da <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80005ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005d8:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005dc:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005de:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005e2:	bf18      	it	ne
 80005e4:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80005e6:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005e8:	bf18      	it	ne
 80005ea:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80005ee:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80005f0:	2300      	movs	r3, #0
 80005f2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005f6:	4b1f      	ldr	r3, [pc, #124]	; (8000674 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80005f8:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005fa:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80005fc:	4b1e      	ldr	r3, [pc, #120]	; (8000678 <HAL_ADC_Start_DMA+0x114>)
 80005fe:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000600:	4b1e      	ldr	r3, [pc, #120]	; (800067c <HAL_ADC_Start_DMA+0x118>)
 8000602:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000604:	f06f 0302 	mvn.w	r3, #2
 8000608:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800060c:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8000610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000614:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000618:	4643      	mov	r3, r8
 800061a:	f000 f9e5 	bl	80009e8 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800061e:	6823      	ldr	r3, [r4, #0]
 8000620:	689a      	ldr	r2, [r3, #8]
 8000622:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000626:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800062a:	689a      	ldr	r2, [r3, #8]
 800062c:	bf0c      	ite	eq
 800062e:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000632:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8000636:	609a      	str	r2, [r3, #8]
}
 8000638:	4630      	mov	r0, r6
 800063a:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800063e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000640:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000644:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000646:	6853      	ldr	r3, [r2, #4]
 8000648:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800064a:	bf41      	itttt	mi
 800064c:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 800064e:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8000652:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8000656:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8000658:	e7bf      	b.n	80005da <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 800065a:	2300      	movs	r3, #0
 800065c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000660:	e7ea      	b.n	8000638 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8000662:	2601      	movs	r6, #1
 8000664:	e7e8      	b.n	8000638 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8000666:	2602      	movs	r6, #2
 8000668:	e7e6      	b.n	8000638 <HAL_ADC_Start_DMA+0xd4>
 800066a:	bf00      	nop
 800066c:	40012400 	.word	0x40012400
 8000670:	40012800 	.word	0x40012800
 8000674:	080001bd 	.word	0x080001bd
 8000678:	0800020d 	.word	0x0800020d
 800067c:	08000307 	.word	0x08000307

08000680 <ADC_ConversionStop_Disable>:
{
 8000680:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000682:	6803      	ldr	r3, [r0, #0]
{
 8000684:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000686:	689a      	ldr	r2, [r3, #8]
 8000688:	07d2      	lsls	r2, r2, #31
 800068a:	d401      	bmi.n	8000690 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 800068c:	2000      	movs	r0, #0
 800068e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000690:	689a      	ldr	r2, [r3, #8]
 8000692:	f022 0201 	bic.w	r2, r2, #1
 8000696:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000698:	f7ff fd78 	bl	800018c <HAL_GetTick>
 800069c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800069e:	6823      	ldr	r3, [r4, #0]
 80006a0:	689b      	ldr	r3, [r3, #8]
 80006a2:	07db      	lsls	r3, r3, #31
 80006a4:	d5f2      	bpl.n	800068c <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80006a6:	f7ff fd71 	bl	800018c <HAL_GetTick>
 80006aa:	1b40      	subs	r0, r0, r5
 80006ac:	2802      	cmp	r0, #2
 80006ae:	d9f6      	bls.n	800069e <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80006b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006b2:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80006b4:	f043 0310 	orr.w	r3, r3, #16
 80006b8:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80006c2:	bd38      	pop	{r3, r4, r5, pc}

080006c4 <HAL_ADC_Init>:
{
 80006c4:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80006c6:	4604      	mov	r4, r0
 80006c8:	2800      	cmp	r0, #0
 80006ca:	d071      	beq.n	80007b0 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80006cc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80006ce:	b923      	cbnz	r3, 80006da <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80006d0:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80006d2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80006d6:	f002 f8ab 	bl	8002830 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80006da:	4620      	mov	r0, r4
 80006dc:	f7ff ffd0 	bl	8000680 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80006e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006e2:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80006e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80006e8:	d164      	bne.n	80007b4 <HAL_ADC_Init+0xf0>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	d162      	bne.n	80007b4 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006ee:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80006f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006f4:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80006f6:	f023 0302 	bic.w	r3, r3, #2
 80006fa:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006fe:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000700:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000702:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000704:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000706:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800070a:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800070e:	d038      	beq.n	8000782 <HAL_ADC_Init+0xbe>
 8000710:	2901      	cmp	r1, #1
 8000712:	bf14      	ite	ne
 8000714:	4606      	movne	r6, r0
 8000716:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800071a:	6965      	ldr	r5, [r4, #20]
 800071c:	2d01      	cmp	r5, #1
 800071e:	d107      	bne.n	8000730 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000720:	2b00      	cmp	r3, #0
 8000722:	d130      	bne.n	8000786 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000724:	69a3      	ldr	r3, [r4, #24]
 8000726:	3b01      	subs	r3, #1
 8000728:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 800072c:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000730:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000732:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000736:	685d      	ldr	r5, [r3, #4]
 8000738:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 800073c:	ea45 0506 	orr.w	r5, r5, r6
 8000740:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000742:	689e      	ldr	r6, [r3, #8]
 8000744:	4d1d      	ldr	r5, [pc, #116]	; (80007bc <HAL_ADC_Init+0xf8>)
 8000746:	ea05 0506 	and.w	r5, r5, r6
 800074a:	ea45 0502 	orr.w	r5, r5, r2
 800074e:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000750:	d001      	beq.n	8000756 <HAL_ADC_Init+0x92>
 8000752:	2901      	cmp	r1, #1
 8000754:	d120      	bne.n	8000798 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000756:	6921      	ldr	r1, [r4, #16]
 8000758:	3901      	subs	r1, #1
 800075a:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 800075c:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800075e:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000762:	4329      	orrs	r1, r5
 8000764:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000766:	6899      	ldr	r1, [r3, #8]
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <HAL_ADC_Init+0xfc>)
 800076a:	400b      	ands	r3, r1
 800076c:	429a      	cmp	r2, r3
 800076e:	d115      	bne.n	800079c <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000770:	2300      	movs	r3, #0
 8000772:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000774:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000776:	f023 0303 	bic.w	r3, r3, #3
 800077a:	f043 0301 	orr.w	r3, r3, #1
 800077e:	62a3      	str	r3, [r4, #40]	; 0x28
 8000780:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000782:	460e      	mov	r6, r1
 8000784:	e7c9      	b.n	800071a <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000786:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000788:	f043 0320 	orr.w	r3, r3, #32
 800078c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800078e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000796:	e7cb      	b.n	8000730 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000798:	2100      	movs	r1, #0
 800079a:	e7df      	b.n	800075c <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 800079c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800079e:	f023 0312 	bic.w	r3, r3, #18
 80007a2:	f043 0310 	orr.w	r3, r3, #16
 80007a6:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80007aa:	f043 0301 	orr.w	r3, r3, #1
 80007ae:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80007b0:	2001      	movs	r0, #1
}
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007b4:	f043 0310 	orr.w	r3, r3, #16
 80007b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80007ba:	e7f9      	b.n	80007b0 <HAL_ADC_Init+0xec>
 80007bc:	ffe1f7fd 	.word	0xffe1f7fd
 80007c0:	ff1f0efe 	.word	0xff1f0efe

080007c4 <HAL_ADCEx_Calibration_Start>:
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80007c4:	2300      	movs	r3, #0
{
 80007c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80007c8:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80007ca:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80007ce:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d05a      	beq.n	800088a <HAL_ADCEx_Calibration_Start+0xc6>
 80007d4:	2301      	movs	r3, #1
 80007d6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80007da:	f7ff ff51 	bl	8000680 <ADC_ConversionStop_Disable>
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80007de:	4605      	mov	r5, r0
 80007e0:	2800      	cmp	r0, #0
 80007e2:	d132      	bne.n	800084a <HAL_ADCEx_Calibration_Start+0x86>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80007e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80007e6:	2002      	movs	r0, #2
    ADC_STATE_CLR_SET(hadc->State,
 80007e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80007ec:	f023 0302 	bic.w	r3, r3, #2
 80007f0:	f043 0302 	orr.w	r3, r3, #2
 80007f4:	62a3      	str	r3, [r4, #40]	; 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80007f6:	4b26      	ldr	r3, [pc, #152]	; (8000890 <HAL_ADCEx_Calibration_Start+0xcc>)
 80007f8:	681e      	ldr	r6, [r3, #0]
 80007fa:	f000 fddb 	bl	80013b4 <HAL_RCCEx_GetPeriphCLKFreq>
 80007fe:	fbb6 f0f0 	udiv	r0, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000802:	0040      	lsls	r0, r0, #1
    wait_loop_index = ((SystemCoreClock
 8000804:	9001      	str	r0, [sp, #4]

    while(wait_loop_index != 0U)
 8000806:	9b01      	ldr	r3, [sp, #4]
 8000808:	bb1b      	cbnz	r3, 8000852 <HAL_ADCEx_Calibration_Start+0x8e>
    {
      wait_loop_index--;
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 800080a:	4620      	mov	r0, r4
 800080c:	f7ff fe0c 	bl	8000428 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000810:	6822      	ldr	r2, [r4, #0]
 8000812:	6893      	ldr	r3, [r2, #8]
 8000814:	f043 0308 	orr.w	r3, r3, #8
 8000818:	6093      	str	r3, [r2, #8]
    
    tickstart = HAL_GetTick();  
 800081a:	f7ff fcb7 	bl	800018c <HAL_GetTick>
 800081e:	4606      	mov	r6, r0

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000820:	6823      	ldr	r3, [r4, #0]
 8000822:	689a      	ldr	r2, [r3, #8]
 8000824:	0712      	lsls	r2, r2, #28
 8000826:	d418      	bmi.n	800085a <HAL_ADCEx_Calibration_Start+0x96>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8000828:	689a      	ldr	r2, [r3, #8]
 800082a:	f042 0204 	orr.w	r2, r2, #4
 800082e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000830:	f7ff fcac 	bl	800018c <HAL_GetTick>
 8000834:	4606      	mov	r6, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000836:	6823      	ldr	r3, [r4, #0]
 8000838:	689b      	ldr	r3, [r3, #8]
 800083a:	075b      	lsls	r3, r3, #29
 800083c:	d41f      	bmi.n	800087e <HAL_ADCEx_Calibration_Start+0xba>
        return HAL_ERROR;
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800083e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000840:	f023 0303 	bic.w	r3, r3, #3
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	62a3      	str	r3, [r4, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800084a:	2300      	movs	r3, #0
 800084c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000850:	e012      	b.n	8000878 <HAL_ADCEx_Calibration_Start+0xb4>
      wait_loop_index--;
 8000852:	9b01      	ldr	r3, [sp, #4]
 8000854:	3b01      	subs	r3, #1
 8000856:	9301      	str	r3, [sp, #4]
 8000858:	e7d5      	b.n	8000806 <HAL_ADCEx_Calibration_Start+0x42>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800085a:	f7ff fc97 	bl	800018c <HAL_GetTick>
 800085e:	1b80      	subs	r0, r0, r6
 8000860:	280a      	cmp	r0, #10
 8000862:	d9dd      	bls.n	8000820 <HAL_ADCEx_Calibration_Start+0x5c>
        ADC_STATE_CLR_SET(hadc->State,
 8000864:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        return HAL_ERROR;
 8000866:	2501      	movs	r5, #1
        ADC_STATE_CLR_SET(hadc->State,
 8000868:	f023 0312 	bic.w	r3, r3, #18
 800086c:	f043 0310 	orr.w	r3, r3, #16
 8000870:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000872:	2300      	movs	r3, #0
 8000874:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8000878:	4628      	mov	r0, r5
 800087a:	b002      	add	sp, #8
 800087c:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800087e:	f7ff fc85 	bl	800018c <HAL_GetTick>
 8000882:	1b80      	subs	r0, r0, r6
 8000884:	280a      	cmp	r0, #10
 8000886:	d9d6      	bls.n	8000836 <HAL_ADCEx_Calibration_Start+0x72>
 8000888:	e7ec      	b.n	8000864 <HAL_ADCEx_Calibration_Start+0xa0>
  __HAL_LOCK(hadc);
 800088a:	2502      	movs	r5, #2
 800088c:	e7f4      	b.n	8000878 <HAL_ADCEx_Calibration_Start+0xb4>
 800088e:	bf00      	nop
 8000890:	20000008 	.word	0x20000008

08000894 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000894:	4770      	bx	lr
	...

08000898 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000898:	4a07      	ldr	r2, [pc, #28]	; (80008b8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800089a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800089c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800089e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008a2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80008a6:	041b      	lsls	r3, r3, #16
 80008a8:	0c1b      	lsrs	r3, r3, #16
 80008aa:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80008b2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80008b4:	60d3      	str	r3, [r2, #12]
 80008b6:	4770      	bx	lr
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008bc:	4b17      	ldr	r3, [pc, #92]	; (800091c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008be:	b530      	push	{r4, r5, lr}
 80008c0:	68dc      	ldr	r4, [r3, #12]
 80008c2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008c6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ca:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008cc:	2b04      	cmp	r3, #4
 80008ce:	bf28      	it	cs
 80008d0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008d2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d4:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008d8:	bf98      	it	ls
 80008da:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008dc:	fa05 f303 	lsl.w	r3, r5, r3
 80008e0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e4:	bf88      	it	hi
 80008e6:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e8:	4019      	ands	r1, r3
 80008ea:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ec:	fa05 f404 	lsl.w	r4, r5, r4
 80008f0:	3c01      	subs	r4, #1
 80008f2:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80008f4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f6:	ea42 0201 	orr.w	r2, r2, r1
 80008fa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008fe:	bfaf      	iteee	ge
 8000900:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000904:	4b06      	ldrlt	r3, [pc, #24]	; (8000920 <HAL_NVIC_SetPriority+0x64>)
 8000906:	f000 000f 	andlt.w	r0, r0, #15
 800090a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090c:	bfa5      	ittet	ge
 800090e:	b2d2      	uxtbge	r2, r2
 8000910:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000914:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000916:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800091a:	bd30      	pop	{r4, r5, pc}
 800091c:	e000ed00 	.word	0xe000ed00
 8000920:	e000ed14 	.word	0xe000ed14

08000924 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000924:	2301      	movs	r3, #1
 8000926:	0942      	lsrs	r2, r0, #5
 8000928:	f000 001f 	and.w	r0, r0, #31
 800092c:	fa03 f000 	lsl.w	r0, r3, r0
 8000930:	4b01      	ldr	r3, [pc, #4]	; (8000938 <HAL_NVIC_EnableIRQ+0x14>)
 8000932:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000936:	4770      	bx	lr
 8000938:	e000e100 	.word	0xe000e100

0800093c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800093c:	3801      	subs	r0, #1
 800093e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000942:	d20a      	bcs.n	800095a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000944:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000946:	4b06      	ldr	r3, [pc, #24]	; (8000960 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000948:	4a06      	ldr	r2, [pc, #24]	; (8000964 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800094a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800094c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000950:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000952:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000954:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800095a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	e000e010 	.word	0xe000e010
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000968:	4b04      	ldr	r3, [pc, #16]	; (800097c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800096a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	bf0c      	ite	eq
 8000970:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000974:	f022 0204 	bicne.w	r2, r2, #4
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	4770      	bx	lr
 800097c:	e000e010 	.word	0xe000e010

08000980 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000980:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000982:	b350      	cbz	r0, 80009da <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000984:	2214      	movs	r2, #20
 8000986:	6801      	ldr	r1, [r0, #0]
 8000988:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800098a:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800098c:	440b      	add	r3, r1
 800098e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000996:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 8000998:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 800099a:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 800099c:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800099e:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80009a2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009a4:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80009a6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009aa:	4323      	orrs	r3, r4
 80009ac:	6904      	ldr	r4, [r0, #16]
 80009ae:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009b0:	6944      	ldr	r4, [r0, #20]
 80009b2:	4323      	orrs	r3, r4
 80009b4:	6984      	ldr	r4, [r0, #24]
 80009b6:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80009b8:	69c4      	ldr	r4, [r0, #28]
 80009ba:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80009bc:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80009be:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80009c0:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 80009c2:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80009c4:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 80009c8:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80009ca:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80009cc:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80009ce:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009d0:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80009d2:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 80009d6:	4618      	mov	r0, r3
 80009d8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80009da:	2001      	movs	r0, #1
}
 80009dc:	bd10      	pop	{r4, pc}
 80009de:	bf00      	nop
 80009e0:	bffdfff8 	.word	0xbffdfff8
 80009e4:	40020000 	.word	0x40020000

080009e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80009e8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80009ea:	f890 4020 	ldrb.w	r4, [r0, #32]
 80009ee:	2c01      	cmp	r4, #1
 80009f0:	d035      	beq.n	8000a5e <HAL_DMA_Start_IT+0x76>
 80009f2:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80009f4:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80009f8:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80009fc:	42a5      	cmp	r5, r4
 80009fe:	f04f 0600 	mov.w	r6, #0
 8000a02:	f04f 0402 	mov.w	r4, #2
 8000a06:	d128      	bne.n	8000a5a <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a08:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a0c:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a0e:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000a10:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a12:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000a14:	f026 0601 	bic.w	r6, r6, #1
 8000a18:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a1a:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000a1c:	40bd      	lsls	r5, r7
 8000a1e:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000a20:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000a22:	6843      	ldr	r3, [r0, #4]
 8000a24:	6805      	ldr	r5, [r0, #0]
 8000a26:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000a28:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000a2a:	bf0b      	itete	eq
 8000a2c:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000a2e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000a30:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000a32:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000a34:	b14b      	cbz	r3, 8000a4a <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a36:	6823      	ldr	r3, [r4, #0]
 8000a38:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000a3c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000a3e:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a40:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000a42:	f043 0301 	orr.w	r3, r3, #1
 8000a46:	602b      	str	r3, [r5, #0]
 8000a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000a4a:	6823      	ldr	r3, [r4, #0]
 8000a4c:	f023 0304 	bic.w	r3, r3, #4
 8000a50:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000a52:	6823      	ldr	r3, [r4, #0]
 8000a54:	f043 030a 	orr.w	r3, r3, #10
 8000a58:	e7f0      	b.n	8000a3c <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8000a5a:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000a5e:	2002      	movs	r0, #2
}
 8000a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000a64 <HAL_DMA_IRQHandler>:
{
 8000a64:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000a66:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000a68:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000a6a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000a6c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000a6e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000a70:	4095      	lsls	r5, r2
 8000a72:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000a74:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000a76:	d032      	beq.n	8000ade <HAL_DMA_IRQHandler+0x7a>
 8000a78:	074d      	lsls	r5, r1, #29
 8000a7a:	d530      	bpl.n	8000ade <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000a80:	bf5e      	ittt	pl
 8000a82:	681a      	ldrpl	r2, [r3, #0]
 8000a84:	f022 0204 	bicpl.w	r2, r2, #4
 8000a88:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000a8a:	4a3e      	ldr	r2, [pc, #248]	; (8000b84 <HAL_DMA_IRQHandler+0x120>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d019      	beq.n	8000ac4 <HAL_DMA_IRQHandler+0x60>
 8000a90:	3214      	adds	r2, #20
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d018      	beq.n	8000ac8 <HAL_DMA_IRQHandler+0x64>
 8000a96:	3214      	adds	r2, #20
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d017      	beq.n	8000acc <HAL_DMA_IRQHandler+0x68>
 8000a9c:	3214      	adds	r2, #20
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d017      	beq.n	8000ad2 <HAL_DMA_IRQHandler+0x6e>
 8000aa2:	3214      	adds	r2, #20
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d017      	beq.n	8000ad8 <HAL_DMA_IRQHandler+0x74>
 8000aa8:	3214      	adds	r2, #20
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	bf0c      	ite	eq
 8000aae:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000ab2:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8000ab6:	4a34      	ldr	r2, [pc, #208]	; (8000b88 <HAL_DMA_IRQHandler+0x124>)
 8000ab8:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000aba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d05e      	beq.n	8000b7e <HAL_DMA_IRQHandler+0x11a>
}
 8000ac0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000ac2:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000ac4:	2304      	movs	r3, #4
 8000ac6:	e7f6      	b.n	8000ab6 <HAL_DMA_IRQHandler+0x52>
 8000ac8:	2340      	movs	r3, #64	; 0x40
 8000aca:	e7f4      	b.n	8000ab6 <HAL_DMA_IRQHandler+0x52>
 8000acc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ad0:	e7f1      	b.n	8000ab6 <HAL_DMA_IRQHandler+0x52>
 8000ad2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ad6:	e7ee      	b.n	8000ab6 <HAL_DMA_IRQHandler+0x52>
 8000ad8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000adc:	e7eb      	b.n	8000ab6 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000ade:	2502      	movs	r5, #2
 8000ae0:	4095      	lsls	r5, r2
 8000ae2:	4225      	tst	r5, r4
 8000ae4:	d035      	beq.n	8000b52 <HAL_DMA_IRQHandler+0xee>
 8000ae6:	078d      	lsls	r5, r1, #30
 8000ae8:	d533      	bpl.n	8000b52 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	0694      	lsls	r4, r2, #26
 8000aee:	d406      	bmi.n	8000afe <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	f022 020a 	bic.w	r2, r2, #10
 8000af6:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000af8:	2201      	movs	r2, #1
 8000afa:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000afe:	4a21      	ldr	r2, [pc, #132]	; (8000b84 <HAL_DMA_IRQHandler+0x120>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d019      	beq.n	8000b38 <HAL_DMA_IRQHandler+0xd4>
 8000b04:	3214      	adds	r2, #20
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d018      	beq.n	8000b3c <HAL_DMA_IRQHandler+0xd8>
 8000b0a:	3214      	adds	r2, #20
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d017      	beq.n	8000b40 <HAL_DMA_IRQHandler+0xdc>
 8000b10:	3214      	adds	r2, #20
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d017      	beq.n	8000b46 <HAL_DMA_IRQHandler+0xe2>
 8000b16:	3214      	adds	r2, #20
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d017      	beq.n	8000b4c <HAL_DMA_IRQHandler+0xe8>
 8000b1c:	3214      	adds	r2, #20
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	bf0c      	ite	eq
 8000b22:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8000b26:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8000b2a:	4a17      	ldr	r2, [pc, #92]	; (8000b88 <HAL_DMA_IRQHandler+0x124>)
 8000b2c:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000b2e:	2300      	movs	r3, #0
 8000b30:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000b34:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000b36:	e7c1      	b.n	8000abc <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000b38:	2302      	movs	r3, #2
 8000b3a:	e7f6      	b.n	8000b2a <HAL_DMA_IRQHandler+0xc6>
 8000b3c:	2320      	movs	r3, #32
 8000b3e:	e7f4      	b.n	8000b2a <HAL_DMA_IRQHandler+0xc6>
 8000b40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b44:	e7f1      	b.n	8000b2a <HAL_DMA_IRQHandler+0xc6>
 8000b46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b4a:	e7ee      	b.n	8000b2a <HAL_DMA_IRQHandler+0xc6>
 8000b4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b50:	e7eb      	b.n	8000b2a <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000b52:	2508      	movs	r5, #8
 8000b54:	4095      	lsls	r5, r2
 8000b56:	4225      	tst	r5, r4
 8000b58:	d011      	beq.n	8000b7e <HAL_DMA_IRQHandler+0x11a>
 8000b5a:	0709      	lsls	r1, r1, #28
 8000b5c:	d50f      	bpl.n	8000b7e <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b5e:	6819      	ldr	r1, [r3, #0]
 8000b60:	f021 010e 	bic.w	r1, r1, #14
 8000b64:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b66:	2301      	movs	r3, #1
 8000b68:	fa03 f202 	lsl.w	r2, r3, r2
 8000b6c:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000b6e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000b70:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000b74:	2300      	movs	r3, #0
 8000b76:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000b7a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000b7c:	e79e      	b.n	8000abc <HAL_DMA_IRQHandler+0x58>
}
 8000b7e:	bc70      	pop	{r4, r5, r6}
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	40020008 	.word	0x40020008
 8000b88:	40020000 	.word	0x40020000

08000b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000b90:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000b92:	4616      	mov	r6, r2
 8000b94:	4b65      	ldr	r3, [pc, #404]	; (8000d2c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b96:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000d3c <HAL_GPIO_Init+0x1b0>
 8000b9a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000d40 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000b9e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ba2:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000ba4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ba8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000bac:	45a0      	cmp	r8, r4
 8000bae:	d17f      	bne.n	8000cb0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000bb0:	684d      	ldr	r5, [r1, #4]
 8000bb2:	2d12      	cmp	r5, #18
 8000bb4:	f000 80af 	beq.w	8000d16 <HAL_GPIO_Init+0x18a>
 8000bb8:	f200 8088 	bhi.w	8000ccc <HAL_GPIO_Init+0x140>
 8000bbc:	2d02      	cmp	r5, #2
 8000bbe:	f000 80a7 	beq.w	8000d10 <HAL_GPIO_Init+0x184>
 8000bc2:	d87c      	bhi.n	8000cbe <HAL_GPIO_Init+0x132>
 8000bc4:	2d00      	cmp	r5, #0
 8000bc6:	f000 808e 	beq.w	8000ce6 <HAL_GPIO_Init+0x15a>
 8000bca:	2d01      	cmp	r5, #1
 8000bcc:	f000 809e 	beq.w	8000d0c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bd0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bd4:	2cff      	cmp	r4, #255	; 0xff
 8000bd6:	bf93      	iteet	ls
 8000bd8:	4682      	movls	sl, r0
 8000bda:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000bde:	3d08      	subhi	r5, #8
 8000be0:	f8d0 b000 	ldrls.w	fp, [r0]
 8000be4:	bf92      	itee	ls
 8000be6:	00b5      	lslls	r5, r6, #2
 8000be8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000bec:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bee:	fa09 f805 	lsl.w	r8, r9, r5
 8000bf2:	ea2b 0808 	bic.w	r8, fp, r8
 8000bf6:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bfa:	bf88      	it	hi
 8000bfc:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c00:	ea48 0505 	orr.w	r5, r8, r5
 8000c04:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c08:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000c0c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000c10:	d04e      	beq.n	8000cb0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c12:	4d47      	ldr	r5, [pc, #284]	; (8000d30 <HAL_GPIO_Init+0x1a4>)
 8000c14:	4f46      	ldr	r7, [pc, #280]	; (8000d30 <HAL_GPIO_Init+0x1a4>)
 8000c16:	69ad      	ldr	r5, [r5, #24]
 8000c18:	f026 0803 	bic.w	r8, r6, #3
 8000c1c:	f045 0501 	orr.w	r5, r5, #1
 8000c20:	61bd      	str	r5, [r7, #24]
 8000c22:	69bd      	ldr	r5, [r7, #24]
 8000c24:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000c28:	f005 0501 	and.w	r5, r5, #1
 8000c2c:	9501      	str	r5, [sp, #4]
 8000c2e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c32:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c36:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c38:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000c3c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c40:	fa09 f90b 	lsl.w	r9, r9, fp
 8000c44:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c48:	4d3a      	ldr	r5, [pc, #232]	; (8000d34 <HAL_GPIO_Init+0x1a8>)
 8000c4a:	42a8      	cmp	r0, r5
 8000c4c:	d068      	beq.n	8000d20 <HAL_GPIO_Init+0x194>
 8000c4e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c52:	42a8      	cmp	r0, r5
 8000c54:	d066      	beq.n	8000d24 <HAL_GPIO_Init+0x198>
 8000c56:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c5a:	42a8      	cmp	r0, r5
 8000c5c:	d064      	beq.n	8000d28 <HAL_GPIO_Init+0x19c>
 8000c5e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c62:	42a8      	cmp	r0, r5
 8000c64:	bf0c      	ite	eq
 8000c66:	2503      	moveq	r5, #3
 8000c68:	2504      	movne	r5, #4
 8000c6a:	fa05 f50b 	lsl.w	r5, r5, fp
 8000c6e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000c72:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c76:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c78:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000c7c:	bf14      	ite	ne
 8000c7e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c80:	43a5      	biceq	r5, r4
 8000c82:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c84:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c86:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000c8a:	bf14      	ite	ne
 8000c8c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c8e:	43a5      	biceq	r5, r4
 8000c90:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c92:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c94:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c98:	bf14      	ite	ne
 8000c9a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c9c:	43a5      	biceq	r5, r4
 8000c9e:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ca0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ca2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ca6:	bf14      	ite	ne
 8000ca8:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000caa:	ea25 0404 	biceq.w	r4, r5, r4
 8000cae:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000cb0:	3601      	adds	r6, #1
 8000cb2:	2e10      	cmp	r6, #16
 8000cb4:	f47f af73 	bne.w	8000b9e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000cb8:	b003      	add	sp, #12
 8000cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000cbe:	2d03      	cmp	r5, #3
 8000cc0:	d022      	beq.n	8000d08 <HAL_GPIO_Init+0x17c>
 8000cc2:	2d11      	cmp	r5, #17
 8000cc4:	d184      	bne.n	8000bd0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cc6:	68ca      	ldr	r2, [r1, #12]
 8000cc8:	3204      	adds	r2, #4
          break;
 8000cca:	e781      	b.n	8000bd0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000ccc:	4f1a      	ldr	r7, [pc, #104]	; (8000d38 <HAL_GPIO_Init+0x1ac>)
 8000cce:	42bd      	cmp	r5, r7
 8000cd0:	d009      	beq.n	8000ce6 <HAL_GPIO_Init+0x15a>
 8000cd2:	d812      	bhi.n	8000cfa <HAL_GPIO_Init+0x16e>
 8000cd4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000d44 <HAL_GPIO_Init+0x1b8>
 8000cd8:	454d      	cmp	r5, r9
 8000cda:	d004      	beq.n	8000ce6 <HAL_GPIO_Init+0x15a>
 8000cdc:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000ce0:	454d      	cmp	r5, r9
 8000ce2:	f47f af75 	bne.w	8000bd0 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ce6:	688a      	ldr	r2, [r1, #8]
 8000ce8:	b1c2      	cbz	r2, 8000d1c <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cea:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000cec:	bf0c      	ite	eq
 8000cee:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000cf2:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cf6:	2208      	movs	r2, #8
 8000cf8:	e76a      	b.n	8000bd0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000cfa:	4575      	cmp	r5, lr
 8000cfc:	d0f3      	beq.n	8000ce6 <HAL_GPIO_Init+0x15a>
 8000cfe:	4565      	cmp	r5, ip
 8000d00:	d0f1      	beq.n	8000ce6 <HAL_GPIO_Init+0x15a>
 8000d02:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000d48 <HAL_GPIO_Init+0x1bc>
 8000d06:	e7eb      	b.n	8000ce0 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d08:	2200      	movs	r2, #0
 8000d0a:	e761      	b.n	8000bd0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d0c:	68ca      	ldr	r2, [r1, #12]
          break;
 8000d0e:	e75f      	b.n	8000bd0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d10:	68ca      	ldr	r2, [r1, #12]
 8000d12:	3208      	adds	r2, #8
          break;
 8000d14:	e75c      	b.n	8000bd0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d16:	68ca      	ldr	r2, [r1, #12]
 8000d18:	320c      	adds	r2, #12
          break;
 8000d1a:	e759      	b.n	8000bd0 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d1c:	2204      	movs	r2, #4
 8000d1e:	e757      	b.n	8000bd0 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d20:	2500      	movs	r5, #0
 8000d22:	e7a2      	b.n	8000c6a <HAL_GPIO_Init+0xde>
 8000d24:	2501      	movs	r5, #1
 8000d26:	e7a0      	b.n	8000c6a <HAL_GPIO_Init+0xde>
 8000d28:	2502      	movs	r5, #2
 8000d2a:	e79e      	b.n	8000c6a <HAL_GPIO_Init+0xde>
 8000d2c:	40010400 	.word	0x40010400
 8000d30:	40021000 	.word	0x40021000
 8000d34:	40010800 	.word	0x40010800
 8000d38:	10210000 	.word	0x10210000
 8000d3c:	10310000 	.word	0x10310000
 8000d40:	10320000 	.word	0x10320000
 8000d44:	10110000 	.word	0x10110000
 8000d48:	10220000 	.word	0x10220000

08000d4c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d4c:	6883      	ldr	r3, [r0, #8]
 8000d4e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000d50:	bf14      	ite	ne
 8000d52:	2001      	movne	r0, #1
 8000d54:	2000      	moveq	r0, #0
 8000d56:	4770      	bx	lr

08000d58 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d58:	b10a      	cbz	r2, 8000d5e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d5a:	6101      	str	r1, [r0, #16]
 8000d5c:	4770      	bx	lr
 8000d5e:	0409      	lsls	r1, r1, #16
 8000d60:	e7fb      	b.n	8000d5a <HAL_GPIO_WritePin+0x2>
	...

08000d64 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d64:	6803      	ldr	r3, [r0, #0]
{
 8000d66:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d6a:	07db      	lsls	r3, r3, #31
{
 8000d6c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d6e:	d410      	bmi.n	8000d92 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d70:	682b      	ldr	r3, [r5, #0]
 8000d72:	079f      	lsls	r7, r3, #30
 8000d74:	d45e      	bmi.n	8000e34 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d76:	682b      	ldr	r3, [r5, #0]
 8000d78:	0719      	lsls	r1, r3, #28
 8000d7a:	f100 8095 	bmi.w	8000ea8 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d7e:	682b      	ldr	r3, [r5, #0]
 8000d80:	075a      	lsls	r2, r3, #29
 8000d82:	f100 80bf 	bmi.w	8000f04 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d86:	69ea      	ldr	r2, [r5, #28]
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 812d 	bne.w	8000fe8 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000d8e:	2000      	movs	r0, #0
 8000d90:	e014      	b.n	8000dbc <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d92:	4c90      	ldr	r4, [pc, #576]	; (8000fd4 <HAL_RCC_OscConfig+0x270>)
 8000d94:	6863      	ldr	r3, [r4, #4]
 8000d96:	f003 030c 	and.w	r3, r3, #12
 8000d9a:	2b04      	cmp	r3, #4
 8000d9c:	d007      	beq.n	8000dae <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d9e:	6863      	ldr	r3, [r4, #4]
 8000da0:	f003 030c 	and.w	r3, r3, #12
 8000da4:	2b08      	cmp	r3, #8
 8000da6:	d10c      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x5e>
 8000da8:	6863      	ldr	r3, [r4, #4]
 8000daa:	03de      	lsls	r6, r3, #15
 8000dac:	d509      	bpl.n	8000dc2 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dae:	6823      	ldr	r3, [r4, #0]
 8000db0:	039c      	lsls	r4, r3, #14
 8000db2:	d5dd      	bpl.n	8000d70 <HAL_RCC_OscConfig+0xc>
 8000db4:	686b      	ldr	r3, [r5, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d1da      	bne.n	8000d70 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000dba:	2001      	movs	r0, #1
}
 8000dbc:	b002      	add	sp, #8
 8000dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dc2:	686b      	ldr	r3, [r5, #4]
 8000dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dc8:	d110      	bne.n	8000dec <HAL_RCC_OscConfig+0x88>
 8000dca:	6823      	ldr	r3, [r4, #0]
 8000dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dd0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000dd2:	f7ff f9db 	bl	800018c <HAL_GetTick>
 8000dd6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dd8:	6823      	ldr	r3, [r4, #0]
 8000dda:	0398      	lsls	r0, r3, #14
 8000ddc:	d4c8      	bmi.n	8000d70 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dde:	f7ff f9d5 	bl	800018c <HAL_GetTick>
 8000de2:	1b80      	subs	r0, r0, r6
 8000de4:	2864      	cmp	r0, #100	; 0x64
 8000de6:	d9f7      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000de8:	2003      	movs	r0, #3
 8000dea:	e7e7      	b.n	8000dbc <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dec:	b99b      	cbnz	r3, 8000e16 <HAL_RCC_OscConfig+0xb2>
 8000dee:	6823      	ldr	r3, [r4, #0]
 8000df0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000df4:	6023      	str	r3, [r4, #0]
 8000df6:	6823      	ldr	r3, [r4, #0]
 8000df8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dfc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000dfe:	f7ff f9c5 	bl	800018c <HAL_GetTick>
 8000e02:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e04:	6823      	ldr	r3, [r4, #0]
 8000e06:	0399      	lsls	r1, r3, #14
 8000e08:	d5b2      	bpl.n	8000d70 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e0a:	f7ff f9bf 	bl	800018c <HAL_GetTick>
 8000e0e:	1b80      	subs	r0, r0, r6
 8000e10:	2864      	cmp	r0, #100	; 0x64
 8000e12:	d9f7      	bls.n	8000e04 <HAL_RCC_OscConfig+0xa0>
 8000e14:	e7e8      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e1a:	6823      	ldr	r3, [r4, #0]
 8000e1c:	d103      	bne.n	8000e26 <HAL_RCC_OscConfig+0xc2>
 8000e1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e22:	6023      	str	r3, [r4, #0]
 8000e24:	e7d1      	b.n	8000dca <HAL_RCC_OscConfig+0x66>
 8000e26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e2a:	6023      	str	r3, [r4, #0]
 8000e2c:	6823      	ldr	r3, [r4, #0]
 8000e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e32:	e7cd      	b.n	8000dd0 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e34:	4c67      	ldr	r4, [pc, #412]	; (8000fd4 <HAL_RCC_OscConfig+0x270>)
 8000e36:	6863      	ldr	r3, [r4, #4]
 8000e38:	f013 0f0c 	tst.w	r3, #12
 8000e3c:	d007      	beq.n	8000e4e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e3e:	6863      	ldr	r3, [r4, #4]
 8000e40:	f003 030c 	and.w	r3, r3, #12
 8000e44:	2b08      	cmp	r3, #8
 8000e46:	d110      	bne.n	8000e6a <HAL_RCC_OscConfig+0x106>
 8000e48:	6863      	ldr	r3, [r4, #4]
 8000e4a:	03da      	lsls	r2, r3, #15
 8000e4c:	d40d      	bmi.n	8000e6a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e4e:	6823      	ldr	r3, [r4, #0]
 8000e50:	079b      	lsls	r3, r3, #30
 8000e52:	d502      	bpl.n	8000e5a <HAL_RCC_OscConfig+0xf6>
 8000e54:	692b      	ldr	r3, [r5, #16]
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d1af      	bne.n	8000dba <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e5a:	6823      	ldr	r3, [r4, #0]
 8000e5c:	696a      	ldr	r2, [r5, #20]
 8000e5e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e62:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e66:	6023      	str	r3, [r4, #0]
 8000e68:	e785      	b.n	8000d76 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e6a:	692a      	ldr	r2, [r5, #16]
 8000e6c:	4b5a      	ldr	r3, [pc, #360]	; (8000fd8 <HAL_RCC_OscConfig+0x274>)
 8000e6e:	b16a      	cbz	r2, 8000e8c <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000e70:	2201      	movs	r2, #1
 8000e72:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e74:	f7ff f98a 	bl	800018c <HAL_GetTick>
 8000e78:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e7a:	6823      	ldr	r3, [r4, #0]
 8000e7c:	079f      	lsls	r7, r3, #30
 8000e7e:	d4ec      	bmi.n	8000e5a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e80:	f7ff f984 	bl	800018c <HAL_GetTick>
 8000e84:	1b80      	subs	r0, r0, r6
 8000e86:	2802      	cmp	r0, #2
 8000e88:	d9f7      	bls.n	8000e7a <HAL_RCC_OscConfig+0x116>
 8000e8a:	e7ad      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000e8c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e8e:	f7ff f97d 	bl	800018c <HAL_GetTick>
 8000e92:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e94:	6823      	ldr	r3, [r4, #0]
 8000e96:	0798      	lsls	r0, r3, #30
 8000e98:	f57f af6d 	bpl.w	8000d76 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e9c:	f7ff f976 	bl	800018c <HAL_GetTick>
 8000ea0:	1b80      	subs	r0, r0, r6
 8000ea2:	2802      	cmp	r0, #2
 8000ea4:	d9f6      	bls.n	8000e94 <HAL_RCC_OscConfig+0x130>
 8000ea6:	e79f      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ea8:	69aa      	ldr	r2, [r5, #24]
 8000eaa:	4c4a      	ldr	r4, [pc, #296]	; (8000fd4 <HAL_RCC_OscConfig+0x270>)
 8000eac:	4b4b      	ldr	r3, [pc, #300]	; (8000fdc <HAL_RCC_OscConfig+0x278>)
 8000eae:	b1da      	cbz	r2, 8000ee8 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000eb4:	f7ff f96a 	bl	800018c <HAL_GetTick>
 8000eb8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000ebc:	079b      	lsls	r3, r3, #30
 8000ebe:	d50d      	bpl.n	8000edc <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ec0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000ec4:	4b46      	ldr	r3, [pc, #280]	; (8000fe0 <HAL_RCC_OscConfig+0x27c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ecc:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000ece:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000ed0:	9b01      	ldr	r3, [sp, #4]
 8000ed2:	1e5a      	subs	r2, r3, #1
 8000ed4:	9201      	str	r2, [sp, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1f9      	bne.n	8000ece <HAL_RCC_OscConfig+0x16a>
 8000eda:	e750      	b.n	8000d7e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000edc:	f7ff f956 	bl	800018c <HAL_GetTick>
 8000ee0:	1b80      	subs	r0, r0, r6
 8000ee2:	2802      	cmp	r0, #2
 8000ee4:	d9e9      	bls.n	8000eba <HAL_RCC_OscConfig+0x156>
 8000ee6:	e77f      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000ee8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000eea:	f7ff f94f 	bl	800018c <HAL_GetTick>
 8000eee:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ef0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000ef2:	079f      	lsls	r7, r3, #30
 8000ef4:	f57f af43 	bpl.w	8000d7e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ef8:	f7ff f948 	bl	800018c <HAL_GetTick>
 8000efc:	1b80      	subs	r0, r0, r6
 8000efe:	2802      	cmp	r0, #2
 8000f00:	d9f6      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x18c>
 8000f02:	e771      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f04:	4c33      	ldr	r4, [pc, #204]	; (8000fd4 <HAL_RCC_OscConfig+0x270>)
 8000f06:	69e3      	ldr	r3, [r4, #28]
 8000f08:	00d8      	lsls	r0, r3, #3
 8000f0a:	d424      	bmi.n	8000f56 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000f0c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f0e:	69e3      	ldr	r3, [r4, #28]
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f14:	61e3      	str	r3, [r4, #28]
 8000f16:	69e3      	ldr	r3, [r4, #28]
 8000f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f20:	4e30      	ldr	r6, [pc, #192]	; (8000fe4 <HAL_RCC_OscConfig+0x280>)
 8000f22:	6833      	ldr	r3, [r6, #0]
 8000f24:	05d9      	lsls	r1, r3, #23
 8000f26:	d518      	bpl.n	8000f5a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f28:	68eb      	ldr	r3, [r5, #12]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d126      	bne.n	8000f7c <HAL_RCC_OscConfig+0x218>
 8000f2e:	6a23      	ldr	r3, [r4, #32]
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000f36:	f7ff f929 	bl	800018c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f3a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000f3e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f40:	6a23      	ldr	r3, [r4, #32]
 8000f42:	079b      	lsls	r3, r3, #30
 8000f44:	d53f      	bpl.n	8000fc6 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000f46:	2f00      	cmp	r7, #0
 8000f48:	f43f af1d 	beq.w	8000d86 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f4c:	69e3      	ldr	r3, [r4, #28]
 8000f4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f52:	61e3      	str	r3, [r4, #28]
 8000f54:	e717      	b.n	8000d86 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000f56:	2700      	movs	r7, #0
 8000f58:	e7e2      	b.n	8000f20 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f5a:	6833      	ldr	r3, [r6, #0]
 8000f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f60:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000f62:	f7ff f913 	bl	800018c <HAL_GetTick>
 8000f66:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f68:	6833      	ldr	r3, [r6, #0]
 8000f6a:	05da      	lsls	r2, r3, #23
 8000f6c:	d4dc      	bmi.n	8000f28 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f6e:	f7ff f90d 	bl	800018c <HAL_GetTick>
 8000f72:	eba0 0008 	sub.w	r0, r0, r8
 8000f76:	2864      	cmp	r0, #100	; 0x64
 8000f78:	d9f6      	bls.n	8000f68 <HAL_RCC_OscConfig+0x204>
 8000f7a:	e735      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f7c:	b9ab      	cbnz	r3, 8000faa <HAL_RCC_OscConfig+0x246>
 8000f7e:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f80:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f84:	f023 0301 	bic.w	r3, r3, #1
 8000f88:	6223      	str	r3, [r4, #32]
 8000f8a:	6a23      	ldr	r3, [r4, #32]
 8000f8c:	f023 0304 	bic.w	r3, r3, #4
 8000f90:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000f92:	f7ff f8fb 	bl	800018c <HAL_GetTick>
 8000f96:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f98:	6a23      	ldr	r3, [r4, #32]
 8000f9a:	0798      	lsls	r0, r3, #30
 8000f9c:	d5d3      	bpl.n	8000f46 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f9e:	f7ff f8f5 	bl	800018c <HAL_GetTick>
 8000fa2:	1b80      	subs	r0, r0, r6
 8000fa4:	4540      	cmp	r0, r8
 8000fa6:	d9f7      	bls.n	8000f98 <HAL_RCC_OscConfig+0x234>
 8000fa8:	e71e      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000faa:	2b05      	cmp	r3, #5
 8000fac:	6a23      	ldr	r3, [r4, #32]
 8000fae:	d103      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x254>
 8000fb0:	f043 0304 	orr.w	r3, r3, #4
 8000fb4:	6223      	str	r3, [r4, #32]
 8000fb6:	e7ba      	b.n	8000f2e <HAL_RCC_OscConfig+0x1ca>
 8000fb8:	f023 0301 	bic.w	r3, r3, #1
 8000fbc:	6223      	str	r3, [r4, #32]
 8000fbe:	6a23      	ldr	r3, [r4, #32]
 8000fc0:	f023 0304 	bic.w	r3, r3, #4
 8000fc4:	e7b6      	b.n	8000f34 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fc6:	f7ff f8e1 	bl	800018c <HAL_GetTick>
 8000fca:	eba0 0008 	sub.w	r0, r0, r8
 8000fce:	42b0      	cmp	r0, r6
 8000fd0:	d9b6      	bls.n	8000f40 <HAL_RCC_OscConfig+0x1dc>
 8000fd2:	e709      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	42420000 	.word	0x42420000
 8000fdc:	42420480 	.word	0x42420480
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fe8:	4c22      	ldr	r4, [pc, #136]	; (8001074 <HAL_RCC_OscConfig+0x310>)
 8000fea:	6863      	ldr	r3, [r4, #4]
 8000fec:	f003 030c 	and.w	r3, r3, #12
 8000ff0:	2b08      	cmp	r3, #8
 8000ff2:	f43f aee2 	beq.w	8000dba <HAL_RCC_OscConfig+0x56>
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	4e1f      	ldr	r6, [pc, #124]	; (8001078 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ffa:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000ffc:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ffe:	d12b      	bne.n	8001058 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001000:	f7ff f8c4 	bl	800018c <HAL_GetTick>
 8001004:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001006:	6823      	ldr	r3, [r4, #0]
 8001008:	0199      	lsls	r1, r3, #6
 800100a:	d41f      	bmi.n	800104c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800100c:	6a2b      	ldr	r3, [r5, #32]
 800100e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001012:	d105      	bne.n	8001020 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001014:	6862      	ldr	r2, [r4, #4]
 8001016:	68a9      	ldr	r1, [r5, #8]
 8001018:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800101c:	430a      	orrs	r2, r1
 800101e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001020:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001022:	6862      	ldr	r2, [r4, #4]
 8001024:	430b      	orrs	r3, r1
 8001026:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800102a:	4313      	orrs	r3, r2
 800102c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800102e:	2301      	movs	r3, #1
 8001030:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001032:	f7ff f8ab 	bl	800018c <HAL_GetTick>
 8001036:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001038:	6823      	ldr	r3, [r4, #0]
 800103a:	019a      	lsls	r2, r3, #6
 800103c:	f53f aea7 	bmi.w	8000d8e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001040:	f7ff f8a4 	bl	800018c <HAL_GetTick>
 8001044:	1b40      	subs	r0, r0, r5
 8001046:	2802      	cmp	r0, #2
 8001048:	d9f6      	bls.n	8001038 <HAL_RCC_OscConfig+0x2d4>
 800104a:	e6cd      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800104c:	f7ff f89e 	bl	800018c <HAL_GetTick>
 8001050:	1bc0      	subs	r0, r0, r7
 8001052:	2802      	cmp	r0, #2
 8001054:	d9d7      	bls.n	8001006 <HAL_RCC_OscConfig+0x2a2>
 8001056:	e6c7      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001058:	f7ff f898 	bl	800018c <HAL_GetTick>
 800105c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800105e:	6823      	ldr	r3, [r4, #0]
 8001060:	019b      	lsls	r3, r3, #6
 8001062:	f57f ae94 	bpl.w	8000d8e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001066:	f7ff f891 	bl	800018c <HAL_GetTick>
 800106a:	1b40      	subs	r0, r0, r5
 800106c:	2802      	cmp	r0, #2
 800106e:	d9f6      	bls.n	800105e <HAL_RCC_OscConfig+0x2fa>
 8001070:	e6ba      	b.n	8000de8 <HAL_RCC_OscConfig+0x84>
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000
 8001078:	42420060 	.word	0x42420060

0800107c <HAL_RCC_GetSysClockFreq>:
{
 800107c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800107e:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001080:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001082:	ac02      	add	r4, sp, #8
 8001084:	f103 0510 	add.w	r5, r3, #16
 8001088:	4622      	mov	r2, r4
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	6859      	ldr	r1, [r3, #4]
 800108e:	3308      	adds	r3, #8
 8001090:	c203      	stmia	r2!, {r0, r1}
 8001092:	42ab      	cmp	r3, r5
 8001094:	4614      	mov	r4, r2
 8001096:	d1f7      	bne.n	8001088 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001098:	2301      	movs	r3, #1
 800109a:	f88d 3004 	strb.w	r3, [sp, #4]
 800109e:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80010a0:	4911      	ldr	r1, [pc, #68]	; (80010e8 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80010a2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80010a6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80010a8:	f003 020c 	and.w	r2, r3, #12
 80010ac:	2a08      	cmp	r2, #8
 80010ae:	d117      	bne.n	80010e0 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80010b0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80010b4:	a806      	add	r0, sp, #24
 80010b6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80010b8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80010ba:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80010be:	d50c      	bpl.n	80010da <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80010c0:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80010c2:	480a      	ldr	r0, [pc, #40]	; (80010ec <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80010c4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80010c8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80010ca:	aa06      	add	r2, sp, #24
 80010cc:	4413      	add	r3, r2
 80010ce:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80010d2:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80010d6:	b007      	add	sp, #28
 80010d8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80010da:	4805      	ldr	r0, [pc, #20]	; (80010f0 <HAL_RCC_GetSysClockFreq+0x74>)
 80010dc:	4350      	muls	r0, r2
 80010de:	e7fa      	b.n	80010d6 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80010e0:	4802      	ldr	r0, [pc, #8]	; (80010ec <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80010e2:	e7f8      	b.n	80010d6 <HAL_RCC_GetSysClockFreq+0x5a>
 80010e4:	08002a68 	.word	0x08002a68
 80010e8:	40021000 	.word	0x40021000
 80010ec:	007a1200 	.word	0x007a1200
 80010f0:	003d0900 	.word	0x003d0900

080010f4 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010f4:	4a4d      	ldr	r2, [pc, #308]	; (800122c <HAL_RCC_ClockConfig+0x138>)
{
 80010f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010fa:	6813      	ldr	r3, [r2, #0]
{
 80010fc:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010fe:	f003 0307 	and.w	r3, r3, #7
 8001102:	428b      	cmp	r3, r1
{
 8001104:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001106:	d328      	bcc.n	800115a <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001108:	682a      	ldr	r2, [r5, #0]
 800110a:	0791      	lsls	r1, r2, #30
 800110c:	d432      	bmi.n	8001174 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800110e:	07d2      	lsls	r2, r2, #31
 8001110:	d438      	bmi.n	8001184 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001112:	4a46      	ldr	r2, [pc, #280]	; (800122c <HAL_RCC_ClockConfig+0x138>)
 8001114:	6813      	ldr	r3, [r2, #0]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	429e      	cmp	r6, r3
 800111c:	d373      	bcc.n	8001206 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800111e:	682a      	ldr	r2, [r5, #0]
 8001120:	4c43      	ldr	r4, [pc, #268]	; (8001230 <HAL_RCC_ClockConfig+0x13c>)
 8001122:	f012 0f04 	tst.w	r2, #4
 8001126:	d179      	bne.n	800121c <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001128:	0713      	lsls	r3, r2, #28
 800112a:	d506      	bpl.n	800113a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800112c:	6863      	ldr	r3, [r4, #4]
 800112e:	692a      	ldr	r2, [r5, #16]
 8001130:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001134:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001138:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800113a:	f7ff ff9f 	bl	800107c <HAL_RCC_GetSysClockFreq>
 800113e:	6863      	ldr	r3, [r4, #4]
 8001140:	4a3c      	ldr	r2, [pc, #240]	; (8001234 <HAL_RCC_ClockConfig+0x140>)
 8001142:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001146:	5cd3      	ldrb	r3, [r2, r3]
 8001148:	40d8      	lsrs	r0, r3
 800114a:	4b3b      	ldr	r3, [pc, #236]	; (8001238 <HAL_RCC_ClockConfig+0x144>)
 800114c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800114e:	2000      	movs	r0, #0
 8001150:	f001 fbb8 	bl	80028c4 <HAL_InitTick>
  return HAL_OK;
 8001154:	2000      	movs	r0, #0
}
 8001156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800115a:	6813      	ldr	r3, [r2, #0]
 800115c:	f023 0307 	bic.w	r3, r3, #7
 8001160:	430b      	orrs	r3, r1
 8001162:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001164:	6813      	ldr	r3, [r2, #0]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	4299      	cmp	r1, r3
 800116c:	d0cc      	beq.n	8001108 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800116e:	2001      	movs	r0, #1
 8001170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001174:	492e      	ldr	r1, [pc, #184]	; (8001230 <HAL_RCC_ClockConfig+0x13c>)
 8001176:	68a8      	ldr	r0, [r5, #8]
 8001178:	684b      	ldr	r3, [r1, #4]
 800117a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800117e:	4303      	orrs	r3, r0
 8001180:	604b      	str	r3, [r1, #4]
 8001182:	e7c4      	b.n	800110e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001184:	686a      	ldr	r2, [r5, #4]
 8001186:	4c2a      	ldr	r4, [pc, #168]	; (8001230 <HAL_RCC_ClockConfig+0x13c>)
 8001188:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800118a:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800118c:	d11c      	bne.n	80011c8 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800118e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001192:	d0ec      	beq.n	800116e <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001194:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001196:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800119a:	f023 0303 	bic.w	r3, r3, #3
 800119e:	4313      	orrs	r3, r2
 80011a0:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80011a2:	f7fe fff3 	bl	800018c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011a6:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80011a8:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d114      	bne.n	80011d8 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011ae:	6863      	ldr	r3, [r4, #4]
 80011b0:	f003 030c 	and.w	r3, r3, #12
 80011b4:	2b04      	cmp	r3, #4
 80011b6:	d0ac      	beq.n	8001112 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b8:	f7fe ffe8 	bl	800018c <HAL_GetTick>
 80011bc:	1bc0      	subs	r0, r0, r7
 80011be:	4540      	cmp	r0, r8
 80011c0:	d9f5      	bls.n	80011ae <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80011c2:	2003      	movs	r0, #3
 80011c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011c8:	2a02      	cmp	r2, #2
 80011ca:	d102      	bne.n	80011d2 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011cc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80011d0:	e7df      	b.n	8001192 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011d2:	f013 0f02 	tst.w	r3, #2
 80011d6:	e7dc      	b.n	8001192 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d10f      	bne.n	80011fc <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011dc:	6863      	ldr	r3, [r4, #4]
 80011de:	f003 030c 	and.w	r3, r3, #12
 80011e2:	2b08      	cmp	r3, #8
 80011e4:	d095      	beq.n	8001112 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011e6:	f7fe ffd1 	bl	800018c <HAL_GetTick>
 80011ea:	1bc0      	subs	r0, r0, r7
 80011ec:	4540      	cmp	r0, r8
 80011ee:	d9f5      	bls.n	80011dc <HAL_RCC_ClockConfig+0xe8>
 80011f0:	e7e7      	b.n	80011c2 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011f2:	f7fe ffcb 	bl	800018c <HAL_GetTick>
 80011f6:	1bc0      	subs	r0, r0, r7
 80011f8:	4540      	cmp	r0, r8
 80011fa:	d8e2      	bhi.n	80011c2 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80011fc:	6863      	ldr	r3, [r4, #4]
 80011fe:	f013 0f0c 	tst.w	r3, #12
 8001202:	d1f6      	bne.n	80011f2 <HAL_RCC_ClockConfig+0xfe>
 8001204:	e785      	b.n	8001112 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001206:	6813      	ldr	r3, [r2, #0]
 8001208:	f023 0307 	bic.w	r3, r3, #7
 800120c:	4333      	orrs	r3, r6
 800120e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001210:	6813      	ldr	r3, [r2, #0]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	429e      	cmp	r6, r3
 8001218:	d1a9      	bne.n	800116e <HAL_RCC_ClockConfig+0x7a>
 800121a:	e780      	b.n	800111e <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800121c:	6863      	ldr	r3, [r4, #4]
 800121e:	68e9      	ldr	r1, [r5, #12]
 8001220:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001224:	430b      	orrs	r3, r1
 8001226:	6063      	str	r3, [r4, #4]
 8001228:	e77e      	b.n	8001128 <HAL_RCC_ClockConfig+0x34>
 800122a:	bf00      	nop
 800122c:	40022000 	.word	0x40022000
 8001230:	40021000 	.word	0x40021000
 8001234:	080030d1 	.word	0x080030d1
 8001238:	20000008 	.word	0x20000008

0800123c <HAL_RCC_GetHCLKFreq>:
}
 800123c:	4b01      	ldr	r3, [pc, #4]	; (8001244 <HAL_RCC_GetHCLKFreq+0x8>)
 800123e:	6818      	ldr	r0, [r3, #0]
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000008 	.word	0x20000008

08001248 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001248:	4b04      	ldr	r3, [pc, #16]	; (800125c <HAL_RCC_GetPCLK1Freq+0x14>)
 800124a:	4a05      	ldr	r2, [pc, #20]	; (8001260 <HAL_RCC_GetPCLK1Freq+0x18>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001252:	5cd3      	ldrb	r3, [r2, r3]
 8001254:	4a03      	ldr	r2, [pc, #12]	; (8001264 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001256:	6810      	ldr	r0, [r2, #0]
}    
 8001258:	40d8      	lsrs	r0, r3
 800125a:	4770      	bx	lr
 800125c:	40021000 	.word	0x40021000
 8001260:	080030e1 	.word	0x080030e1
 8001264:	20000008 	.word	0x20000008

08001268 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001268:	4b04      	ldr	r3, [pc, #16]	; (800127c <HAL_RCC_GetPCLK2Freq+0x14>)
 800126a:	4a05      	ldr	r2, [pc, #20]	; (8001280 <HAL_RCC_GetPCLK2Freq+0x18>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001272:	5cd3      	ldrb	r3, [r2, r3]
 8001274:	4a03      	ldr	r2, [pc, #12]	; (8001284 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001276:	6810      	ldr	r0, [r2, #0]
} 
 8001278:	40d8      	lsrs	r0, r3
 800127a:	4770      	bx	lr
 800127c:	40021000 	.word	0x40021000
 8001280:	080030e1 	.word	0x080030e1
 8001284:	20000008 	.word	0x20000008

08001288 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001288:	230f      	movs	r3, #15
 800128a:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800128c:	4b0b      	ldr	r3, [pc, #44]	; (80012bc <HAL_RCC_GetClockConfig+0x34>)
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	f002 0203 	and.w	r2, r2, #3
 8001294:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800129c:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800129e:	685a      	ldr	r2, [r3, #4]
 80012a0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80012a4:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	08db      	lsrs	r3, r3, #3
 80012aa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80012ae:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80012b0:	4b03      	ldr	r3, [pc, #12]	; (80012c0 <HAL_RCC_GetClockConfig+0x38>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 0307 	and.w	r3, r3, #7
 80012b8:	600b      	str	r3, [r1, #0]
 80012ba:	4770      	bx	lr
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40022000 	.word	0x40022000

080012c4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80012c4:	6803      	ldr	r3, [r0, #0]
{
 80012c6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80012ca:	07d9      	lsls	r1, r3, #31
{
 80012cc:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80012ce:	d520      	bpl.n	8001312 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012d0:	4c35      	ldr	r4, [pc, #212]	; (80013a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80012d2:	69e3      	ldr	r3, [r4, #28]
 80012d4:	00da      	lsls	r2, r3, #3
 80012d6:	d432      	bmi.n	800133e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80012d8:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80012da:	69e3      	ldr	r3, [r4, #28]
 80012dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012e0:	61e3      	str	r3, [r4, #28]
 80012e2:	69e3      	ldr	r3, [r4, #28]
 80012e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ec:	4e2f      	ldr	r6, [pc, #188]	; (80013ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80012ee:	6833      	ldr	r3, [r6, #0]
 80012f0:	05db      	lsls	r3, r3, #23
 80012f2:	d526      	bpl.n	8001342 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80012f4:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80012f6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80012fa:	d136      	bne.n	800136a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80012fc:	6a23      	ldr	r3, [r4, #32]
 80012fe:	686a      	ldr	r2, [r5, #4]
 8001300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001304:	4313      	orrs	r3, r2
 8001306:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001308:	b11f      	cbz	r7, 8001312 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800130a:	69e3      	ldr	r3, [r4, #28]
 800130c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001310:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001312:	6828      	ldr	r0, [r5, #0]
 8001314:	0783      	lsls	r3, r0, #30
 8001316:	d506      	bpl.n	8001326 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001318:	4a23      	ldr	r2, [pc, #140]	; (80013a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800131a:	68a9      	ldr	r1, [r5, #8]
 800131c:	6853      	ldr	r3, [r2, #4]
 800131e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001322:	430b      	orrs	r3, r1
 8001324:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001326:	f010 0010 	ands.w	r0, r0, #16
 800132a:	d01b      	beq.n	8001364 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800132c:	4a1e      	ldr	r2, [pc, #120]	; (80013a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800132e:	68e9      	ldr	r1, [r5, #12]
 8001330:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001332:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001334:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001338:	430b      	orrs	r3, r1
 800133a:	6053      	str	r3, [r2, #4]
 800133c:	e012      	b.n	8001364 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 800133e:	2700      	movs	r7, #0
 8001340:	e7d4      	b.n	80012ec <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001342:	6833      	ldr	r3, [r6, #0]
 8001344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001348:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800134a:	f7fe ff1f 	bl	800018c <HAL_GetTick>
 800134e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001350:	6833      	ldr	r3, [r6, #0]
 8001352:	05d8      	lsls	r0, r3, #23
 8001354:	d4ce      	bmi.n	80012f4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001356:	f7fe ff19 	bl	800018c <HAL_GetTick>
 800135a:	eba0 0008 	sub.w	r0, r0, r8
 800135e:	2864      	cmp	r0, #100	; 0x64
 8001360:	d9f6      	bls.n	8001350 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001362:	2003      	movs	r0, #3
}
 8001364:	b002      	add	sp, #8
 8001366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800136a:	686a      	ldr	r2, [r5, #4]
 800136c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001370:	4293      	cmp	r3, r2
 8001372:	d0c3      	beq.n	80012fc <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001374:	2001      	movs	r0, #1
 8001376:	4a0e      	ldr	r2, [pc, #56]	; (80013b0 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001378:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800137a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800137c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800137e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001382:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001384:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001386:	07d9      	lsls	r1, r3, #31
 8001388:	d5b8      	bpl.n	80012fc <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800138a:	f7fe feff 	bl	800018c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800138e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001392:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001394:	6a23      	ldr	r3, [r4, #32]
 8001396:	079a      	lsls	r2, r3, #30
 8001398:	d4b0      	bmi.n	80012fc <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800139a:	f7fe fef7 	bl	800018c <HAL_GetTick>
 800139e:	1b80      	subs	r0, r0, r6
 80013a0:	4540      	cmp	r0, r8
 80013a2:	d9f7      	bls.n	8001394 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80013a4:	e7dd      	b.n	8001362 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000
 80013ac:	40007000 	.word	0x40007000
 80013b0:	42420440 	.word	0x42420440

080013b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80013b4:	b570      	push	{r4, r5, r6, lr}
 80013b6:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013b8:	4b35      	ldr	r3, [pc, #212]	; (8001490 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
{
 80013ba:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013bc:	ad02      	add	r5, sp, #8
 80013be:	f103 0610 	add.w	r6, r3, #16
 80013c2:	462a      	mov	r2, r5
 80013c4:	6818      	ldr	r0, [r3, #0]
 80013c6:	6859      	ldr	r1, [r3, #4]
 80013c8:	3308      	adds	r3, #8
 80013ca:	c203      	stmia	r2!, {r0, r1}
 80013cc:	42b3      	cmp	r3, r6
 80013ce:	4615      	mov	r5, r2
 80013d0:	d1f7      	bne.n	80013c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013d2:	2301      	movs	r3, #1
 80013d4:	f88d 3004 	strb.w	r3, [sp, #4]
 80013d8:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 80013da:	429c      	cmp	r4, r3
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013dc:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 80013e0:	d047      	beq.n	8001472 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
 80013e2:	2c10      	cmp	r4, #16
 80013e4:	d017      	beq.n	8001416 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80013e6:	2c01      	cmp	r4, #1
 80013e8:	d14f      	bne.n	800148a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80013ea:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 80013ee:	4a29      	ldr	r2, [pc, #164]	; (8001494 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 80013f0:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80013f2:	4019      	ands	r1, r3
 80013f4:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 80013f8:	d044      	beq.n	8001484 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80013fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80013fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001402:	d12d      	bne.n	8001460 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
      {
        frequency = LSI_VALUE;
 8001404:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001408:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 800140a:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 800140e:	bf08      	it	eq
 8001410:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return(frequency);
}
 8001412:	b006      	add	sp, #24
 8001414:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 8001416:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001418:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8001420:	d0f7      	beq.n	8001412 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001422:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8001426:	a806      	add	r0, sp, #24
 8001428:	4402      	add	r2, r0
 800142a:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800142e:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001430:	bf41      	itttt	mi
 8001432:	685a      	ldrmi	r2, [r3, #4]
 8001434:	a906      	addmi	r1, sp, #24
 8001436:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 800143a:	1852      	addmi	r2, r2, r1
 800143c:	bf44      	itt	mi
 800143e:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001442:	4a15      	ldrmi	r2, [pc, #84]	; (8001498 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001444:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001446:	bf4c      	ite	mi
 8001448:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800144c:	4a13      	ldrpl	r2, [pc, #76]	; (800149c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800144e:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001450:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001454:	d4dd      	bmi.n	8001412 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          frequency = (pllclk * 2) / 3;
 8001456:	2303      	movs	r3, #3
 8001458:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800145a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800145e:	e7d8      	b.n	8001412 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001460:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001464:	d111      	bne.n	800148a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001466:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 8001468:	f24f 4024 	movw	r0, #62500	; 0xf424
 800146c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001470:	e7cd      	b.n	800140e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001472:	f7ff fef9 	bl	8001268 <HAL_RCC_GetPCLK2Freq>
 8001476:	4b07      	ldr	r3, [pc, #28]	; (8001494 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800147e:	3301      	adds	r3, #1
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	e7ea      	b.n	800145a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSE_VALUE;
 8001484:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001488:	e7c3      	b.n	8001412 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        frequency = 0U;
 800148a:	2000      	movs	r0, #0
 800148c:	e7c1      	b.n	8001412 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800148e:	bf00      	nop
 8001490:	08002a78 	.word	0x08002a78
 8001494:	40021000 	.word	0x40021000
 8001498:	007a1200 	.word	0x007a1200
 800149c:	003d0900 	.word	0x003d0900

080014a0 <HAL_TIM_Base_MspInit>:
 80014a0:	4770      	bx	lr

080014a2 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014a2:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80014a4:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014a6:	68da      	ldr	r2, [r3, #12]
 80014a8:	f042 0201 	orr.w	r2, r2, #1
 80014ac:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	f042 0201 	orr.w	r2, r2, #1
 80014b4:	601a      	str	r2, [r3, #0]
}
 80014b6:	4770      	bx	lr

080014b8 <HAL_TIM_OC_DelayElapsedCallback>:
 80014b8:	4770      	bx	lr

080014ba <HAL_TIM_IC_CaptureCallback>:
 80014ba:	4770      	bx	lr

080014bc <HAL_TIM_PWM_PulseFinishedCallback>:
 80014bc:	4770      	bx	lr

080014be <HAL_TIM_TriggerCallback>:
 80014be:	4770      	bx	lr

080014c0 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014c0:	6803      	ldr	r3, [r0, #0]
{
 80014c2:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014c4:	691a      	ldr	r2, [r3, #16]
{
 80014c6:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014c8:	0791      	lsls	r1, r2, #30
 80014ca:	d50e      	bpl.n	80014ea <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80014cc:	68da      	ldr	r2, [r3, #12]
 80014ce:	0792      	lsls	r2, r2, #30
 80014d0:	d50b      	bpl.n	80014ea <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014d2:	f06f 0202 	mvn.w	r2, #2
 80014d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014d8:	2201      	movs	r2, #1

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014da:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014dc:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014de:	079b      	lsls	r3, r3, #30
 80014e0:	d077      	beq.n	80015d2 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80014e2:	f7ff ffea 	bl	80014ba <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014e6:	2300      	movs	r3, #0
 80014e8:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80014ea:	6823      	ldr	r3, [r4, #0]
 80014ec:	691a      	ldr	r2, [r3, #16]
 80014ee:	0750      	lsls	r0, r2, #29
 80014f0:	d510      	bpl.n	8001514 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80014f2:	68da      	ldr	r2, [r3, #12]
 80014f4:	0751      	lsls	r1, r2, #29
 80014f6:	d50d      	bpl.n	8001514 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80014f8:	f06f 0204 	mvn.w	r2, #4
 80014fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014fe:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001500:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001502:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001504:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001508:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800150a:	d068      	beq.n	80015de <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800150c:	f7ff ffd5 	bl	80014ba <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001510:	2300      	movs	r3, #0
 8001512:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001514:	6823      	ldr	r3, [r4, #0]
 8001516:	691a      	ldr	r2, [r3, #16]
 8001518:	0712      	lsls	r2, r2, #28
 800151a:	d50f      	bpl.n	800153c <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800151c:	68da      	ldr	r2, [r3, #12]
 800151e:	0710      	lsls	r0, r2, #28
 8001520:	d50c      	bpl.n	800153c <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001522:	f06f 0208 	mvn.w	r2, #8
 8001526:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001528:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800152a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800152c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800152e:	0799      	lsls	r1, r3, #30
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001530:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001532:	d05a      	beq.n	80015ea <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001534:	f7ff ffc1 	bl	80014ba <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001538:	2300      	movs	r3, #0
 800153a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800153c:	6823      	ldr	r3, [r4, #0]
 800153e:	691a      	ldr	r2, [r3, #16]
 8001540:	06d2      	lsls	r2, r2, #27
 8001542:	d510      	bpl.n	8001566 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001544:	68da      	ldr	r2, [r3, #12]
 8001546:	06d0      	lsls	r0, r2, #27
 8001548:	d50d      	bpl.n	8001566 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800154a:	f06f 0210 	mvn.w	r2, #16
 800154e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001550:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001552:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001554:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001556:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800155a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800155c:	d04b      	beq.n	80015f6 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800155e:	f7ff ffac 	bl	80014ba <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001562:	2300      	movs	r3, #0
 8001564:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001566:	6823      	ldr	r3, [r4, #0]
 8001568:	691a      	ldr	r2, [r3, #16]
 800156a:	07d1      	lsls	r1, r2, #31
 800156c:	d508      	bpl.n	8001580 <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800156e:	68da      	ldr	r2, [r3, #12]
 8001570:	07d2      	lsls	r2, r2, #31
 8001572:	d505      	bpl.n	8001580 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001574:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001578:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800157a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800157c:	f001 f906 	bl	800278c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001580:	6823      	ldr	r3, [r4, #0]
 8001582:	691a      	ldr	r2, [r3, #16]
 8001584:	0610      	lsls	r0, r2, #24
 8001586:	d508      	bpl.n	800159a <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001588:	68da      	ldr	r2, [r3, #12]
 800158a:	0611      	lsls	r1, r2, #24
 800158c:	d505      	bpl.n	800159a <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800158e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001592:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001594:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001596:	f000 f888 	bl	80016aa <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800159a:	6823      	ldr	r3, [r4, #0]
 800159c:	691a      	ldr	r2, [r3, #16]
 800159e:	0652      	lsls	r2, r2, #25
 80015a0:	d508      	bpl.n	80015b4 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80015a2:	68da      	ldr	r2, [r3, #12]
 80015a4:	0650      	lsls	r0, r2, #25
 80015a6:	d505      	bpl.n	80015b4 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80015a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80015ac:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80015ae:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80015b0:	f7ff ff85 	bl	80014be <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80015b4:	6823      	ldr	r3, [r4, #0]
 80015b6:	691a      	ldr	r2, [r3, #16]
 80015b8:	0691      	lsls	r1, r2, #26
 80015ba:	d522      	bpl.n	8001602 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80015bc:	68da      	ldr	r2, [r3, #12]
 80015be:	0692      	lsls	r2, r2, #26
 80015c0:	d51f      	bpl.n	8001602 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015c2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80015c6:	4620      	mov	r0, r4
    }
  }
}
 80015c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015cc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80015ce:	f000 b86b 	b.w	80016a8 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015d2:	f7ff ff71 	bl	80014b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015d6:	4620      	mov	r0, r4
 80015d8:	f7ff ff70 	bl	80014bc <HAL_TIM_PWM_PulseFinishedCallback>
 80015dc:	e783      	b.n	80014e6 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015de:	f7ff ff6b 	bl	80014b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015e2:	4620      	mov	r0, r4
 80015e4:	f7ff ff6a 	bl	80014bc <HAL_TIM_PWM_PulseFinishedCallback>
 80015e8:	e792      	b.n	8001510 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015ea:	f7ff ff65 	bl	80014b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015ee:	4620      	mov	r0, r4
 80015f0:	f7ff ff64 	bl	80014bc <HAL_TIM_PWM_PulseFinishedCallback>
 80015f4:	e7a0      	b.n	8001538 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015f6:	f7ff ff5f 	bl	80014b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015fa:	4620      	mov	r0, r4
 80015fc:	f7ff ff5e 	bl	80014bc <HAL_TIM_PWM_PulseFinishedCallback>
 8001600:	e7af      	b.n	8001562 <HAL_TIM_IRQHandler+0xa2>
 8001602:	bd10      	pop	{r4, pc}

08001604 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001604:	4a1a      	ldr	r2, [pc, #104]	; (8001670 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001606:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001608:	4290      	cmp	r0, r2
 800160a:	d00a      	beq.n	8001622 <TIM_Base_SetConfig+0x1e>
 800160c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001610:	d007      	beq.n	8001622 <TIM_Base_SetConfig+0x1e>
 8001612:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001616:	4290      	cmp	r0, r2
 8001618:	d003      	beq.n	8001622 <TIM_Base_SetConfig+0x1e>
 800161a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800161e:	4290      	cmp	r0, r2
 8001620:	d115      	bne.n	800164e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001622:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001628:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800162a:	4a11      	ldr	r2, [pc, #68]	; (8001670 <TIM_Base_SetConfig+0x6c>)
 800162c:	4290      	cmp	r0, r2
 800162e:	d00a      	beq.n	8001646 <TIM_Base_SetConfig+0x42>
 8001630:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001634:	d007      	beq.n	8001646 <TIM_Base_SetConfig+0x42>
 8001636:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800163a:	4290      	cmp	r0, r2
 800163c:	d003      	beq.n	8001646 <TIM_Base_SetConfig+0x42>
 800163e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001642:	4290      	cmp	r0, r2
 8001644:	d103      	bne.n	800164e <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001646:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001648:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800164c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800164e:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001650:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001654:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001656:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001658:	688b      	ldr	r3, [r1, #8]
 800165a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800165c:	680b      	ldr	r3, [r1, #0]
 800165e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001660:	4b03      	ldr	r3, [pc, #12]	; (8001670 <TIM_Base_SetConfig+0x6c>)
 8001662:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001664:	bf04      	itt	eq
 8001666:	690b      	ldreq	r3, [r1, #16]
 8001668:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800166a:	2301      	movs	r3, #1
 800166c:	6143      	str	r3, [r0, #20]
 800166e:	4770      	bx	lr
 8001670:	40012c00 	.word	0x40012c00

08001674 <HAL_TIM_Base_Init>:
{
 8001674:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001676:	4604      	mov	r4, r0
 8001678:	b1a0      	cbz	r0, 80016a4 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800167a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800167e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001682:	b91b      	cbnz	r3, 800168c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001684:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001688:	f7ff ff0a 	bl	80014a0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800168c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800168e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001690:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001694:	1d21      	adds	r1, r4, #4
 8001696:	f7ff ffb5 	bl	8001604 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800169a:	2301      	movs	r3, #1
  return HAL_OK;
 800169c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800169e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80016a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016a4:	2001      	movs	r0, #1
}
 80016a6:	bd10      	pop	{r4, pc}

080016a8 <HAL_TIMEx_CommutationCallback>:
 80016a8:	4770      	bx	lr

080016aa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80016aa:	4770      	bx	lr

080016ac <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80016ac:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016ae:	f000 fd5d 	bl	800216c <xTaskGetSchedulerState>
 80016b2:	2801      	cmp	r0, #1
 80016b4:	d003      	beq.n	80016be <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80016b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80016ba:	f000 b8eb 	b.w	8001894 <xPortSysTickHandler>
 80016be:	bd08      	pop	{r3, pc}

080016c0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016c0:	f100 0308 	add.w	r3, r0, #8
 80016c4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80016c6:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016ca:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016cc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80016ce:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80016d0:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80016d2:	6003      	str	r3, [r0, #0]
 80016d4:	4770      	bx	lr

080016d6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	6103      	str	r3, [r0, #16]
 80016da:	4770      	bx	lr

080016dc <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80016dc:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80016de:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80016e0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80016e2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80016e4:	689a      	ldr	r2, [r3, #8]
 80016e6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80016e8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80016ea:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80016ec:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80016ee:	3301      	adds	r3, #1
 80016f0:	6003      	str	r3, [r0, #0]
 80016f2:	4770      	bx	lr

080016f4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80016f4:	680a      	ldr	r2, [r1, #0]
{
 80016f6:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80016f8:	1c53      	adds	r3, r2, #1
 80016fa:	d10a      	bne.n	8001712 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80016fc:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80016fe:	685a      	ldr	r2, [r3, #4]
 8001700:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001702:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001704:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001706:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001708:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800170a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800170c:	3301      	adds	r3, #1
 800170e:	6003      	str	r3, [r0, #0]
 8001710:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001712:	f100 0308 	add.w	r3, r0, #8
 8001716:	685c      	ldr	r4, [r3, #4]
 8001718:	6825      	ldr	r5, [r4, #0]
 800171a:	42aa      	cmp	r2, r5
 800171c:	d3ef      	bcc.n	80016fe <vListInsert+0xa>
 800171e:	4623      	mov	r3, r4
 8001720:	e7f9      	b.n	8001716 <vListInsert+0x22>

08001722 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001722:	6841      	ldr	r1, [r0, #4]
 8001724:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001726:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001728:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800172a:	6882      	ldr	r2, [r0, #8]
 800172c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800172e:	6859      	ldr	r1, [r3, #4]
 8001730:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001732:	bf08      	it	eq
 8001734:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001736:	2200      	movs	r2, #0
 8001738:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800173a:	6818      	ldr	r0, [r3, #0]
 800173c:	3801      	subs	r0, #1
 800173e:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001740:	4770      	bx	lr
	...

08001744 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001744:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <prvTaskExitError+0x2c>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	3301      	adds	r3, #1
 800174a:	d008      	beq.n	800175e <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800174c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001750:	f383 8811 	msr	BASEPRI, r3
 8001754:	f3bf 8f6f 	isb	sy
 8001758:	f3bf 8f4f 	dsb	sy
 800175c:	e7fe      	b.n	800175c <prvTaskExitError+0x18>
 800175e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001762:	f383 8811 	msr	BASEPRI, r3
 8001766:	f3bf 8f6f 	isb	sy
 800176a:	f3bf 8f4f 	dsb	sy
 800176e:	e7fe      	b.n	800176e <prvTaskExitError+0x2a>
 8001770:	20000004 	.word	0x20000004

08001774 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8001774:	4806      	ldr	r0, [pc, #24]	; (8001790 <prvPortStartFirstTask+0x1c>)
 8001776:	6800      	ldr	r0, [r0, #0]
 8001778:	6800      	ldr	r0, [r0, #0]
 800177a:	f380 8808 	msr	MSP, r0
 800177e:	b662      	cpsie	i
 8001780:	b661      	cpsie	f
 8001782:	f3bf 8f4f 	dsb	sy
 8001786:	f3bf 8f6f 	isb	sy
 800178a:	df00      	svc	0
 800178c:	bf00      	nop
 800178e:	0000      	.short	0x0000
 8001790:	e000ed08 	.word	0xe000ed08

08001794 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001794:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001798:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800179c:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800179e:	f021 0101 	bic.w	r1, r1, #1
 80017a2:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80017a6:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80017aa:	f840 2c20 	str.w	r2, [r0, #-32]
}
 80017ae:	3840      	subs	r0, #64	; 0x40
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	08001745 	.word	0x08001745
	...

080017c0 <SVC_Handler>:
	__asm volatile (
 80017c0:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <pxCurrentTCBConst2>)
 80017c2:	6819      	ldr	r1, [r3, #0]
 80017c4:	6808      	ldr	r0, [r1, #0]
 80017c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80017ca:	f380 8809 	msr	PSP, r0
 80017ce:	f3bf 8f6f 	isb	sy
 80017d2:	f04f 0000 	mov.w	r0, #0
 80017d6:	f380 8811 	msr	BASEPRI, r0
 80017da:	f04e 0e0d 	orr.w	lr, lr, #13
 80017de:	4770      	bx	lr

080017e0 <pxCurrentTCBConst2>:
 80017e0:	20000c48 	.word	0x20000c48

080017e4 <vPortEnterCritical>:
 80017e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017e8:	f383 8811 	msr	BASEPRI, r3
 80017ec:	f3bf 8f6f 	isb	sy
 80017f0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80017f4:	4a0a      	ldr	r2, [pc, #40]	; (8001820 <vPortEnterCritical+0x3c>)
 80017f6:	6813      	ldr	r3, [r2, #0]
 80017f8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80017fa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80017fc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80017fe:	d10d      	bne.n	800181c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001800:	4b08      	ldr	r3, [pc, #32]	; (8001824 <vPortEnterCritical+0x40>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001808:	d008      	beq.n	800181c <vPortEnterCritical+0x38>
 800180a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800180e:	f383 8811 	msr	BASEPRI, r3
 8001812:	f3bf 8f6f 	isb	sy
 8001816:	f3bf 8f4f 	dsb	sy
 800181a:	e7fe      	b.n	800181a <vPortEnterCritical+0x36>
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	20000004 	.word	0x20000004
 8001824:	e000ed04 	.word	0xe000ed04

08001828 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001828:	4a08      	ldr	r2, [pc, #32]	; (800184c <vPortExitCritical+0x24>)
 800182a:	6813      	ldr	r3, [r2, #0]
 800182c:	b943      	cbnz	r3, 8001840 <vPortExitCritical+0x18>
 800182e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001832:	f383 8811 	msr	BASEPRI, r3
 8001836:	f3bf 8f6f 	isb	sy
 800183a:	f3bf 8f4f 	dsb	sy
 800183e:	e7fe      	b.n	800183e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001840:	3b01      	subs	r3, #1
 8001842:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001844:	b90b      	cbnz	r3, 800184a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001846:	f383 8811 	msr	BASEPRI, r3
 800184a:	4770      	bx	lr
 800184c:	20000004 	.word	0x20000004

08001850 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001850:	f3ef 8009 	mrs	r0, PSP
 8001854:	f3bf 8f6f 	isb	sy
 8001858:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <pxCurrentTCBConst>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001860:	6010      	str	r0, [r2, #0]
 8001862:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001866:	f04f 0050 	mov.w	r0, #80	; 0x50
 800186a:	f380 8811 	msr	BASEPRI, r0
 800186e:	f000 fc43 	bl	80020f8 <vTaskSwitchContext>
 8001872:	f04f 0000 	mov.w	r0, #0
 8001876:	f380 8811 	msr	BASEPRI, r0
 800187a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800187e:	6819      	ldr	r1, [r3, #0]
 8001880:	6808      	ldr	r0, [r1, #0]
 8001882:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001886:	f380 8809 	msr	PSP, r0
 800188a:	f3bf 8f6f 	isb	sy
 800188e:	4770      	bx	lr

08001890 <pxCurrentTCBConst>:
 8001890:	20000c48 	.word	0x20000c48

08001894 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001894:	b508      	push	{r3, lr}
	__asm volatile
 8001896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800189a:	f383 8811 	msr	BASEPRI, r3
 800189e:	f3bf 8f6f 	isb	sy
 80018a2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80018a6:	f000 fabf 	bl	8001e28 <xTaskIncrementTick>
 80018aa:	b118      	cbz	r0, 80018b4 <xPortSysTickHandler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80018ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018b0:	4b02      	ldr	r3, [pc, #8]	; (80018bc <xPortSysTickHandler+0x28>)
 80018b2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80018b4:	2300      	movs	r3, #0
 80018b6:	f383 8811 	msr	BASEPRI, r3
 80018ba:	bd08      	pop	{r3, pc}
 80018bc:	e000ed04 	.word	0xe000ed04

080018c0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80018c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018c4:	4b05      	ldr	r3, [pc, #20]	; (80018dc <vPortSetupTimerInterrupt+0x1c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80018cc:	4a04      	ldr	r2, [pc, #16]	; (80018e0 <vPortSetupTimerInterrupt+0x20>)
 80018ce:	3b01      	subs	r3, #1
 80018d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80018d2:	2207      	movs	r2, #7
 80018d4:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <vPortSetupTimerInterrupt+0x24>)
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	20000008 	.word	0x20000008
 80018e0:	e000e014 	.word	0xe000e014
 80018e4:	e000e010 	.word	0xe000e010

080018e8 <xPortStartScheduler>:
{
 80018e8:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80018ea:	4b1f      	ldr	r3, [pc, #124]	; (8001968 <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80018ec:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80018ee:	781a      	ldrb	r2, [r3, #0]
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80018f4:	22ff      	movs	r2, #255	; 0xff
 80018f6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80018f8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80018fa:	4a1c      	ldr	r2, [pc, #112]	; (800196c <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001902:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001906:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800190a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800190c:	2207      	movs	r2, #7
 800190e:	4b18      	ldr	r3, [pc, #96]	; (8001970 <xPortStartScheduler+0x88>)
 8001910:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001912:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001916:	1e54      	subs	r4, r2, #1
 8001918:	0600      	lsls	r0, r0, #24
 800191a:	d41c      	bmi.n	8001956 <xPortStartScheduler+0x6e>
 800191c:	b101      	cbz	r1, 8001920 <xPortStartScheduler+0x38>
 800191e:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001924:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001928:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800192a:	9b01      	ldr	r3, [sp, #4]
 800192c:	4a0e      	ldr	r2, [pc, #56]	; (8001968 <xPortStartScheduler+0x80>)
 800192e:	b2db      	uxtb	r3, r3
 8001930:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <xPortStartScheduler+0x8c>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800193a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001942:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001944:	f7ff ffbc 	bl	80018c0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001948:	2200      	movs	r2, #0
 800194a:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <xPortStartScheduler+0x90>)
 800194c:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 800194e:	f7ff ff11 	bl	8001774 <prvPortStartFirstTask>
	prvTaskExitError();
 8001952:	f7ff fef7 	bl	8001744 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001956:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800195a:	2101      	movs	r1, #1
 800195c:	0052      	lsls	r2, r2, #1
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	f88d 2003 	strb.w	r2, [sp, #3]
 8001964:	4622      	mov	r2, r4
 8001966:	e7d4      	b.n	8001912 <xPortStartScheduler+0x2a>
 8001968:	e000e400 	.word	0xe000e400
 800196c:	20000028 	.word	0x20000028
 8001970:	2000002c 	.word	0x2000002c
 8001974:	e000ed20 	.word	0xe000ed20
 8001978:	20000004 	.word	0x20000004

0800197c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800197c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800197e:	4b0f      	ldr	r3, [pc, #60]	; (80019bc <prvInsertBlockIntoFreeList+0x40>)
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	4282      	cmp	r2, r0
 8001984:	d318      	bcc.n	80019b8 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001986:	685c      	ldr	r4, [r3, #4]
 8001988:	1919      	adds	r1, r3, r4
 800198a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800198c:	bf01      	itttt	eq
 800198e:	6841      	ldreq	r1, [r0, #4]
 8001990:	4618      	moveq	r0, r3
 8001992:	1909      	addeq	r1, r1, r4
 8001994:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001996:	6844      	ldr	r4, [r0, #4]
 8001998:	1901      	adds	r1, r0, r4
 800199a:	428a      	cmp	r2, r1
 800199c:	d107      	bne.n	80019ae <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800199e:	4908      	ldr	r1, [pc, #32]	; (80019c0 <prvInsertBlockIntoFreeList+0x44>)
 80019a0:	6809      	ldr	r1, [r1, #0]
 80019a2:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80019a4:	bf1f      	itttt	ne
 80019a6:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80019a8:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80019aa:	1909      	addne	r1, r1, r4
 80019ac:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80019ae:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80019b0:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80019b2:	bf18      	it	ne
 80019b4:	6018      	strne	r0, [r3, #0]
 80019b6:	bd10      	pop	{r4, pc}
 80019b8:	4613      	mov	r3, r2
 80019ba:	e7e1      	b.n	8001980 <prvInsertBlockIntoFreeList+0x4>
 80019bc:	20000c40 	.word	0x20000c40
 80019c0:	20000030 	.word	0x20000030

080019c4 <pvPortMalloc>:
{
 80019c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019c8:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80019ca:	f000 fa25 	bl	8001e18 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80019ce:	493e      	ldr	r1, [pc, #248]	; (8001ac8 <pvPortMalloc+0x104>)
 80019d0:	4d3e      	ldr	r5, [pc, #248]	; (8001acc <pvPortMalloc+0x108>)
 80019d2:	680b      	ldr	r3, [r1, #0]
 80019d4:	bb0b      	cbnz	r3, 8001a1a <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80019d6:	4a3e      	ldr	r2, [pc, #248]	; (8001ad0 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80019d8:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80019da:	bf1d      	ittte	ne
 80019dc:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019de:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80019e2:	f502 6340 	addne.w	r3, r2, #3072	; 0xc00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80019e6:	f44f 6340 	moveq.w	r3, #3072	; 0xc00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019ea:	bf1c      	itt	ne
 80019ec:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80019ee:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 80019f0:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80019f2:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80019f4:	4e37      	ldr	r6, [pc, #220]	; (8001ad4 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 80019f6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019f8:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 80019fc:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80019fe:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8001a00:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001a02:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 8001a04:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001a06:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001a08:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001a0a:	4b33      	ldr	r3, [pc, #204]	; (8001ad8 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001a0c:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001a0e:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001a10:	4b32      	ldr	r3, [pc, #200]	; (8001adc <pvPortMalloc+0x118>)
 8001a12:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001a14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001a18:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001a1a:	682f      	ldr	r7, [r5, #0]
 8001a1c:	4227      	tst	r7, r4
 8001a1e:	d116      	bne.n	8001a4e <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001a20:	2c00      	cmp	r4, #0
 8001a22:	d040      	beq.n	8001aa6 <pvPortMalloc+0xe2>
				xWantedSize += xHeapStructSize;
 8001a24:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001a28:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001a2a:	bf1c      	itt	ne
 8001a2c:	f023 0307 	bicne.w	r3, r3, #7
 8001a30:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001a32:	b163      	cbz	r3, 8001a4e <pvPortMalloc+0x8a>
 8001a34:	4a29      	ldr	r2, [pc, #164]	; (8001adc <pvPortMalloc+0x118>)
 8001a36:	6816      	ldr	r6, [r2, #0]
 8001a38:	4690      	mov	r8, r2
 8001a3a:	42b3      	cmp	r3, r6
 8001a3c:	d807      	bhi.n	8001a4e <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8001a3e:	4a25      	ldr	r2, [pc, #148]	; (8001ad4 <pvPortMalloc+0x110>)
 8001a40:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001a42:	6868      	ldr	r0, [r5, #4]
 8001a44:	4283      	cmp	r3, r0
 8001a46:	d804      	bhi.n	8001a52 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001a48:	6809      	ldr	r1, [r1, #0]
 8001a4a:	428d      	cmp	r5, r1
 8001a4c:	d107      	bne.n	8001a5e <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8001a4e:	2400      	movs	r4, #0
 8001a50:	e029      	b.n	8001aa6 <pvPortMalloc+0xe2>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001a52:	682c      	ldr	r4, [r5, #0]
 8001a54:	2c00      	cmp	r4, #0
 8001a56:	d0f7      	beq.n	8001a48 <pvPortMalloc+0x84>
 8001a58:	462a      	mov	r2, r5
 8001a5a:	4625      	mov	r5, r4
 8001a5c:	e7f1      	b.n	8001a42 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001a5e:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001a60:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001a62:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001a64:	1ac2      	subs	r2, r0, r3
 8001a66:	2a10      	cmp	r2, #16
 8001a68:	d90f      	bls.n	8001a8a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001a6a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a6c:	0741      	lsls	r1, r0, #29
 8001a6e:	d008      	beq.n	8001a82 <pvPortMalloc+0xbe>
	__asm volatile
 8001a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a74:	f383 8811 	msr	BASEPRI, r3
 8001a78:	f3bf 8f6f 	isb	sy
 8001a7c:	f3bf 8f4f 	dsb	sy
 8001a80:	e7fe      	b.n	8001a80 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001a82:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001a84:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001a86:	f7ff ff79 	bl	800197c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a8a:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a8c:	4912      	ldr	r1, [pc, #72]	; (8001ad8 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a8e:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a90:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 8001a92:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a94:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a96:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a9a:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001a9c:	bf38      	it	cc
 8001a9e:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001aa0:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001aa2:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001aa4:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001aa6:	f000 fa51 	bl	8001f4c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001aaa:	0763      	lsls	r3, r4, #29
 8001aac:	d008      	beq.n	8001ac0 <pvPortMalloc+0xfc>
 8001aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ab2:	f383 8811 	msr	BASEPRI, r3
 8001ab6:	f3bf 8f6f 	isb	sy
 8001aba:	f3bf 8f4f 	dsb	sy
 8001abe:	e7fe      	b.n	8001abe <pvPortMalloc+0xfa>
}
 8001ac0:	4620      	mov	r0, r4
 8001ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000030 	.word	0x20000030
 8001acc:	20000c34 	.word	0x20000c34
 8001ad0:	20000034 	.word	0x20000034
 8001ad4:	20000c40 	.word	0x20000c40
 8001ad8:	20000c3c 	.word	0x20000c3c
 8001adc:	20000c38 	.word	0x20000c38

08001ae0 <vPortFree>:
{
 8001ae0:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001ae2:	4604      	mov	r4, r0
 8001ae4:	b370      	cbz	r0, 8001b44 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001ae6:	4a18      	ldr	r2, [pc, #96]	; (8001b48 <vPortFree+0x68>)
 8001ae8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001aec:	6812      	ldr	r2, [r2, #0]
 8001aee:	4213      	tst	r3, r2
 8001af0:	d108      	bne.n	8001b04 <vPortFree+0x24>
 8001af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001af6:	f383 8811 	msr	BASEPRI, r3
 8001afa:	f3bf 8f6f 	isb	sy
 8001afe:	f3bf 8f4f 	dsb	sy
 8001b02:	e7fe      	b.n	8001b02 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001b04:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8001b08:	b141      	cbz	r1, 8001b1c <vPortFree+0x3c>
 8001b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b0e:	f383 8811 	msr	BASEPRI, r3
 8001b12:	f3bf 8f6f 	isb	sy
 8001b16:	f3bf 8f4f 	dsb	sy
 8001b1a:	e7fe      	b.n	8001b1a <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001b1c:	ea23 0302 	bic.w	r3, r3, r2
 8001b20:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8001b24:	f000 f978 	bl	8001e18 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001b28:	4a08      	ldr	r2, [pc, #32]	; (8001b4c <vPortFree+0x6c>)
 8001b2a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8001b2e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001b30:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001b34:	440b      	add	r3, r1
 8001b36:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001b38:	f7ff ff20 	bl	800197c <prvInsertBlockIntoFreeList>
}
 8001b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001b40:	f000 ba04 	b.w	8001f4c <xTaskResumeAll>
 8001b44:	bd10      	pop	{r4, pc}
 8001b46:	bf00      	nop
 8001b48:	20000c34 	.word	0x20000c34
 8001b4c:	20000c38 	.word	0x20000c38

08001b50 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b50:	4a06      	ldr	r2, [pc, #24]	; (8001b6c <prvResetNextTaskUnblockTime+0x1c>)
 8001b52:	6813      	ldr	r3, [r2, #0]
 8001b54:	6819      	ldr	r1, [r3, #0]
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <prvResetNextTaskUnblockTime+0x20>)
 8001b58:	b919      	cbnz	r1, 8001b62 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001b5a:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001b66:	68d2      	ldr	r2, [r2, #12]
 8001b68:	6852      	ldr	r2, [r2, #4]
 8001b6a:	e7f8      	b.n	8001b5e <prvResetNextTaskUnblockTime+0xe>
 8001b6c:	20000c4c 	.word	0x20000c4c
 8001b70:	20000d24 	.word	0x20000d24

08001b74 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001b76:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b78:	4e1b      	ldr	r6, [pc, #108]	; (8001be8 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8001b7a:	681d      	ldr	r5, [r3, #0]
{
 8001b7c:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b7e:	6830      	ldr	r0, [r6, #0]
{
 8001b80:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b82:	3004      	adds	r0, #4
 8001b84:	f7ff fdcd 	bl	8001722 <uxListRemove>
 8001b88:	4633      	mov	r3, r6
 8001b8a:	b940      	cbnz	r0, 8001b9e <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	6831      	ldr	r1, [r6, #0]
 8001b90:	4e16      	ldr	r6, [pc, #88]	; (8001bec <prvAddCurrentTaskToDelayedList+0x78>)
 8001b92:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001b94:	6832      	ldr	r2, [r6, #0]
 8001b96:	4088      	lsls	r0, r1
 8001b98:	ea22 0200 	bic.w	r2, r2, r0
 8001b9c:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001b9e:	1c62      	adds	r2, r4, #1
 8001ba0:	d107      	bne.n	8001bb2 <prvAddCurrentTaskToDelayedList+0x3e>
 8001ba2:	b137      	cbz	r7, 8001bb2 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ba4:	6819      	ldr	r1, [r3, #0]
 8001ba6:	4812      	ldr	r0, [pc, #72]	; (8001bf0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8001ba8:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001baa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001bae:	f7ff bd95 	b.w	80016dc <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001bb2:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001bb4:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8001bb6:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001bb8:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8001bba:	d907      	bls.n	8001bcc <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001bbc:	4a0d      	ldr	r2, [pc, #52]	; (8001bf4 <prvAddCurrentTaskToDelayedList+0x80>)
 8001bbe:	6810      	ldr	r0, [r2, #0]
 8001bc0:	6819      	ldr	r1, [r3, #0]
}
 8001bc2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001bc6:	3104      	adds	r1, #4
 8001bc8:	f7ff bd94 	b.w	80016f4 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001bcc:	4a0a      	ldr	r2, [pc, #40]	; (8001bf8 <prvAddCurrentTaskToDelayedList+0x84>)
 8001bce:	6810      	ldr	r0, [r2, #0]
 8001bd0:	6819      	ldr	r1, [r3, #0]
 8001bd2:	3104      	adds	r1, #4
 8001bd4:	f7ff fd8e 	bl	80016f4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <prvAddCurrentTaskToDelayedList+0x88>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8001bde:	bf38      	it	cc
 8001be0:	601c      	strcc	r4, [r3, #0]
 8001be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001be4:	20000d6c 	.word	0x20000d6c
 8001be8:	20000c48 	.word	0x20000c48
 8001bec:	20000cf4 	.word	0x20000cf4
 8001bf0:	20000d44 	.word	0x20000d44
 8001bf4:	20000c50 	.word	0x20000c50
 8001bf8:	20000c4c 	.word	0x20000c4c
 8001bfc:	20000d24 	.word	0x20000d24

08001c00 <xTaskCreate>:
	{
 8001c00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c04:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8001c08:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c0a:	4650      	mov	r0, sl
	{
 8001c0c:	460f      	mov	r7, r1
 8001c0e:	4699      	mov	r9, r3
 8001c10:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c12:	f7ff fed7 	bl	80019c4 <pvPortMalloc>
			if( pxStack != NULL )
 8001c16:	4605      	mov	r5, r0
 8001c18:	2800      	cmp	r0, #0
 8001c1a:	f000 8096 	beq.w	8001d4a <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001c1e:	2064      	movs	r0, #100	; 0x64
 8001c20:	f7ff fed0 	bl	80019c4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8001c24:	4604      	mov	r4, r0
 8001c26:	2800      	cmp	r0, #0
 8001c28:	f000 808c 	beq.w	8001d44 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001c2c:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8001c30:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001c32:	4455      	add	r5, sl
 8001c34:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001c36:	f025 0a07 	bic.w	sl, r5, #7
 8001c3a:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8001c3e:	371d      	adds	r7, #29
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001c40:	7859      	ldrb	r1, [r3, #1]
 8001c42:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8001c46:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001c4a:	b109      	cbz	r1, 8001c50 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001c4c:	42bb      	cmp	r3, r7
 8001c4e:	d1f7      	bne.n	8001c40 <xTaskCreate+0x40>
 8001c50:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001c52:	f04f 0b00 	mov.w	fp, #0
 8001c56:	2d06      	cmp	r5, #6
 8001c58:	bf28      	it	cs
 8001c5a:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c5c:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8001c5e:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001c60:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c62:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001c64:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
		pxNewTCB->uxMutexesHeld = 0;
 8001c68:	f8c4 b058 	str.w	fp, [r4, #88]	; 0x58
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c6c:	f7ff fd33 	bl	80016d6 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c70:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001c74:	f104 0018 	add.w	r0, r4, #24
 8001c78:	f7ff fd2d 	bl	80016d6 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8001c7c:	f8c4 b05c 	str.w	fp, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001c80:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c82:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001c84:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001c86:	f884 b060 	strb.w	fp, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c8a:	464a      	mov	r2, r9
 8001c8c:	4641      	mov	r1, r8
 8001c8e:	4650      	mov	r0, sl
 8001c90:	f7ff fd80 	bl	8001794 <pxPortInitialiseStack>
 8001c94:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001c96:	b106      	cbz	r6, 8001c9a <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001c98:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8001c9a:	f7ff fda3 	bl	80017e4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001c9e:	4b32      	ldr	r3, [pc, #200]	; (8001d68 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8001ca0:	4e32      	ldr	r6, [pc, #200]	; (8001d6c <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8001d98 <xTaskCreate+0x198>
 8001ca8:	3201      	adds	r2, #1
 8001caa:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001cac:	6835      	ldr	r5, [r6, #0]
 8001cae:	2d00      	cmp	r5, #0
 8001cb0:	d14e      	bne.n	8001d50 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8001cb2:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d11d      	bne.n	8001cf6 <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001cba:	eb08 0005 	add.w	r0, r8, r5
 8001cbe:	3514      	adds	r5, #20
 8001cc0:	f7ff fcfe 	bl	80016c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cc4:	2d8c      	cmp	r5, #140	; 0x8c
 8001cc6:	d1f8      	bne.n	8001cba <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8001cc8:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8001d9c <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8001ccc:	4d28      	ldr	r5, [pc, #160]	; (8001d70 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8001cce:	4648      	mov	r0, r9
 8001cd0:	f7ff fcf6 	bl	80016c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001cd4:	4628      	mov	r0, r5
 8001cd6:	f7ff fcf3 	bl	80016c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001cda:	4826      	ldr	r0, [pc, #152]	; (8001d74 <xTaskCreate+0x174>)
 8001cdc:	f7ff fcf0 	bl	80016c0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001ce0:	4825      	ldr	r0, [pc, #148]	; (8001d78 <xTaskCreate+0x178>)
 8001ce2:	f7ff fced 	bl	80016c0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001ce6:	4825      	ldr	r0, [pc, #148]	; (8001d7c <xTaskCreate+0x17c>)
 8001ce8:	f7ff fcea 	bl	80016c0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001cec:	4b24      	ldr	r3, [pc, #144]	; (8001d80 <xTaskCreate+0x180>)
 8001cee:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001cf2:	4b24      	ldr	r3, [pc, #144]	; (8001d84 <xTaskCreate+0x184>)
 8001cf4:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001cf6:	2501      	movs	r5, #1
		uxTaskNumber++;
 8001cf8:	4a23      	ldr	r2, [pc, #140]	; (8001d88 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8001cfa:	4924      	ldr	r1, [pc, #144]	; (8001d8c <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8001cfc:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001cfe:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8001d00:	3301      	adds	r3, #1
 8001d02:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001d04:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001d06:	fa05 f302 	lsl.w	r3, r5, r2
 8001d0a:	4303      	orrs	r3, r0
 8001d0c:	2014      	movs	r0, #20
 8001d0e:	600b      	str	r3, [r1, #0]
 8001d10:	fb00 8002 	mla	r0, r0, r2, r8
 8001d14:	4639      	mov	r1, r7
 8001d16:	f7ff fce1 	bl	80016dc <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001d1a:	f7ff fd85 	bl	8001828 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001d1e:	4b1c      	ldr	r3, [pc, #112]	; (8001d90 <xTaskCreate+0x190>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	b163      	cbz	r3, 8001d3e <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001d24:	6833      	ldr	r3, [r6, #0]
 8001d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d28:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d207      	bcs.n	8001d3e <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8001d2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d32:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <xTaskCreate+0x194>)
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	f3bf 8f4f 	dsb	sy
 8001d3a:	f3bf 8f6f 	isb	sy
	}
 8001d3e:	4628      	mov	r0, r5
 8001d40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8001d44:	4628      	mov	r0, r5
 8001d46:	f7ff fecb 	bl	8001ae0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001d4a:	f04f 35ff 	mov.w	r5, #4294967295
 8001d4e:	e7f6      	b.n	8001d3e <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8001d50:	4b0f      	ldr	r3, [pc, #60]	; (8001d90 <xTaskCreate+0x190>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d1ce      	bne.n	8001cf6 <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001d58:	6833      	ldr	r3, [r6, #0]
 8001d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d5c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d5e:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8001d60:	bf98      	it	ls
 8001d62:	6034      	strls	r4, [r6, #0]
 8001d64:	e7c7      	b.n	8001cf6 <xTaskCreate+0xf6>
 8001d66:	bf00      	nop
 8001d68:	20000ce0 	.word	0x20000ce0
 8001d6c:	20000c48 	.word	0x20000c48
 8001d70:	20000d0c 	.word	0x20000d0c
 8001d74:	20000d2c 	.word	0x20000d2c
 8001d78:	20000d58 	.word	0x20000d58
 8001d7c:	20000d44 	.word	0x20000d44
 8001d80:	20000c4c 	.word	0x20000c4c
 8001d84:	20000c50 	.word	0x20000c50
 8001d88:	20000cf0 	.word	0x20000cf0
 8001d8c:	20000cf4 	.word	0x20000cf4
 8001d90:	20000d40 	.word	0x20000d40
 8001d94:	e000ed04 	.word	0xe000ed04
 8001d98:	20000c54 	.word	0x20000c54
 8001d9c:	20000cf8 	.word	0x20000cf8

08001da0 <vTaskStartScheduler>:
{
 8001da0:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8001da2:	2400      	movs	r4, #0
 8001da4:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <vTaskStartScheduler+0x60>)
 8001da6:	9400      	str	r4, [sp, #0]
 8001da8:	9301      	str	r3, [sp, #4]
 8001daa:	2280      	movs	r2, #128	; 0x80
 8001dac:	4623      	mov	r3, r4
 8001dae:	4915      	ldr	r1, [pc, #84]	; (8001e04 <vTaskStartScheduler+0x64>)
 8001db0:	4815      	ldr	r0, [pc, #84]	; (8001e08 <vTaskStartScheduler+0x68>)
 8001db2:	f7ff ff25 	bl	8001c00 <xTaskCreate>
	if( xReturn == pdPASS )
 8001db6:	2801      	cmp	r0, #1
 8001db8:	d114      	bne.n	8001de4 <vTaskStartScheduler+0x44>
 8001dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dbe:	f383 8811 	msr	BASEPRI, r3
 8001dc2:	f3bf 8f6f 	isb	sy
 8001dc6:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8001dca:	f04f 32ff 	mov.w	r2, #4294967295
 8001dce:	4b0f      	ldr	r3, [pc, #60]	; (8001e0c <vTaskStartScheduler+0x6c>)
 8001dd0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001dd2:	4b0f      	ldr	r3, [pc, #60]	; (8001e10 <vTaskStartScheduler+0x70>)
 8001dd4:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <vTaskStartScheduler+0x74>)
 8001dd8:	601c      	str	r4, [r3, #0]
}
 8001dda:	b002      	add	sp, #8
 8001ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8001de0:	f7ff bd82 	b.w	80018e8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001de4:	3001      	adds	r0, #1
 8001de6:	d108      	bne.n	8001dfa <vTaskStartScheduler+0x5a>
 8001de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dec:	f383 8811 	msr	BASEPRI, r3
 8001df0:	f3bf 8f6f 	isb	sy
 8001df4:	f3bf 8f4f 	dsb	sy
 8001df8:	e7fe      	b.n	8001df8 <vTaskStartScheduler+0x58>
}
 8001dfa:	b002      	add	sp, #8
 8001dfc:	bd10      	pop	{r4, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000d20 	.word	0x20000d20
 8001e04:	08002a88 	.word	0x08002a88
 8001e08:	08002085 	.word	0x08002085
 8001e0c:	20000d24 	.word	0x20000d24
 8001e10:	20000d40 	.word	0x20000d40
 8001e14:	20000d6c 	.word	0x20000d6c

08001e18 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001e18:	4a02      	ldr	r2, [pc, #8]	; (8001e24 <vTaskSuspendAll+0xc>)
 8001e1a:	6813      	ldr	r3, [r2, #0]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000cec 	.word	0x20000cec

08001e28 <xTaskIncrementTick>:
{
 8001e28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e2c:	4b3c      	ldr	r3, [pc, #240]	; (8001f20 <xTaskIncrementTick+0xf8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d153      	bne.n	8001edc <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8001e34:	4b3b      	ldr	r3, [pc, #236]	; (8001f24 <xTaskIncrementTick+0xfc>)
 8001e36:	681c      	ldr	r4, [r3, #0]
 8001e38:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001e3a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001e3c:	b9bc      	cbnz	r4, 8001e6e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8001e3e:	4b3a      	ldr	r3, [pc, #232]	; (8001f28 <xTaskIncrementTick+0x100>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	b142      	cbz	r2, 8001e58 <xTaskIncrementTick+0x30>
 8001e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e4a:	f383 8811 	msr	BASEPRI, r3
 8001e4e:	f3bf 8f6f 	isb	sy
 8001e52:	f3bf 8f4f 	dsb	sy
 8001e56:	e7fe      	b.n	8001e56 <xTaskIncrementTick+0x2e>
 8001e58:	4a34      	ldr	r2, [pc, #208]	; (8001f2c <xTaskIncrementTick+0x104>)
 8001e5a:	6819      	ldr	r1, [r3, #0]
 8001e5c:	6810      	ldr	r0, [r2, #0]
 8001e5e:	6018      	str	r0, [r3, #0]
 8001e60:	6011      	str	r1, [r2, #0]
 8001e62:	4a33      	ldr	r2, [pc, #204]	; (8001f30 <xTaskIncrementTick+0x108>)
 8001e64:	6813      	ldr	r3, [r2, #0]
 8001e66:	3301      	adds	r3, #1
 8001e68:	6013      	str	r3, [r2, #0]
 8001e6a:	f7ff fe71 	bl	8001b50 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001e6e:	4d31      	ldr	r5, [pc, #196]	; (8001f34 <xTaskIncrementTick+0x10c>)
 8001e70:	f04f 0b00 	mov.w	fp, #0
 8001e74:	682b      	ldr	r3, [r5, #0]
 8001e76:	4f30      	ldr	r7, [pc, #192]	; (8001f38 <xTaskIncrementTick+0x110>)
 8001e78:	429c      	cmp	r4, r3
 8001e7a:	d33e      	bcc.n	8001efa <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e7c:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8001f28 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8001e80:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8001f48 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e84:	f8d8 2000 	ldr.w	r2, [r8]
 8001e88:	6812      	ldr	r2, [r2, #0]
 8001e8a:	bb72      	cbnz	r2, 8001eea <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e90:	602a      	str	r2, [r5, #0]
					break;
 8001e92:	e032      	b.n	8001efa <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001e94:	f106 0a04 	add.w	sl, r6, #4
 8001e98:	4650      	mov	r0, sl
 8001e9a:	f7ff fc42 	bl	8001722 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001e9e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8001ea0:	b119      	cbz	r1, 8001eaa <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001ea2:	f106 0018 	add.w	r0, r6, #24
 8001ea6:	f7ff fc3c 	bl	8001722 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f04f 0e14 	mov.w	lr, #20
 8001eb0:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8001eb2:	f8d9 3000 	ldr.w	r3, [r9]
 8001eb6:	fa02 f100 	lsl.w	r1, r2, r0
 8001eba:	4319      	orrs	r1, r3
 8001ebc:	4b1f      	ldr	r3, [pc, #124]	; (8001f3c <xTaskIncrementTick+0x114>)
 8001ebe:	f8c9 1000 	str.w	r1, [r9]
 8001ec2:	fb0e 3000 	mla	r0, lr, r0, r3
 8001ec6:	4651      	mov	r1, sl
 8001ec8:	f7ff fc08 	bl	80016dc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001ecc:	6838      	ldr	r0, [r7, #0]
 8001ece:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8001ed0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8001ed2:	4291      	cmp	r1, r2
 8001ed4:	bf28      	it	cs
 8001ed6:	f04f 0b01 	movcs.w	fp, #1
 8001eda:	e7d3      	b.n	8001e84 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8001edc:	4a18      	ldr	r2, [pc, #96]	; (8001f40 <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 8001ede:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8001ee2:	6813      	ldr	r3, [r2, #0]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	6013      	str	r3, [r2, #0]
 8001ee8:	e011      	b.n	8001f0e <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001eea:	f8d8 2000 	ldr.w	r2, [r8]
 8001eee:	68d2      	ldr	r2, [r2, #12]
 8001ef0:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001ef2:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8001ef4:	428c      	cmp	r4, r1
 8001ef6:	d2cd      	bcs.n	8001e94 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8001ef8:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <xTaskIncrementTick+0x114>)
 8001efe:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001f00:	2214      	movs	r2, #20
 8001f02:	434a      	muls	r2, r1
 8001f04:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8001f06:	2a02      	cmp	r2, #2
 8001f08:	bf28      	it	cs
 8001f0a:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8001f0e:	4a0d      	ldr	r2, [pc, #52]	; (8001f44 <xTaskIncrementTick+0x11c>)
 8001f10:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8001f12:	2a00      	cmp	r2, #0
 8001f14:	bf18      	it	ne
 8001f16:	f04f 0b01 	movne.w	fp, #1
}
 8001f1a:	4658      	mov	r0, fp
 8001f1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f20:	20000cec 	.word	0x20000cec
 8001f24:	20000d6c 	.word	0x20000d6c
 8001f28:	20000c4c 	.word	0x20000c4c
 8001f2c:	20000c50 	.word	0x20000c50
 8001f30:	20000d28 	.word	0x20000d28
 8001f34:	20000d24 	.word	0x20000d24
 8001f38:	20000c48 	.word	0x20000c48
 8001f3c:	20000c54 	.word	0x20000c54
 8001f40:	20000ce8 	.word	0x20000ce8
 8001f44:	20000d70 	.word	0x20000d70
 8001f48:	20000cf4 	.word	0x20000cf4

08001f4c <xTaskResumeAll>:
{
 8001f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8001f50:	4c31      	ldr	r4, [pc, #196]	; (8002018 <xTaskResumeAll+0xcc>)
 8001f52:	6823      	ldr	r3, [r4, #0]
 8001f54:	b943      	cbnz	r3, 8001f68 <xTaskResumeAll+0x1c>
 8001f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f5a:	f383 8811 	msr	BASEPRI, r3
 8001f5e:	f3bf 8f6f 	isb	sy
 8001f62:	f3bf 8f4f 	dsb	sy
 8001f66:	e7fe      	b.n	8001f66 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8001f68:	f7ff fc3c 	bl	80017e4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001f6c:	6823      	ldr	r3, [r4, #0]
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f72:	6824      	ldr	r4, [r4, #0]
 8001f74:	b12c      	cbz	r4, 8001f82 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8001f76:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001f78:	f7ff fc56 	bl	8001828 <vPortExitCritical>
}
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001f82:	4b26      	ldr	r3, [pc, #152]	; (800201c <xTaskResumeAll+0xd0>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f5      	beq.n	8001f76 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f8a:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8002034 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8001f8e:	4f24      	ldr	r7, [pc, #144]	; (8002020 <xTaskResumeAll+0xd4>)
 8001f90:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002038 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f94:	f8d9 3000 	ldr.w	r3, [r9]
 8001f98:	b9e3      	cbnz	r3, 8001fd4 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8001f9a:	b10c      	cbz	r4, 8001fa0 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8001f9c:	f7ff fdd8 	bl	8001b50 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001fa0:	4d20      	ldr	r5, [pc, #128]	; (8002024 <xTaskResumeAll+0xd8>)
 8001fa2:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001fa4:	b144      	cbz	r4, 8001fb8 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8001fa6:	2701      	movs	r7, #1
 8001fa8:	4e1f      	ldr	r6, [pc, #124]	; (8002028 <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 8001faa:	f7ff ff3d 	bl	8001e28 <xTaskIncrementTick>
 8001fae:	b100      	cbz	r0, 8001fb2 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8001fb0:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001fb2:	3c01      	subs	r4, #1
 8001fb4:	d1f9      	bne.n	8001faa <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8001fb6:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001fb8:	4b1b      	ldr	r3, [pc, #108]	; (8002028 <xTaskResumeAll+0xdc>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0da      	beq.n	8001f76 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8001fc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fc4:	4b19      	ldr	r3, [pc, #100]	; (800202c <xTaskResumeAll+0xe0>)
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	f3bf 8f4f 	dsb	sy
 8001fcc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8001fd0:	2401      	movs	r4, #1
 8001fd2:	e7d1      	b.n	8001f78 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001fd4:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8001fd8:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001fda:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001fdc:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001fde:	f104 0018 	add.w	r0, r4, #24
 8001fe2:	f7ff fb9e 	bl	8001722 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001fe6:	4630      	mov	r0, r6
 8001fe8:	f7ff fb9b 	bl	8001722 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001fec:	2014      	movs	r0, #20
 8001fee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001ff0:	6839      	ldr	r1, [r7, #0]
 8001ff2:	fa05 f302 	lsl.w	r3, r5, r2
 8001ff6:	430b      	orrs	r3, r1
 8001ff8:	fb00 8002 	mla	r0, r0, r2, r8
 8001ffc:	4631      	mov	r1, r6
 8001ffe:	603b      	str	r3, [r7, #0]
 8002000:	f7ff fb6c 	bl	80016dc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002004:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <xTaskResumeAll+0xe4>)
 8002006:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800200c:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 800200e:	bf24      	itt	cs
 8002010:	4b05      	ldrcs	r3, [pc, #20]	; (8002028 <xTaskResumeAll+0xdc>)
 8002012:	601d      	strcs	r5, [r3, #0]
 8002014:	e7be      	b.n	8001f94 <xTaskResumeAll+0x48>
 8002016:	bf00      	nop
 8002018:	20000cec 	.word	0x20000cec
 800201c:	20000ce0 	.word	0x20000ce0
 8002020:	20000cf4 	.word	0x20000cf4
 8002024:	20000ce8 	.word	0x20000ce8
 8002028:	20000d70 	.word	0x20000d70
 800202c:	e000ed04 	.word	0xe000ed04
 8002030:	20000c48 	.word	0x20000c48
 8002034:	20000d2c 	.word	0x20000d2c
 8002038:	20000c54 	.word	0x20000c54

0800203c <vTaskDelay>:
	{
 800203c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800203e:	b940      	cbnz	r0, 8002052 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8002040:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002044:	4b0d      	ldr	r3, [pc, #52]	; (800207c <vTaskDelay+0x40>)
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	f3bf 8f4f 	dsb	sy
 800204c:	f3bf 8f6f 	isb	sy
 8002050:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002052:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <vTaskDelay+0x44>)
 8002054:	6819      	ldr	r1, [r3, #0]
 8002056:	b141      	cbz	r1, 800206a <vTaskDelay+0x2e>
 8002058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800205c:	f383 8811 	msr	BASEPRI, r3
 8002060:	f3bf 8f6f 	isb	sy
 8002064:	f3bf 8f4f 	dsb	sy
 8002068:	e7fe      	b.n	8002068 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800206a:	f7ff fed5 	bl	8001e18 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800206e:	f7ff fd81 	bl	8001b74 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002072:	f7ff ff6b 	bl	8001f4c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002076:	2800      	cmp	r0, #0
 8002078:	d0e2      	beq.n	8002040 <vTaskDelay+0x4>
 800207a:	bd08      	pop	{r3, pc}
 800207c:	e000ed04 	.word	0xe000ed04
 8002080:	20000cec 	.word	0x20000cec

08002084 <prvIdleTask>:
{
 8002084:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002086:	4e17      	ldr	r6, [pc, #92]	; (80020e4 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002088:	4c17      	ldr	r4, [pc, #92]	; (80020e8 <prvIdleTask+0x64>)
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	b963      	cbnz	r3, 80020a8 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800208e:	4b17      	ldr	r3, [pc, #92]	; (80020ec <prvIdleTask+0x68>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d9f8      	bls.n	8002088 <prvIdleTask+0x4>
				taskYIELD();
 8002096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800209a:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <prvIdleTask+0x6c>)
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	f3bf 8f4f 	dsb	sy
 80020a2:	f3bf 8f6f 	isb	sy
 80020a6:	e7ef      	b.n	8002088 <prvIdleTask+0x4>
			vTaskSuspendAll();
 80020a8:	f7ff feb6 	bl	8001e18 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80020ac:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 80020ae:	f7ff ff4d 	bl	8001f4c <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 80020b2:	2d00      	cmp	r5, #0
 80020b4:	d0e9      	beq.n	800208a <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 80020b6:	f7ff fb95 	bl	80017e4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80020ba:	68f3      	ldr	r3, [r6, #12]
 80020bc:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80020be:	1d28      	adds	r0, r5, #4
 80020c0:	f7ff fb2f 	bl	8001722 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80020c4:	4a0b      	ldr	r2, [pc, #44]	; (80020f4 <prvIdleTask+0x70>)
 80020c6:	6813      	ldr	r3, [r2, #0]
 80020c8:	3b01      	subs	r3, #1
 80020ca:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80020cc:	6823      	ldr	r3, [r4, #0]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 80020d2:	f7ff fba9 	bl	8001828 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80020d6:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80020d8:	f7ff fd02 	bl	8001ae0 <vPortFree>
			vPortFree( pxTCB );
 80020dc:	4628      	mov	r0, r5
 80020de:	f7ff fcff 	bl	8001ae0 <vPortFree>
 80020e2:	e7d2      	b.n	800208a <prvIdleTask+0x6>
 80020e4:	20000d58 	.word	0x20000d58
 80020e8:	20000ce4 	.word	0x20000ce4
 80020ec:	20000c54 	.word	0x20000c54
 80020f0:	e000ed04 	.word	0xe000ed04
 80020f4:	20000ce0 	.word	0x20000ce0

080020f8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80020f8:	4b17      	ldr	r3, [pc, #92]	; (8002158 <vTaskSwitchContext+0x60>)
{
 80020fa:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <vTaskSwitchContext+0x64>)
 8002100:	b112      	cbz	r2, 8002108 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8002102:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8002108:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800210a:	4b15      	ldr	r3, [pc, #84]	; (8002160 <vTaskSwitchContext+0x68>)
 800210c:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800210e:	fab3 f383 	clz	r3, r3
 8002112:	2214      	movs	r2, #20
 8002114:	b2db      	uxtb	r3, r3
 8002116:	f1c3 031f 	rsb	r3, r3, #31
 800211a:	435a      	muls	r2, r3
 800211c:	4911      	ldr	r1, [pc, #68]	; (8002164 <vTaskSwitchContext+0x6c>)
 800211e:	588c      	ldr	r4, [r1, r2]
 8002120:	1888      	adds	r0, r1, r2
 8002122:	b944      	cbnz	r4, 8002136 <vTaskSwitchContext+0x3e>
	__asm volatile
 8002124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002128:	f383 8811 	msr	BASEPRI, r3
 800212c:	f3bf 8f6f 	isb	sy
 8002130:	f3bf 8f4f 	dsb	sy
 8002134:	e7fe      	b.n	8002134 <vTaskSwitchContext+0x3c>
 8002136:	6844      	ldr	r4, [r0, #4]
 8002138:	3208      	adds	r2, #8
 800213a:	6864      	ldr	r4, [r4, #4]
 800213c:	440a      	add	r2, r1
 800213e:	4294      	cmp	r4, r2
 8002140:	bf08      	it	eq
 8002142:	6862      	ldreq	r2, [r4, #4]
 8002144:	6044      	str	r4, [r0, #4]
 8002146:	bf08      	it	eq
 8002148:	6042      	streq	r2, [r0, #4]
 800214a:	2214      	movs	r2, #20
 800214c:	fb02 1303 	mla	r3, r2, r3, r1
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	4b04      	ldr	r3, [pc, #16]	; (8002168 <vTaskSwitchContext+0x70>)
 8002156:	e7d5      	b.n	8002104 <vTaskSwitchContext+0xc>
 8002158:	20000cec 	.word	0x20000cec
 800215c:	20000d70 	.word	0x20000d70
 8002160:	20000cf4 	.word	0x20000cf4
 8002164:	20000c54 	.word	0x20000c54
 8002168:	20000c48 	.word	0x20000c48

0800216c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800216c:	4b05      	ldr	r3, [pc, #20]	; (8002184 <xTaskGetSchedulerState+0x18>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	b133      	cbz	r3, 8002180 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002172:	4b05      	ldr	r3, [pc, #20]	; (8002188 <xTaskGetSchedulerState+0x1c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8002178:	bf0c      	ite	eq
 800217a:	2002      	moveq	r0, #2
 800217c:	2000      	movne	r0, #0
 800217e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002180:	2001      	movs	r0, #1
	}
 8002182:	4770      	bx	lr
 8002184:	20000d40 	.word	0x20000d40
 8002188:	20000cec 	.word	0x20000cec

0800218c <cmd_LCD>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data) 
{
 800218c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t i=8;
	
	CLR_DC();					// comando para o LCD
 800218e:	2200      	movs	r2, #0
 8002190:	2120      	movs	r1, #32
{
 8002192:	4605      	mov	r5, r0
	CLR_DC();					// comando para o LCD
 8002194:	4816      	ldr	r0, [pc, #88]	; (80021f0 <cmd_LCD+0x64>)
 8002196:	f7fe fddf 	bl	8000d58 <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 800219a:	2200      	movs	r2, #0
 800219c:	2140      	movs	r1, #64	; 0x40
 800219e:	4814      	ldr	r0, [pc, #80]	; (80021f0 <cmd_LCD+0x64>)
 80021a0:	f7fe fdda 	bl	8000d58 <HAL_GPIO_WritePin>
	uint32_t i=8;
 80021a4:	2408      	movs	r4, #8
	do								// MSB primeiro
	{	i--;
		if(tst_bit(data,i))
 80021a6:	2701      	movs	r7, #1
			SET_DIN();
		else
			CLR_DIN();
 80021a8:	4e11      	ldr	r6, [pc, #68]	; (80021f0 <cmd_LCD+0x64>)
	{	i--;
 80021aa:	3c01      	subs	r4, #1
		if(tst_bit(data,i))
 80021ac:	fa07 f204 	lsl.w	r2, r7, r4
 80021b0:	402a      	ands	r2, r5
			SET_DIN();
 80021b2:	bf18      	it	ne
 80021b4:	2201      	movne	r2, #1
			CLR_DIN();
 80021b6:	2110      	movs	r1, #16
 80021b8:	4630      	mov	r0, r6
 80021ba:	f7fe fdcd 	bl	8000d58 <HAL_GPIO_WritePin>
		PULSO_CLK();
 80021be:	2001      	movs	r0, #1
 80021c0:	f000 f93e 	bl	8002440 <atraso_us>
 80021c4:	2201      	movs	r2, #1
 80021c6:	2108      	movs	r1, #8
 80021c8:	4809      	ldr	r0, [pc, #36]	; (80021f0 <cmd_LCD+0x64>)
 80021ca:	f7fe fdc5 	bl	8000d58 <HAL_GPIO_WritePin>
 80021ce:	2001      	movs	r0, #1
 80021d0:	f000 f936 	bl	8002440 <atraso_us>
 80021d4:	2200      	movs	r2, #0
 80021d6:	2108      	movs	r1, #8
 80021d8:	4805      	ldr	r0, [pc, #20]	; (80021f0 <cmd_LCD+0x64>)
 80021da:	f7fe fdbd 	bl	8000d58 <HAL_GPIO_WritePin>
		
	}while(i!=0);
 80021de:	2c00      	cmp	r4, #0
 80021e0:	d1e3      	bne.n	80021aa <cmd_LCD+0x1e>
	
	SET_CE();
}
 80021e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SET_CE();
 80021e6:	2201      	movs	r2, #1
 80021e8:	2140      	movs	r1, #64	; 0x40
 80021ea:	4801      	ldr	r0, [pc, #4]	; (80021f0 <cmd_LCD+0x64>)
 80021ec:	f7fe bdb4 	b.w	8000d58 <HAL_GPIO_WritePin>
 80021f0:	40010800 	.word	0x40010800

080021f4 <data_LCD>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 80021f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t i=8;
	
	SET_DC();					// dado para o LCD
 80021f6:	2201      	movs	r2, #1
 80021f8:	2120      	movs	r1, #32
{
 80021fa:	4605      	mov	r5, r0
	SET_DC();					// dado para o LCD
 80021fc:	4816      	ldr	r0, [pc, #88]	; (8002258 <data_LCD+0x64>)
 80021fe:	f7fe fdab 	bl	8000d58 <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8002202:	2200      	movs	r2, #0
 8002204:	2140      	movs	r1, #64	; 0x40
 8002206:	4814      	ldr	r0, [pc, #80]	; (8002258 <data_LCD+0x64>)
 8002208:	f7fe fda6 	bl	8000d58 <HAL_GPIO_WritePin>
	uint32_t i=8;
 800220c:	2408      	movs	r4, #8
	do								// MSB primeiro
	{	i--;
		if(tst_bit(data,i))
 800220e:	2701      	movs	r7, #1
			SET_DIN();
		else
			CLR_DIN();
 8002210:	4e11      	ldr	r6, [pc, #68]	; (8002258 <data_LCD+0x64>)
	{	i--;
 8002212:	3c01      	subs	r4, #1
		if(tst_bit(data,i))
 8002214:	fa07 f204 	lsl.w	r2, r7, r4
 8002218:	402a      	ands	r2, r5
			SET_DIN();
 800221a:	bf18      	it	ne
 800221c:	2201      	movne	r2, #1
			CLR_DIN();
 800221e:	2110      	movs	r1, #16
 8002220:	4630      	mov	r0, r6
 8002222:	f7fe fd99 	bl	8000d58 <HAL_GPIO_WritePin>
		PULSO_CLK();
 8002226:	2001      	movs	r0, #1
 8002228:	f000 f90a 	bl	8002440 <atraso_us>
 800222c:	2201      	movs	r2, #1
 800222e:	2108      	movs	r1, #8
 8002230:	4809      	ldr	r0, [pc, #36]	; (8002258 <data_LCD+0x64>)
 8002232:	f7fe fd91 	bl	8000d58 <HAL_GPIO_WritePin>
 8002236:	2001      	movs	r0, #1
 8002238:	f000 f902 	bl	8002440 <atraso_us>
 800223c:	2200      	movs	r2, #0
 800223e:	2108      	movs	r1, #8
 8002240:	4805      	ldr	r0, [pc, #20]	; (8002258 <data_LCD+0x64>)
 8002242:	f7fe fd89 	bl	8000d58 <HAL_GPIO_WritePin>
		
	}while(i!=0);
 8002246:	2c00      	cmp	r4, #0
 8002248:	d1e3      	bne.n	8002212 <data_LCD+0x1e>
	
	SET_CE();
}
 800224a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SET_CE();
 800224e:	2201      	movs	r2, #1
 8002250:	2140      	movs	r1, #64	; 0x40
 8002252:	4801      	ldr	r0, [pc, #4]	; (8002258 <data_LCD+0x64>)
 8002254:	f7fe bd80 	b.w	8000d58 <HAL_GPIO_WritePin>
 8002258:	40010800 	.word	0x40010800

0800225c <inic_LCD>:
//----------------------------------------------------------------------------------------------- 
void inic_LCD() 
{	
 800225c:	b510      	push	{r4, lr}
	// Reset the LCD to a known state
	CLR_RST();
 800225e:	4c11      	ldr	r4, [pc, #68]	; (80022a4 <inic_LCD+0x48>)
 8002260:	2200      	movs	r2, #0
 8002262:	2180      	movs	r1, #128	; 0x80
 8002264:	4620      	mov	r0, r4
 8002266:	f7fe fd77 	bl	8000d58 <HAL_GPIO_WritePin>
	atraso_us(10);
 800226a:	200a      	movs	r0, #10
 800226c:	f000 f8e8 	bl	8002440 <atraso_us>
	SET_RST();
 8002270:	2201      	movs	r2, #1
 8002272:	2180      	movs	r1, #128	; 0x80
 8002274:	4620      	mov	r0, r4
 8002276:	f7fe fd6f 	bl	8000d58 <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 800227a:	2021      	movs	r0, #33	; 0x21
 800227c:	f7ff ff86 	bl	800218c <cmd_LCD>
	cmd_LCD(0xBF);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 8002280:	20bf      	movs	r0, #191	; 0xbf
 8002282:	f7ff ff83 	bl	800218c <cmd_LCD>
	cmd_LCD(0x04);			//Set Temp coefficent
 8002286:	2004      	movs	r0, #4
 8002288:	f7ff ff80 	bl	800218c <cmd_LCD>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 800228c:	2014      	movs	r0, #20
 800228e:	f7ff ff7d 	bl	800218c <cmd_LCD>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 8002292:	2020      	movs	r0, #32
 8002294:	f7ff ff7a 	bl	800218c <cmd_LCD>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
}
 8002298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 800229c:	200c      	movs	r0, #12
 800229e:	f7ff bf75 	b.w	800218c <cmd_LCD>
 80022a2:	bf00      	nop
 80022a4:	40010800 	.word	0x40010800

080022a8 <goto_XY>:
//----------------------------------------------------------------------------------------------- 
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 80022a8:	2905      	cmp	r1, #5
 80022aa:	bf28      	it	cs
 80022ac:	2105      	movcs	r1, #5
	if(y>5)	y=5;
	if(x>84)	x=83;
  
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 80022ae:	2354      	movs	r3, #84	; 0x54
	if(x>84)	x=83;
 80022b0:	2854      	cmp	r0, #84	; 0x54
 80022b2:	bf88      	it	hi
 80022b4:	2053      	movhi	r0, #83	; 0x53
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 80022b6:	fb03 0101 	mla	r1, r3, r1, r0
 80022ba:	4b01      	ldr	r3, [pc, #4]	; (80022c0 <goto_XY+0x18>)
 80022bc:	6019      	str	r1, [r3, #0]
 80022be:	4770      	bx	lr
 80022c0:	20000f6c 	.word	0x20000f6c

080022c4 <escreve2fb>:
//----------------------------------------------------------------------------------------------- 
void escreve2fb(unsigned char imagem[])				// altera o frame buffer, uso para cpia de figura
{
	uint32_t i;
	
	for(i=0; i<504; i++)
 80022c4:	2300      	movs	r3, #0
		fb[i]= imagem[i];
 80022c6:	4a04      	ldr	r2, [pc, #16]	; (80022d8 <escreve2fb+0x14>)
 80022c8:	5cc1      	ldrb	r1, [r0, r3]
 80022ca:	5499      	strb	r1, [r3, r2]
	for(i=0; i<504; i++)
 80022cc:	3301      	adds	r3, #1
 80022ce:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 80022d2:	d1f9      	bne.n	80022c8 <escreve2fb+0x4>
}
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	20000d74 	.word	0x20000d74

080022dc <imprime_LCD>:
//----------------------------------------------------------------------------------------------- 
void imprime_LCD()		// desenha em todo o LCD
{
 80022dc:	b538      	push	{r3, r4, r5, lr}
	uint32_t i;
	
	for (i=0 ; i < 504 ; i++)
 80022de:	2400      	movs	r4, #0
		data_LCD(fb[i]);
 80022e0:	4d04      	ldr	r5, [pc, #16]	; (80022f4 <imprime_LCD+0x18>)
 80022e2:	5d28      	ldrb	r0, [r5, r4]
	for (i=0 ; i < 504 ; i++)
 80022e4:	3401      	adds	r4, #1
		data_LCD(fb[i]);
 80022e6:	f7ff ff85 	bl	80021f4 <data_LCD>
	for (i=0 ; i < 504 ; i++)
 80022ea:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80022ee:	d1f8      	bne.n	80022e2 <imprime_LCD+0x6>
}
 80022f0:	bd38      	pop	{r3, r4, r5, pc}
 80022f2:	bf00      	nop
 80022f4:	20000d74 	.word	0x20000d74

080022f8 <limpa_LCD>:
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD() 
{
	uint32_t i;
	
	for ( i= 0 ; i < 504 ; i++)
 80022f8:	2300      	movs	r3, #0
		fb[i] = 0x00;
 80022fa:	4619      	mov	r1, r3
 80022fc:	4a03      	ldr	r2, [pc, #12]	; (800230c <limpa_LCD+0x14>)
 80022fe:	5499      	strb	r1, [r3, r2]
	for ( i= 0 ; i < 504 ; i++)
 8002300:	3301      	adds	r3, #1
 8002302:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8002306:	d1fa      	bne.n	80022fe <limpa_LCD+0x6>
}
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	20000d74 	.word	0x20000d74

08002310 <desenha_pixel>:
// Desenha pixel 
//----------------------------------------------------------------------------------------------- 
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 8002310:	292f      	cmp	r1, #47	; 0x2f
 8002312:	bf28      	it	cs
 8002314:	212f      	movcs	r1, #47	; 0x2f
	uint32_t i;
	
	if(x>83)	x=83;
	if(y>47)	y=47;
	
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 8002316:	2853      	cmp	r0, #83	; 0x53
 8002318:	f04f 0354 	mov.w	r3, #84	; 0x54
 800231c:	bf28      	it	cs
 800231e:	2053      	movcs	r0, #83	; 0x53
{
 8002320:	b510      	push	{r4, lr}
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 8002322:	08cc      	lsrs	r4, r1, #3
 8002324:	fb03 0004 	mla	r0, r3, r4, r0
 8002328:	2301      	movs	r3, #1
 800232a:	4c06      	ldr	r4, [pc, #24]	; (8002344 <desenha_pixel+0x34>)
 800232c:	f001 0107 	and.w	r1, r1, #7
	
	if(propr==0)
		clr_bit(fb[i],y%8);
 8002330:	408b      	lsls	r3, r1
 8002332:	5c21      	ldrb	r1, [r4, r0]
	if(propr==0)
 8002334:	b91a      	cbnz	r2, 800233e <desenha_pixel+0x2e>
		clr_bit(fb[i],y%8);
 8002336:	ea21 0303 	bic.w	r3, r1, r3
	else
		set_bit(fb[i],y%8);
 800233a:	5423      	strb	r3, [r4, r0]
 800233c:	bd10      	pop	{r4, pc}
 800233e:	430b      	orrs	r3, r1
 8002340:	e7fb      	b.n	800233a <desenha_pixel+0x2a>
 8002342:	bf00      	nop
 8002344:	20000d74 	.word	0x20000d74

08002348 <escreve_Nr_Peq>:
	}
	//------------------------------------------------------------------------------------------	
}
//----------------------------------------------------------------------------------------------
void escreve_Nr_Peq(uint32_t x, uint32_t y, int32_t valor, uint32_t quant2Print) // quant2Print = 0, imprime todos os digitos
{
 8002348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800234c:	b089      	sub	sp, #36	; 0x24
 800234e:	4607      	mov	r7, r0
 8002350:	9101      	str	r1, [sp, #4]
	uint32_t n=0, i, j, px=0, neg=0;
	unsigned char digitos[11];	// mximo de 10 digitos com um digito de sinal

	for(i=0; i<11; i++)
		digitos[i] = ' ';
 8002352:	2020      	movs	r0, #32
	for(i=0; i<11; i++)
 8002354:	2100      	movs	r1, #0
		digitos[i] = ' ';
 8002356:	f10d 0814 	add.w	r8, sp, #20
 800235a:	f801 0008 	strb.w	r0, [r1, r8]
	for(i=0; i<11; i++)
 800235e:	3101      	adds	r1, #1
 8002360:	290b      	cmp	r1, #11
 8002362:	d1fa      	bne.n	800235a <escreve_Nr_Peq+0x12>
		
	if(valor<0)
 8002364:	2a00      	cmp	r2, #0
	{
		neg=1;
 8002366:	bfb4      	ite	lt
 8002368:	2001      	movlt	r0, #1
	uint32_t n=0, i, j, px=0, neg=0;
 800236a:	2000      	movge	r0, #0
		neg=1;
 800236c:	f04f 0100 	mov.w	r1, #0
		valor = valor*-1;
	}

	do
	{
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8002370:	f04f 060a 	mov.w	r6, #10
		valor = valor*-1;
 8002374:	bfb8      	it	lt
 8002376:	4252      	neglt	r2, r2
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8002378:	fb92 f5f6 	sdiv	r5, r2, r6
 800237c:	fb06 2215 	mls	r2, r6, r5, r2
		valor /=10;						//pega o inteiro da diviso por 10
		n++;
 8002380:	1c4c      	adds	r4, r1, #1
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8002382:	f808 2001 	strb.w	r2, [r8, r1]
		
	}while (valor!=0);
 8002386:	462a      	mov	r2, r5
 8002388:	bbad      	cbnz	r5, 80023f6 <escreve_Nr_Peq+0xae>
	
	if(neg!=0)
 800238a:	b128      	cbz	r0, 8002398 <escreve_Nr_Peq+0x50>
	{
		digitos[n] = '-';	// sinal de menos
 800238c:	aa08      	add	r2, sp, #32
 800238e:	4414      	add	r4, r2
 8002390:	222d      	movs	r2, #45	; 0x2d
 8002392:	f804 2c0c 	strb.w	r2, [r4, #-12]
		n++;
 8002396:	1c8c      	adds	r4, r1, #2
		
	}
	
	if(quant2Print != 0)
 8002398:	2b00      	cmp	r3, #0
 800239a:	bf18      	it	ne
 800239c:	461c      	movne	r4, r3
			for(j=0; j<5; j++)	// altura
			{
				if(digitos[n-1] == '-')
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
				else if(digitos[n-1] != ' ')
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 800239e:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800240c <escreve_Nr_Peq+0xc4>
		for(i=0; i<4; i++)		// largura
 80023a2:	2500      	movs	r5, #0
				if(digitos[n-1] == '-')
 80023a4:	eb08 0304 	add.w	r3, r8, r4
 80023a8:	9302      	str	r3, [sp, #8]
	if(quant2Print != 0)
 80023aa:	2600      	movs	r6, #0
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 80023ac:	eb0a 0305 	add.w	r3, sl, r5
	if(quant2Print != 0)
 80023b0:	f8dd b004 	ldr.w	fp, [sp, #4]
 80023b4:	eb07 0905 	add.w	r9, r7, r5
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 80023b8:	9303      	str	r3, [sp, #12]
				if(digitos[n-1] == '-')
 80023ba:	9b02      	ldr	r3, [sp, #8]
 80023bc:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80023c0:	2a2d      	cmp	r2, #45	; 0x2d
 80023c2:	d11a      	bne.n	80023fa <escreve_Nr_Peq+0xb2>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 80023c4:	9b03      	ldr	r3, [sp, #12]
 80023c6:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 80023ca:	2201      	movs	r2, #1
 80023cc:	40b2      	lsls	r2, r6
 80023ce:	400a      	ands	r2, r1
				else
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80023d0:	4659      	mov	r1, fp
 80023d2:	4648      	mov	r0, r9
			for(j=0; j<5; j++)	// altura
 80023d4:	3601      	adds	r6, #1
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80023d6:	f7ff ff9b 	bl	8002310 <desenha_pixel>
			for(j=0; j<5; j++)	// altura
 80023da:	2e05      	cmp	r6, #5
 80023dc:	f10b 0b01 	add.w	fp, fp, #1
 80023e0:	d1eb      	bne.n	80023ba <escreve_Nr_Peq+0x72>
		for(i=0; i<4; i++)		// largura
 80023e2:	3501      	adds	r5, #1
 80023e4:	2d04      	cmp	r5, #4
 80023e6:	d1e0      	bne.n	80023aa <escreve_Nr_Peq+0x62>
			}
		} 
		px++;
		n--;
	} while (n!=0);
 80023e8:	3c01      	subs	r4, #1
 80023ea:	f107 0704 	add.w	r7, r7, #4
 80023ee:	d1d8      	bne.n	80023a2 <escreve_Nr_Peq+0x5a>
}
 80023f0:	b009      	add	sp, #36	; 0x24
 80023f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		n++;
 80023f6:	4621      	mov	r1, r4
 80023f8:	e7be      	b.n	8002378 <escreve_Nr_Peq+0x30>
				else if(digitos[n-1] != ' ')
 80023fa:	2a20      	cmp	r2, #32
 80023fc:	d003      	beq.n	8002406 <escreve_Nr_Peq+0xbe>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 80023fe:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8002402:	5d51      	ldrb	r1, [r2, r5]
 8002404:	e7e1      	b.n	80023ca <escreve_Nr_Peq+0x82>
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 8002406:	2200      	movs	r2, #0
 8002408:	e7e2      	b.n	80023d0 <escreve_Nr_Peq+0x88>
 800240a:	bf00      	nop
 800240c:	08002a8d 	.word	0x08002a8d

08002410 <init_LFSR>:
/*
 * Funo que passa o valor "semente" para a variavel utilizada na funo prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
	lfsr = valor;
 8002410:	4b01      	ldr	r3, [pc, #4]	; (8002418 <init_LFSR+0x8>)
 8002412:	6018      	str	r0, [r3, #0]
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	20001084 	.word	0x20001084

0800241c <prng_LFSR>:
 */
uint32_t  prng_LFSR() 	// Galois LFSRs, Liner-Feedback Shift Register, (PRNG)
{
	uint32_t lsb;

	if (lfsr==0)		// garantia para que valor nao seja zero
 800241c:	4b07      	ldr	r3, [pc, #28]	; (800243c <prng_LFSR+0x20>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	b90a      	cbnz	r2, 8002426 <prng_LFSR+0xa>
	    lfsr = 1;
 8002422:	2201      	movs	r2, #1
 8002424:	601a      	str	r2, [r3, #0]

	lsb = lfsr & 0x00000001;
 8002426:	6819      	ldr	r1, [r3, #0]
	lfsr = lfsr >> 1;
 8002428:	084a      	lsrs	r2, r1, #1

	if (lsb)
 800242a:	07c9      	lsls	r1, r1, #31
	    lfsr = lfsr ^ 0x80000057;	//polinomio retirado de http://users.ece.cmu.edu/~koopman/lfsr/
 800242c:	bf44      	itt	mi
 800242e:	f082 4200 	eormi.w	r2, r2, #2147483648	; 0x80000000
 8002432:	f082 0257 	eormi.w	r2, r2, #87	; 0x57
 8002436:	601a      	str	r2, [r3, #0]

	return lfsr;
}
 8002438:	6818      	ldr	r0, [r3, #0]
 800243a:	4770      	bx	lr
 800243c:	20001084 	.word	0x20001084

08002440 <atraso_us>:
#include "atraso.h"

//-----------------------------------------------------------------------------------------
void atraso_us(uint32_t valor)									//argumento passado pelo registrador r0
{
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
 8002440:	f240 010c 	movw	r1, #12
 8002444:	f2c0 0100 	movt	r1, #0
 8002448:	fb00 f001 	mul.w	r0, r0, r1

0800244c <r_us>:
 800244c:	3801      	subs	r0, #1
 800244e:	d1fd      	bne.n	800244c <r_us>
 8002450:	4770      	bx	lr
	...

08002454 <vTask_read_joystick>:
{
	static uint32_t ADC_x[32], ADC_y[32], k=0;
	uint32_t j;

	while(1){
		if (ADCReady == SET){
 8002454:	490e      	ldr	r1, [pc, #56]	; (8002490 <vTask_read_joystick+0x3c>)
{
 8002456:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002458:	460d      	mov	r5, r1
			ADC_x[k] = valor_ADC[0];
			ADC_y[k] = valor_ADC[1];
		}
		ADCReady = RESET;
 800245a:	f04f 0e00 	mov.w	lr, #0
			ADC_x[k] = valor_ADC[0];
 800245e:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <vTask_read_joystick+0x40>)
 8002460:	4e0d      	ldr	r6, [pc, #52]	; (8002498 <vTask_read_joystick+0x44>)
			ADC_y[k] = valor_ADC[1];
 8002462:	e893 0011 	ldmia.w	r3, {r0, r4}
 8002466:	4b0d      	ldr	r3, [pc, #52]	; (800249c <vTask_read_joystick+0x48>)
 8002468:	4f0d      	ldr	r7, [pc, #52]	; (80024a0 <vTask_read_joystick+0x4c>)
 800246a:	681b      	ldr	r3, [r3, #0]
		if (ADCReady == SET){
 800246c:	780a      	ldrb	r2, [r1, #0]
		ADCReady = RESET;
 800246e:	f885 e000 	strb.w	lr, [r5]
		if (ADCReady == SET){
 8002472:	2a01      	cmp	r2, #1
			ADC_x[k] = valor_ADC[0];
 8002474:	bf04      	itt	eq
 8002476:	f846 0023 	streq.w	r0, [r6, r3, lsl #2]
			ADC_y[k] = valor_ADC[1];
 800247a:	f847 4023 	streq.w	r4, [r7, r3, lsl #2]
		k++; if(k==32) k=0;
 800247e:	3301      	adds	r3, #1
 8002480:	2b20      	cmp	r3, #32
 8002482:	bf08      	it	eq
 8002484:	2300      	moveq	r3, #0
 8002486:	2220      	movs	r2, #32

		media_eixoX = 0;
		media_eixoY = 0;

		for(j=0; j<32;j++){
 8002488:	3a01      	subs	r2, #1
 800248a:	d1fd      	bne.n	8002488 <vTask_read_joystick+0x34>
 800248c:	e7ee      	b.n	800246c <vTask_read_joystick+0x18>
 800248e:	bf00      	nop
 8002490:	20000f70 	.word	0x20000f70
 8002494:	20001088 	.word	0x20001088
 8002498:	20000f74 	.word	0x20000f74
 800249c:	20001074 	.word	0x20001074
 80024a0:	20000ff4 	.word	0x20000ff4

080024a4 <vTask_LCD_Print>:
{
 80024a4:	b508      	push	{r3, lr}
	while(1) imprime_LCD();
 80024a6:	f7ff ff19 	bl	80022dc <imprime_LCD>
 80024aa:	e7fc      	b.n	80024a6 <vTask_LCD_Print+0x2>

080024ac <vTask_Nr_Print>:
{
 80024ac:	b538      	push	{r3, r4, r5, lr}
		escreve_Nr_Peq(10,20, media_eixoX, 10);
 80024ae:	4d0f      	ldr	r5, [pc, #60]	; (80024ec <vTask_Nr_Print+0x40>)
		escreve_Nr_Peq(10,30, media_eixoY, 10);
 80024b0:	4c0f      	ldr	r4, [pc, #60]	; (80024f0 <vTask_Nr_Print+0x44>)
		rand_prng = prng_LFSR();
 80024b2:	f7ff ffb3 	bl	800241c <prng_LFSR>
		escreve_Nr_Peq(10,10, rand_prng, 10);
 80024b6:	230a      	movs	r3, #10
 80024b8:	4602      	mov	r2, r0
 80024ba:	4619      	mov	r1, r3
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ff43 	bl	8002348 <escreve_Nr_Peq>
		escreve_Nr_Peq(10,20, media_eixoX, 10);
 80024c2:	230a      	movs	r3, #10
 80024c4:	682a      	ldr	r2, [r5, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	2114      	movs	r1, #20
 80024ca:	f7ff ff3d 	bl	8002348 <escreve_Nr_Peq>
		escreve_Nr_Peq(10,30, media_eixoY, 10);
 80024ce:	230a      	movs	r3, #10
 80024d0:	6822      	ldr	r2, [r4, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	211e      	movs	r1, #30
 80024d6:	f7ff ff37 	bl	8002348 <escreve_Nr_Peq>
		goto_XY(0,0);
 80024da:	2100      	movs	r1, #0
 80024dc:	4608      	mov	r0, r1
 80024de:	f7ff fee3 	bl	80022a8 <goto_XY>
		vTaskDelay(500);
 80024e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024e6:	f7ff fda9 	bl	800203c <vTaskDelay>
 80024ea:	e7e2      	b.n	80024b2 <vTask_Nr_Print+0x6>
 80024ec:	20001078 	.word	0x20001078
 80024f0:	2000107c 	.word	0x2000107c

080024f4 <HAL_ADC_ConvCpltCallback>:
	if(hadc->Instance == ADC1)
 80024f4:	6802      	ldr	r2, [r0, #0]
 80024f6:	4b06      	ldr	r3, [pc, #24]	; (8002510 <HAL_ADC_ConvCpltCallback+0x1c>)
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d105      	bne.n	8002508 <HAL_ADC_ConvCpltCallback+0x14>
		valor_ADC[0]=ADC_buffer[0];
 80024fc:	4a05      	ldr	r2, [pc, #20]	; (8002514 <HAL_ADC_ConvCpltCallback+0x20>)
 80024fe:	4b06      	ldr	r3, [pc, #24]	; (8002518 <HAL_ADC_ConvCpltCallback+0x24>)
 8002500:	6811      	ldr	r1, [r2, #0]
		valor_ADC[1]=ADC_buffer[1];
 8002502:	6852      	ldr	r2, [r2, #4]
		valor_ADC[0]=ADC_buffer[0];
 8002504:	6019      	str	r1, [r3, #0]
		valor_ADC[1]=ADC_buffer[1];
 8002506:	605a      	str	r2, [r3, #4]
	ADCReady = SET;
 8002508:	2201      	movs	r2, #1
 800250a:	4b04      	ldr	r3, [pc, #16]	; (800251c <HAL_ADC_ConvCpltCallback+0x28>)
 800250c:	701a      	strb	r2, [r3, #0]
 800250e:	4770      	bx	lr
 8002510:	40012400 	.word	0x40012400
 8002514:	20001104 	.word	0x20001104
 8002518:	20001088 	.word	0x20001088
 800251c:	20000f70 	.word	0x20000f70

08002520 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002520:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 8002524:	b530      	push	{r4, r5, lr}
 8002526:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002528:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800252a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800252c:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800252e:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002530:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002532:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002536:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002538:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800253a:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800253c:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800253e:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002540:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002542:	f7fe fc0f 	bl	8000d64 <HAL_RCC_OscConfig>
 8002546:	b100      	cbz	r0, 800254a <SystemClock_Config+0x2a>
 8002548:	e7fe      	b.n	8002548 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800254a:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800254c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002550:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002552:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002554:	4621      	mov	r1, r4
 8002556:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002558:	9505      	str	r5, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800255a:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800255c:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800255e:	f7fe fdc9 	bl	80010f4 <HAL_RCC_ClockConfig>
 8002562:	b100      	cbz	r0, 8002566 <SystemClock_Config+0x46>
 8002564:	e7fe      	b.n	8002564 <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800256a:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800256c:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800256e:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002570:	f7fe fea8 	bl	80012c4 <HAL_RCCEx_PeriphCLKConfig>
 8002574:	4604      	mov	r4, r0
 8002576:	b100      	cbz	r0, 800257a <SystemClock_Config+0x5a>
 8002578:	e7fe      	b.n	8002578 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800257a:	f7fe fe5f 	bl	800123c <HAL_RCC_GetHCLKFreq>
 800257e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002582:	fbb0 f0f3 	udiv	r0, r0, r3
 8002586:	f7fe f9d9 	bl	800093c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800258a:	2004      	movs	r0, #4
 800258c:	f7fe f9ec 	bl	8000968 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002590:	4622      	mov	r2, r4
 8002592:	4629      	mov	r1, r5
 8002594:	f04f 30ff 	mov.w	r0, #4294967295
 8002598:	f7fe f990 	bl	80008bc <HAL_NVIC_SetPriority>
}
 800259c:	b015      	add	sp, #84	; 0x54
 800259e:	bd30      	pop	{r4, r5, pc}

080025a0 <main>:
{
 80025a0:	b5f0      	push	{r4, r5, r6, r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025a2:	4c6b      	ldr	r4, [pc, #428]	; (8002750 <main+0x1b0>)
{
 80025a4:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 80025a6:	f7fd fdd3 	bl	8000150 <HAL_Init>
  SystemClock_Config();
 80025aa:	f7ff ffb9 	bl	8002520 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ae:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80025b0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025b2:	f043 0310 	orr.w	r3, r3, #16
 80025b6:	61a3      	str	r3, [r4, #24]
 80025b8:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80025ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025be:	f003 0310 	and.w	r3, r3, #16
 80025c2:	9303      	str	r3, [sp, #12]
 80025c4:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025c6:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80025c8:	4862      	ldr	r0, [pc, #392]	; (8002754 <main+0x1b4>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025ca:	f043 0320 	orr.w	r3, r3, #32
 80025ce:	61a3      	str	r3, [r4, #24]
 80025d0:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025d2:	2501      	movs	r5, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025d4:	f003 0320 	and.w	r3, r3, #32
 80025d8:	9304      	str	r3, [sp, #16]
 80025da:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025dc:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025de:	2602      	movs	r6, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e0:	f043 0304 	orr.w	r3, r3, #4
 80025e4:	61a3      	str	r3, [r4, #24]
 80025e6:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025e8:	2700      	movs	r7, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ea:	f003 0304 	and.w	r3, r3, #4
 80025ee:	9305      	str	r3, [sp, #20]
 80025f0:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80025f2:	f7fe fbb1 	bl	8000d58 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80025f6:	2200      	movs	r2, #0
 80025f8:	21f8      	movs	r1, #248	; 0xf8
 80025fa:	4857      	ldr	r0, [pc, #348]	; (8002758 <main+0x1b8>)
 80025fc:	f7fe fbac 	bl	8000d58 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002600:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002604:	a906      	add	r1, sp, #24
 8002606:	4853      	ldr	r0, [pc, #332]	; (8002754 <main+0x1b4>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002608:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260c:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800260e:	f7fe fabd 	bl	8000b8c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002612:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002616:	a906      	add	r1, sp, #24
 8002618:	484e      	ldr	r0, [pc, #312]	; (8002754 <main+0x1b4>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800261a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800261c:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800261e:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002620:	f7fe fab4 	bl	8000b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6 
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8002624:	23f8      	movs	r3, #248	; 0xf8
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002626:	a906      	add	r1, sp, #24
 8002628:	484b      	ldr	r0, [pc, #300]	; (8002758 <main+0x1b8>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800262a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800262c:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262e:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002630:	f7fe faac 	bl	8000b8c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002634:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002636:	463a      	mov	r2, r7
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002638:	432b      	orrs	r3, r5
 800263a:	6163      	str	r3, [r4, #20]
 800263c:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800263e:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002640:	402b      	ands	r3, r5
 8002642:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002644:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002646:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002648:	f7fe f938 	bl	80008bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800264c:	200b      	movs	r0, #11
 800264e:	f7fe f969 	bl	8000924 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8002652:	4c42      	ldr	r4, [pc, #264]	; (800275c <main+0x1bc>)
 8002654:	4b42      	ldr	r3, [pc, #264]	; (8002760 <main+0x1c0>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002656:	4620      	mov	r0, r4
  hadc1.Instance = ADC1;
 8002658:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800265a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800265e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002660:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002664:	60e5      	str	r5, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002666:	6167      	str	r7, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002668:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800266a:	6067      	str	r7, [r4, #4]
  hadc1.Init.NbrOfConversion = 2;
 800266c:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800266e:	f7fe f829 	bl	80006c4 <HAL_ADC_Init>
 8002672:	b100      	cbz	r0, 8002676 <main+0xd6>
 8002674:	e7fe      	b.n	8002674 <main+0xd4>
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002676:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002678:	a906      	add	r1, sp, #24
 800267a:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 800267c:	9506      	str	r5, [sp, #24]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800267e:	9507      	str	r5, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002680:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002682:	f7fd fe4d 	bl	8000320 <HAL_ADC_ConfigChannel>
 8002686:	b100      	cbz	r0, 800268a <main+0xea>
 8002688:	e7fe      	b.n	8002688 <main+0xe8>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800268a:	a906      	add	r1, sp, #24
 800268c:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 800268e:	9606      	str	r6, [sp, #24]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002690:	9607      	str	r6, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002692:	f7fd fe45 	bl	8000320 <HAL_ADC_ConfigChannel>
 8002696:	4607      	mov	r7, r0
 8002698:	b100      	cbz	r0, 800269c <main+0xfc>
 800269a:	e7fe      	b.n	800269a <main+0xfa>
	HAL_ADCEx_Calibration_Start(&hadc1);
 800269c:	4620      	mov	r0, r4
 800269e:	f7fe f891 	bl	80007c4 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 80026a2:	4632      	mov	r2, r6
 80026a4:	492f      	ldr	r1, [pc, #188]	; (8002764 <main+0x1c4>)
 80026a6:	4620      	mov	r0, r4
 80026a8:	f7fd ff5c 	bl	8000564 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 80026ac:	4620      	mov	r0, r4
 80026ae:	f7fd fef3 	bl	8000498 <HAL_ADC_Start_IT>
	inic_LCD();
 80026b2:	f7ff fdd3 	bl	800225c <inic_LCD>
	limpa_LCD();
 80026b6:	f7ff fe1f 	bl	80022f8 <limpa_LCD>
	goto_XY(0, 0);
 80026ba:	4639      	mov	r1, r7
 80026bc:	4638      	mov	r0, r7
 80026be:	f7ff fdf3 	bl	80022a8 <goto_XY>
	escreve2fb((unsigned char *) GameAndWatch_start);
 80026c2:	4829      	ldr	r0, [pc, #164]	; (8002768 <main+0x1c8>)
 80026c4:	f7ff fdfe 	bl	80022c4 <escreve2fb>
	imprime_LCD();
 80026c8:	f7ff fe08 	bl	80022dc <imprime_LCD>
	HAL_Delay(1000);
 80026cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026d0:	f7fd fd62 	bl	8000198 <HAL_Delay>
	limpa_LCD();
 80026d4:	f7ff fe10 	bl	80022f8 <limpa_LCD>
	escreve2fb((unsigned char *) start_icon);
 80026d8:	4824      	ldr	r0, [pc, #144]	; (800276c <main+0x1cc>)
 80026da:	f7ff fdf3 	bl	80022c4 <escreve2fb>
	imprime_LCD();
 80026de:	f7ff fdfd 	bl	80022dc <imprime_LCD>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) // enquando nao pressionar joystick fica travado
 80026e2:	4e1c      	ldr	r6, [pc, #112]	; (8002754 <main+0x1b4>)
 80026e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026e8:	4630      	mov	r0, r6
 80026ea:	f7fe fb2f 	bl	8000d4c <HAL_GPIO_ReadPin>
 80026ee:	4604      	mov	r4, r0
 80026f0:	bb58      	cbnz	r0, 800274a <main+0x1aa>
	init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 80026f2:	4628      	mov	r0, r5
	xTaskCreate(vTask_LCD_Print, "Task 1", 100, NULL, 1,NULL);
 80026f4:	2501      	movs	r5, #1
	init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 80026f6:	f7ff fe8b 	bl	8002410 <init_LFSR>
	limpa_LCD();
 80026fa:	f7ff fdfd 	bl	80022f8 <limpa_LCD>
	escreve2fb((unsigned char *) romexterminator_all);
 80026fe:	481c      	ldr	r0, [pc, #112]	; (8002770 <main+0x1d0>)
 8002700:	f7ff fde0 	bl	80022c4 <escreve2fb>
	imprime_LCD();
 8002704:	f7ff fdea 	bl	80022dc <imprime_LCD>
	HAL_Delay(1000);
 8002708:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800270c:	f7fd fd44 	bl	8000198 <HAL_Delay>
	limpa_LCD();
 8002710:	f7ff fdf2 	bl	80022f8 <limpa_LCD>
	xTaskCreate(vTask_LCD_Print, "Task 1", 100, NULL, 1,NULL);
 8002714:	4623      	mov	r3, r4
 8002716:	2264      	movs	r2, #100	; 0x64
 8002718:	4916      	ldr	r1, [pc, #88]	; (8002774 <main+0x1d4>)
 800271a:	9401      	str	r4, [sp, #4]
 800271c:	9500      	str	r5, [sp, #0]
 800271e:	4816      	ldr	r0, [pc, #88]	; (8002778 <main+0x1d8>)
 8002720:	f7ff fa6e 	bl	8001c00 <xTaskCreate>
	xTaskCreate(vTask_read_joystick, "Task 2", 100, NULL, 1, NULL);
 8002724:	4623      	mov	r3, r4
 8002726:	2264      	movs	r2, #100	; 0x64
 8002728:	4914      	ldr	r1, [pc, #80]	; (800277c <main+0x1dc>)
 800272a:	9401      	str	r4, [sp, #4]
 800272c:	9500      	str	r5, [sp, #0]
 800272e:	4814      	ldr	r0, [pc, #80]	; (8002780 <main+0x1e0>)
 8002730:	f7ff fa66 	bl	8001c00 <xTaskCreate>
	xTaskCreate(vTask_Nr_Print, "Task 3", 100, NULL, 1,NULL);
 8002734:	4623      	mov	r3, r4
 8002736:	2264      	movs	r2, #100	; 0x64
 8002738:	4912      	ldr	r1, [pc, #72]	; (8002784 <main+0x1e4>)
 800273a:	9401      	str	r4, [sp, #4]
 800273c:	9500      	str	r5, [sp, #0]
 800273e:	4812      	ldr	r0, [pc, #72]	; (8002788 <main+0x1e8>)
 8002740:	f7ff fa5e 	bl	8001c00 <xTaskCreate>
	vTaskStartScheduler();	// apos este comando o RTOS passa a executar as tarefas
 8002744:	f7ff fb2c 	bl	8001da0 <vTaskStartScheduler>
 8002748:	e7fe      	b.n	8002748 <main+0x1a8>
		semente_PRNG++;		// semente para o gerador de nmeros pseudoaleatorios
 800274a:	3501      	adds	r5, #1
 800274c:	e7ca      	b.n	80026e4 <main+0x144>
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000
 8002754:	40011000 	.word	0x40011000
 8002758:	40010800 	.word	0x40010800
 800275c:	20001090 	.word	0x20001090
 8002760:	40012400 	.word	0x40012400
 8002764:	20001104 	.word	0x20001104
 8002768:	08002ab9 	.word	0x08002ab9
 800276c:	08002ebe 	.word	0x08002ebe
 8002770:	08002cc6 	.word	0x08002cc6
 8002774:	08002cb1 	.word	0x08002cb1
 8002778:	080024a5 	.word	0x080024a5
 800277c:	08002cb8 	.word	0x08002cb8
 8002780:	08002455 	.word	0x08002455
 8002784:	08002cbf 	.word	0x08002cbf
 8002788:	080024ad 	.word	0x080024ad

0800278c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800278c:	6802      	ldr	r2, [r0, #0]
 800278e:	4b03      	ldr	r3, [pc, #12]	; (800279c <HAL_TIM_PeriodElapsedCallback+0x10>)
 8002790:	429a      	cmp	r2, r3
 8002792:	d101      	bne.n	8002798 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8002794:	f7fd bcee 	b.w	8000174 <HAL_IncTick>
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40000800 	.word	0x40000800

080027a0 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80027a0:	e7fe      	b.n	80027a0 <_Error_Handler>
	...

080027a4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80027a4:	4b20      	ldr	r3, [pc, #128]	; (8002828 <HAL_MspInit+0x84>)
{
 80027a6:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 80027a8:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027aa:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 80027ac:	f042 0201 	orr.w	r2, r2, #1
 80027b0:	619a      	str	r2, [r3, #24]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027bc:	f7fe f86c 	bl	8000898 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80027c0:	2200      	movs	r2, #0
 80027c2:	f06f 000b 	mvn.w	r0, #11
 80027c6:	4611      	mov	r1, r2
 80027c8:	f7fe f878 	bl	80008bc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80027cc:	2200      	movs	r2, #0
 80027ce:	f06f 000a 	mvn.w	r0, #10
 80027d2:	4611      	mov	r1, r2
 80027d4:	f7fe f872 	bl	80008bc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80027d8:	2200      	movs	r2, #0
 80027da:	f06f 0009 	mvn.w	r0, #9
 80027de:	4611      	mov	r1, r2
 80027e0:	f7fe f86c 	bl	80008bc <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80027e4:	2200      	movs	r2, #0
 80027e6:	f06f 0004 	mvn.w	r0, #4
 80027ea:	4611      	mov	r1, r2
 80027ec:	f7fe f866 	bl	80008bc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80027f0:	2200      	movs	r2, #0
 80027f2:	f06f 0003 	mvn.w	r0, #3
 80027f6:	4611      	mov	r1, r2
 80027f8:	f7fe f860 	bl	80008bc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80027fc:	2200      	movs	r2, #0
 80027fe:	210f      	movs	r1, #15
 8002800:	f06f 0001 	mvn.w	r0, #1
 8002804:	f7fe f85a 	bl	80008bc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002808:	2200      	movs	r2, #0
 800280a:	210f      	movs	r1, #15
 800280c:	f04f 30ff 	mov.w	r0, #4294967295
 8002810:	f7fe f854 	bl	80008bc <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002814:	4a05      	ldr	r2, [pc, #20]	; (800282c <HAL_MspInit+0x88>)
 8002816:	6853      	ldr	r3, [r2, #4]
 8002818:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800281c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002820:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002822:	b003      	add	sp, #12
 8002824:	f85d fb04 	ldr.w	pc, [sp], #4
 8002828:	40021000 	.word	0x40021000
 800282c:	40010000 	.word	0x40010000

08002830 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002830:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002832:	6802      	ldr	r2, [r0, #0]
 8002834:	4b1e      	ldr	r3, [pc, #120]	; (80028b0 <HAL_ADC_MspInit+0x80>)
{
 8002836:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 8002838:	429a      	cmp	r2, r3
{
 800283a:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 800283c:	d135      	bne.n	80028aa <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800283e:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002842:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002844:	481b      	ldr	r0, [pc, #108]	; (80028b4 <HAL_ADC_MspInit+0x84>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002846:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800284a:	619a      	str	r2, [r3, #24]
 800284c:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800284e:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002850:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002854:	9301      	str	r3, [sp, #4]
 8002856:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002858:	2306      	movs	r3, #6
 800285a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800285c:	2303      	movs	r3, #3
 800285e:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002860:	f7fe f994 	bl	8000b8c <HAL_GPIO_Init>
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002864:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_adc1.Instance = DMA1_Channel1;
 8002868:	4c13      	ldr	r4, [pc, #76]	; (80028b8 <HAL_ADC_MspInit+0x88>)
 800286a:	4b14      	ldr	r3, [pc, #80]	; (80028bc <HAL_ADC_MspInit+0x8c>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800286c:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800286e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Instance = DMA1_Channel1;
 8002872:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002874:	2680      	movs	r6, #128	; 0x80
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002876:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002878:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800287a:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800287c:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800287e:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002880:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002882:	60e6      	str	r6, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002884:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002886:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002888:	f7fe f87a 	bl	8000980 <HAL_DMA_Init>
 800288c:	b118      	cbz	r0, 8002896 <HAL_ADC_MspInit+0x66>
    {
      _Error_Handler(__FILE__, __LINE__);
 800288e:	4631      	mov	r1, r6
 8002890:	480b      	ldr	r0, [pc, #44]	; (80028c0 <HAL_ADC_MspInit+0x90>)
 8002892:	f7ff ff85 	bl	80027a0 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002896:	622c      	str	r4, [r5, #32]

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8002898:	2012      	movs	r0, #18
 800289a:	2200      	movs	r2, #0
 800289c:	2105      	movs	r1, #5
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800289e:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80028a0:	f7fe f80c 	bl	80008bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80028a4:	2012      	movs	r0, #18
 80028a6:	f7fe f83d 	bl	8000924 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028aa:	b006      	add	sp, #24
 80028ac:	bd70      	pop	{r4, r5, r6, pc}
 80028ae:	bf00      	nop
 80028b0:	40012400 	.word	0x40012400
 80028b4:	40010800 	.word	0x40010800
 80028b8:	200010c0 	.word	0x200010c0
 80028bc:	40020008 	.word	0x40020008
 80028c0:	080030b6 	.word	0x080030b6

080028c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c4:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 80028c6:	4601      	mov	r1, r0
{
 80028c8:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 80028ca:	2200      	movs	r2, #0
 80028cc:	201e      	movs	r0, #30
 80028ce:	f7fd fff5 	bl	80008bc <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 80028d2:	201e      	movs	r0, #30
 80028d4:	f7fe f826 	bl	8000924 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80028d8:	4b14      	ldr	r3, [pc, #80]	; (800292c <HAL_InitTick+0x68>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80028da:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM4_CLK_ENABLE();
 80028dc:	69da      	ldr	r2, [r3, #28]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80028de:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM4_CLK_ENABLE();
 80028e0:	f042 0204 	orr.w	r2, r2, #4
 80028e4:	61da      	str	r2, [r3, #28]
 80028e6:	69db      	ldr	r3, [r3, #28]
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80028e8:	4c11      	ldr	r4, [pc, #68]	; (8002930 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	9302      	str	r3, [sp, #8]
 80028f0:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80028f2:	f7fe fcc9 	bl	8001288 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80028f6:	f7fe fca7 	bl	8001248 <HAL_RCC_GetPCLK1Freq>
  htim4.Instance = TIM4;
 80028fa:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <HAL_InitTick+0x70>)
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80028fc:	0040      	lsls	r0, r0, #1
  htim4.Instance = TIM4;
 80028fe:	6023      	str	r3, [r4, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8002900:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002904:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002906:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <HAL_InitTick+0x74>)
 8002908:	fbb0 f0f3 	udiv	r0, r0, r3
  htim4.Init.Prescaler = uwPrescalerValue;
  htim4.Init.ClockDivision = 0;
 800290c:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800290e:	3801      	subs	r0, #1
  htim4.Init.Prescaler = uwPrescalerValue;
 8002910:	6060      	str	r0, [r4, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8002912:	4620      	mov	r0, r4
  htim4.Init.ClockDivision = 0;
 8002914:	6123      	str	r3, [r4, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002916:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8002918:	f7fe feac 	bl	8001674 <HAL_TIM_Base_Init>
 800291c:	b920      	cbnz	r0, 8002928 <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 800291e:	4620      	mov	r0, r4
 8002920:	f7fe fdbf 	bl	80014a2 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8002924:	b008      	add	sp, #32
 8002926:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 8002928:	2001      	movs	r0, #1
 800292a:	e7fb      	b.n	8002924 <HAL_InitTick+0x60>
 800292c:	40021000 	.word	0x40021000
 8002930:	2000110c 	.word	0x2000110c
 8002934:	40000800 	.word	0x40000800
 8002938:	000f4240 	.word	0x000f4240

0800293c <NMI_Handler>:
 800293c:	4770      	bx	lr

0800293e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800293e:	e7fe      	b.n	800293e <HardFault_Handler>

08002940 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002940:	e7fe      	b.n	8002940 <MemManage_Handler>

08002942 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002942:	e7fe      	b.n	8002942 <BusFault_Handler>

08002944 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002944:	e7fe      	b.n	8002944 <UsageFault_Handler>

08002946 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8002946:	4770      	bx	lr

08002948 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8002948:	f7fe beb0 	b.w	80016ac <osSystickHandler>

0800294c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800294c:	4801      	ldr	r0, [pc, #4]	; (8002954 <DMA1_Channel1_IRQHandler+0x8>)
 800294e:	f7fe b889 	b.w	8000a64 <HAL_DMA_IRQHandler>
 8002952:	bf00      	nop
 8002954:	200010c0 	.word	0x200010c0

08002958 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002958:	4801      	ldr	r0, [pc, #4]	; (8002960 <ADC1_2_IRQHandler+0x8>)
 800295a:	f7fd bc5d 	b.w	8000218 <HAL_ADC_IRQHandler>
 800295e:	bf00      	nop
 8002960:	20001090 	.word	0x20001090

08002964 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002964:	4801      	ldr	r0, [pc, #4]	; (800296c <TIM4_IRQHandler+0x8>)
 8002966:	f7fe bdab 	b.w	80014c0 <HAL_TIM_IRQHandler>
 800296a:	bf00      	nop
 800296c:	2000110c 	.word	0x2000110c

08002970 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002970:	4b0f      	ldr	r3, [pc, #60]	; (80029b0 <SystemInit+0x40>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	f042 0201 	orr.w	r2, r2, #1
 8002978:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800297a:	6859      	ldr	r1, [r3, #4]
 800297c:	4a0d      	ldr	r2, [pc, #52]	; (80029b4 <SystemInit+0x44>)
 800297e:	400a      	ands	r2, r1
 8002980:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002988:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800298c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002994:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800299c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800299e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80029a2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80029a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029a8:	4b03      	ldr	r3, [pc, #12]	; (80029b8 <SystemInit+0x48>)
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	40021000 	.word	0x40021000
 80029b4:	f8ff0000 	.word	0xf8ff0000
 80029b8:	e000ed00 	.word	0xe000ed00

080029bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80029bc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80029be:	e003      	b.n	80029c8 <LoopCopyDataInit>

080029c0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80029c0:	4b0b      	ldr	r3, [pc, #44]	; (80029f0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80029c2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80029c4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80029c6:	3104      	adds	r1, #4

080029c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80029c8:	480a      	ldr	r0, [pc, #40]	; (80029f4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80029ca:	4b0b      	ldr	r3, [pc, #44]	; (80029f8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80029cc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80029ce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80029d0:	d3f6      	bcc.n	80029c0 <CopyDataInit>
  ldr r2, =_sbss
 80029d2:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80029d4:	e002      	b.n	80029dc <LoopFillZerobss>

080029d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80029d6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80029d8:	f842 3b04 	str.w	r3, [r2], #4

080029dc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80029dc:	4b08      	ldr	r3, [pc, #32]	; (8002a00 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80029de:	429a      	cmp	r2, r3
  bcc FillZerobss
 80029e0:	d3f9      	bcc.n	80029d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029e2:	f7ff ffc5 	bl	8002970 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029e6:	f000 f80f 	bl	8002a08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029ea:	f7ff fdd9 	bl	80025a0 <main>
  bx lr
 80029ee:	4770      	bx	lr
  ldr r3, =_sidata
 80029f0:	080030f4 	.word	0x080030f4
  ldr r0, =_sdata
 80029f4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80029f8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80029fc:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8002a00:	2000114c 	.word	0x2000114c

08002a04 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a04:	e7fe      	b.n	8002a04 <CAN1_RX1_IRQHandler>
	...

08002a08 <__libc_init_array>:
 8002a08:	b570      	push	{r4, r5, r6, lr}
 8002a0a:	2500      	movs	r5, #0
 8002a0c:	4e0c      	ldr	r6, [pc, #48]	; (8002a40 <__libc_init_array+0x38>)
 8002a0e:	4c0d      	ldr	r4, [pc, #52]	; (8002a44 <__libc_init_array+0x3c>)
 8002a10:	1ba4      	subs	r4, r4, r6
 8002a12:	10a4      	asrs	r4, r4, #2
 8002a14:	42a5      	cmp	r5, r4
 8002a16:	d109      	bne.n	8002a2c <__libc_init_array+0x24>
 8002a18:	f000 f81a 	bl	8002a50 <_init>
 8002a1c:	2500      	movs	r5, #0
 8002a1e:	4e0a      	ldr	r6, [pc, #40]	; (8002a48 <__libc_init_array+0x40>)
 8002a20:	4c0a      	ldr	r4, [pc, #40]	; (8002a4c <__libc_init_array+0x44>)
 8002a22:	1ba4      	subs	r4, r4, r6
 8002a24:	10a4      	asrs	r4, r4, #2
 8002a26:	42a5      	cmp	r5, r4
 8002a28:	d105      	bne.n	8002a36 <__libc_init_array+0x2e>
 8002a2a:	bd70      	pop	{r4, r5, r6, pc}
 8002a2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a30:	4798      	blx	r3
 8002a32:	3501      	adds	r5, #1
 8002a34:	e7ee      	b.n	8002a14 <__libc_init_array+0xc>
 8002a36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a3a:	4798      	blx	r3
 8002a3c:	3501      	adds	r5, #1
 8002a3e:	e7f2      	b.n	8002a26 <__libc_init_array+0x1e>
 8002a40:	080030ec 	.word	0x080030ec
 8002a44:	080030ec 	.word	0x080030ec
 8002a48:	080030ec 	.word	0x080030ec
 8002a4c:	080030f0 	.word	0x080030f0

08002a50 <_init>:
 8002a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a52:	bf00      	nop
 8002a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a56:	bc08      	pop	{r3}
 8002a58:	469e      	mov	lr, r3
 8002a5a:	4770      	bx	lr

08002a5c <_fini>:
 8002a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5e:	bf00      	nop
 8002a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a62:	bc08      	pop	{r3}
 8002a64:	469e      	mov	lr, r3
 8002a66:	4770      	bx	lr
