
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006ce0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00006ce0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000003a8  20000070  00006d50  00020070  2**2
                  ALLOC
  3 .stack        00002000  20000418  000070f8  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003ab18  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000060a1  00000000  00000000  0005ac09  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ae18  00000000  00000000  00060caa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000958  00000000  00000000  0006bac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000dd0  00000000  00000000  0006c41a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00028099  00000000  00000000  0006d1ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001de2d  00000000  00000000  00095283  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000a3fe8  00000000  00000000  000b30b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001dbc  00000000  00000000  00157098  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002418 	.word	0x20002418
       4:	00004f91 	.word	0x00004f91
       8:	00004f8d 	.word	0x00004f8d
       c:	00004f8d 	.word	0x00004f8d
	...
      2c:	00004f8d 	.word	0x00004f8d
	...
      38:	00004f8d 	.word	0x00004f8d
      3c:	00004f8d 	.word	0x00004f8d
      40:	00004f8d 	.word	0x00004f8d
      44:	00004f8d 	.word	0x00004f8d
      48:	00004f8d 	.word	0x00004f8d
      4c:	000030b5 	.word	0x000030b5
      50:	00004f8d 	.word	0x00004f8d
      54:	00004f8d 	.word	0x00004f8d
      58:	00004f8d 	.word	0x00004f8d
      5c:	00004f8d 	.word	0x00004f8d
      60:	00004f8d 	.word	0x00004f8d
      64:	00003a25 	.word	0x00003a25
      68:	00003a35 	.word	0x00003a35
      6c:	00003a45 	.word	0x00003a45
      70:	00003a55 	.word	0x00003a55
      74:	00003a65 	.word	0x00003a65
      78:	00003a75 	.word	0x00003a75
      7c:	00004f8d 	.word	0x00004f8d
      80:	00004f8d 	.word	0x00004f8d
      84:	00004f8d 	.word	0x00004f8d
      88:	00004f8d 	.word	0x00004f8d
      8c:	00004f8d 	.word	0x00004f8d
      90:	00004f8d 	.word	0x00004f8d
      94:	00004f8d 	.word	0x00004f8d
      98:	00004f8d 	.word	0x00004f8d
      9c:	00004f8d 	.word	0x00004f8d
      a0:	00004f8d 	.word	0x00004f8d
      a4:	00004f8d 	.word	0x00004f8d
      a8:	00004f8d 	.word	0x00004f8d
      ac:	00004f8d 	.word	0x00004f8d
      b0:	00004f8d 	.word	0x00004f8d
      b4:	00004f8d 	.word	0x00004f8d
      b8:	00004f8d 	.word	0x00004f8d

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	20000070 	.word	0x20000070
      dc:	00000000 	.word	0x00000000
      e0:	00006ce0 	.word	0x00006ce0

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	20000074 	.word	0x20000074
     110:	00006ce0 	.word	0x00006ce0
     114:	00006ce0 	.word	0x00006ce0
     118:	00000000 	.word	0x00000000

0000011c <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
     11c:	b510      	push	{r4, lr}
     11e:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     120:	a90b      	add	r1, sp, #44	; 0x2c
     122:	2301      	movs	r3, #1
     124:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
     126:	2400      	movs	r4, #0
     128:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     12a:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
     12c:	2026      	movs	r0, #38	; 0x26
     12e:	4b13      	ldr	r3, [pc, #76]	; (17c <Configure_Adc+0x60>)
     130:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     132:	2240      	movs	r2, #64	; 0x40
     134:	4b12      	ldr	r3, [pc, #72]	; (180 <Configure_Adc+0x64>)
     136:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     138:	4668      	mov	r0, sp
     13a:	4b12      	ldr	r3, [pc, #72]	; (184 <Configure_Adc+0x68>)
     13c:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
     13e:	2303      	movs	r3, #3
     140:	466a      	mov	r2, sp
     142:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     144:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
     146:	2307      	movs	r3, #7
     148:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
     14a:	4c0f      	ldr	r4, [pc, #60]	; (188 <Configure_Adc+0x6c>)
     14c:	490f      	ldr	r1, [pc, #60]	; (18c <Configure_Adc+0x70>)
     14e:	0020      	movs	r0, r4
     150:	4b0f      	ldr	r3, [pc, #60]	; (190 <Configure_Adc+0x74>)
     152:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     154:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
     156:	8c13      	ldrh	r3, [r2, #32]
     158:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     15a:	2b00      	cmp	r3, #0
     15c:	d1fb      	bne.n	156 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
     15e:	3307      	adds	r3, #7
     160:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
     162:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     164:	7811      	ldrb	r1, [r2, #0]
     166:	3b05      	subs	r3, #5
     168:	430b      	orrs	r3, r1
     16a:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     16c:	4b06      	ldr	r3, [pc, #24]	; (188 <Configure_Adc+0x6c>)
     16e:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
     170:	8c13      	ldrh	r3, [r2, #32]
     172:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     174:	2b00      	cmp	r3, #0
     176:	d1fb      	bne.n	170 <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
     178:	b00c      	add	sp, #48	; 0x30
     17a:	bd10      	pop	{r4, pc}
     17c:	00003591 	.word	0x00003591
     180:	41000080 	.word	0x41000080
     184:	00002b59 	.word	0x00002b59
     188:	20000128 	.word	0x20000128
     18c:	42004400 	.word	0x42004400
     190:	00002b9d 	.word	0x00002b9d

00000194 <Adc_Read_AdcValue>:

void Adc_Read_AdcValue(uint16_t *result)
{
     194:	b570      	push	{r4, r5, r6, lr}
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     196:	4b19      	ldr	r3, [pc, #100]	; (1fc <Adc_Read_AdcValue+0x68>)
     198:	681c      	ldr	r4, [r3, #0]
     19a:	8c23      	ldrh	r3, [r4, #32]
     19c:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     19e:	2b00      	cmp	r3, #0
     1a0:	d1fb      	bne.n	19a <Adc_Read_AdcValue+0x6>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     1a2:	7e22      	ldrb	r2, [r4, #24]
     1a4:	3302      	adds	r3, #2
     1a6:	4313      	orrs	r3, r2
     1a8:	7623      	strb	r3, [r4, #24]
     1aa:	8c23      	ldrh	r3, [r4, #32]
     1ac:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     1ae:	2b00      	cmp	r3, #0
     1b0:	d1fb      	bne.n	1aa <Adc_Read_AdcValue+0x16>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     1b2:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     1b4:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     1b6:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     1b8:	79a3      	ldrb	r3, [r4, #6]
     1ba:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     1bc:	000a      	movs	r2, r1
     1be:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     1c0:	421e      	tst	r6, r3
     1c2:	d000      	beq.n	1c6 <Adc_Read_AdcValue+0x32>
		status_flags |= ADC_STATUS_WINDOW;
     1c4:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     1c6:	421d      	tst	r5, r3
     1c8:	d000      	beq.n	1cc <Adc_Read_AdcValue+0x38>
		status_flags |= ADC_STATUS_OVERRUN;
     1ca:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     1cc:	4211      	tst	r1, r2
     1ce:	d0f3      	beq.n	1b8 <Adc_Read_AdcValue+0x24>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     1d0:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
     1d2:	8003      	strh	r3, [r0, #0]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1d4:	4b09      	ldr	r3, [pc, #36]	; (1fc <Adc_Read_AdcValue+0x68>)
     1d6:	6819      	ldr	r1, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     1d8:	2301      	movs	r3, #1
     1da:	718b      	strb	r3, [r1, #6]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     1dc:	798a      	ldrb	r2, [r1, #6]
     1de:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     1e0:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     1e2:	0750      	lsls	r0, r2, #29
     1e4:	d501      	bpl.n	1ea <Adc_Read_AdcValue+0x56>
		status_flags |= ADC_STATUS_WINDOW;
     1e6:	2002      	movs	r0, #2
     1e8:	4303      	orrs	r3, r0
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     1ea:	0792      	lsls	r2, r2, #30
     1ec:	d501      	bpl.n	1f2 <Adc_Read_AdcValue+0x5e>
		status_flags |= ADC_STATUS_OVERRUN;
     1ee:	2204      	movs	r2, #4
     1f0:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     1f2:	075b      	lsls	r3, r3, #29
     1f4:	d501      	bpl.n	1fa <Adc_Read_AdcValue+0x66>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     1f6:	2302      	movs	r3, #2
     1f8:	718b      	strb	r3, [r1, #6]
	adc_start_conversion(&adc_instance);
	do {
		/* Wait for conversion to be done and read out result */
	} while (adc_read(&adc_instance, result) == STATUS_BUSY);
     1fa:	bd70      	pop	{r4, r5, r6, pc}
     1fc:	20000128 	.word	0x20000128

00000200 <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     200:	4b09      	ldr	r3, [pc, #36]	; (228 <vAPI_IndexNtcTemp+0x28>)
     202:	4298      	cmp	r0, r3
     204:	d80b      	bhi.n	21e <vAPI_IndexNtcTemp+0x1e>
     206:	4a09      	ldr	r2, [pc, #36]	; (22c <vAPI_IndexNtcTemp+0x2c>)
     208:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
     20a:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     20c:	8811      	ldrh	r1, [r2, #0]
     20e:	4281      	cmp	r1, r0
     210:	d906      	bls.n	220 <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
     212:	3301      	adds	r3, #1
     214:	b2db      	uxtb	r3, r3
     216:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
     218:	2b8d      	cmp	r3, #141	; 0x8d
     21a:	d1f7      	bne.n	20c <vAPI_IndexNtcTemp+0xc>
     21c:	e000      	b.n	220 <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
     21e:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
     220:	4a03      	ldr	r2, [pc, #12]	; (230 <vAPI_IndexNtcTemp+0x30>)
     222:	56d0      	ldrsb	r0, [r2, r3]
}
     224:	4770      	bx	lr
     226:	46c0      	nop			; (mov r8, r8)
     228:	00003b98 	.word	0x00003b98
     22c:	0000658c 	.word	0x0000658c
     230:	000066a8 	.word	0x000066a8

00000234 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
     234:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     236:	4c25      	ldr	r4, [pc, #148]	; (2cc <vAPI_ADC_Read_Data_bal_1+0x98>)
     238:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     23a:	5ce0      	ldrb	r0, [r4, r3]
     23c:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     23e:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     240:	5ce3      	ldrb	r3, [r4, r3]
     242:	1818      	adds	r0, r3, r0
     244:	b280      	uxth	r0, r0
     246:	4d22      	ldr	r5, [pc, #136]	; (2d0 <vAPI_ADC_Read_Data_bal_1+0x9c>)
     248:	47a8      	blx	r5
     24a:	4b22      	ldr	r3, [pc, #136]	; (2d4 <vAPI_ADC_Read_Data_bal_1+0xa0>)
     24c:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     24e:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     250:	5ce0      	ldrb	r0, [r4, r3]
     252:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     254:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     256:	5ce3      	ldrb	r3, [r4, r3]
     258:	1818      	adds	r0, r3, r0
     25a:	b280      	uxth	r0, r0
     25c:	47a8      	blx	r5
     25e:	4b1e      	ldr	r3, [pc, #120]	; (2d8 <vAPI_ADC_Read_Data_bal_1+0xa4>)
     260:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     262:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     264:	5ce0      	ldrb	r0, [r4, r3]
     266:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     268:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     26a:	5ce3      	ldrb	r3, [r4, r3]
     26c:	1818      	adds	r0, r3, r0
     26e:	b280      	uxth	r0, r0
     270:	47a8      	blx	r5
     272:	4b1a      	ldr	r3, [pc, #104]	; (2dc <vAPI_ADC_Read_Data_bal_1+0xa8>)
     274:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     276:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     278:	5ce0      	ldrb	r0, [r4, r3]
     27a:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     27c:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     27e:	5ce3      	ldrb	r3, [r4, r3]
     280:	1818      	adds	r0, r3, r0
     282:	b280      	uxth	r0, r0
     284:	47a8      	blx	r5
     286:	4b16      	ldr	r3, [pc, #88]	; (2e0 <vAPI_ADC_Read_Data_bal_1+0xac>)
     288:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     28a:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     28c:	5ce0      	ldrb	r0, [r4, r3]
     28e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     290:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     292:	5ce3      	ldrb	r3, [r4, r3]
     294:	1818      	adds	r0, r3, r0
     296:	b280      	uxth	r0, r0
     298:	47a8      	blx	r5
     29a:	4b12      	ldr	r3, [pc, #72]	; (2e4 <vAPI_ADC_Read_Data_bal_1+0xb0>)
     29c:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     29e:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     2a0:	5ce3      	ldrb	r3, [r4, r3]
     2a2:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     2a4:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     2a6:	5ca2      	ldrb	r2, [r4, r2]
     2a8:	18d3      	adds	r3, r2, r3
     2aa:	4a0f      	ldr	r2, [pc, #60]	; (2e8 <vAPI_ADC_Read_Data_bal_1+0xb4>)
     2ac:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     2ae:	2386      	movs	r3, #134	; 0x86
     2b0:	5ce3      	ldrb	r3, [r4, r3]
     2b2:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     2b4:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     2b6:	5ca2      	ldrb	r2, [r4, r2]
     2b8:	18d3      	adds	r3, r2, r3
     2ba:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     2bc:	4a0b      	ldr	r2, [pc, #44]	; (2ec <vAPI_ADC_Read_Data_bal_1+0xb8>)
     2be:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     2c0:	4a0b      	ldr	r2, [pc, #44]	; (2f0 <vAPI_ADC_Read_Data_bal_1+0xbc>)
     2c2:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     2c4:	4a0b      	ldr	r2, [pc, #44]	; (2f4 <vAPI_ADC_Read_Data_bal_1+0xc0>)
     2c6:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
     2c8:	bd70      	pop	{r4, r5, r6, pc}
     2ca:	46c0      	nop			; (mov r8, r8)
     2cc:	2000026c 	.word	0x2000026c
     2d0:	00000201 	.word	0x00000201
     2d4:	20000130 	.word	0x20000130
     2d8:	20000133 	.word	0x20000133
     2dc:	20000134 	.word	0x20000134
     2e0:	20000132 	.word	0x20000132
     2e4:	20000131 	.word	0x20000131
     2e8:	2000035e 	.word	0x2000035e
     2ec:	20000094 	.word	0x20000094
     2f0:	20000092 	.word	0x20000092
     2f4:	2000008c 	.word	0x2000008c

000002f8 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
     2f8:	b5f0      	push	{r4, r5, r6, r7, lr}
     2fa:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
     2fc:	4b4d      	ldr	r3, [pc, #308]	; (434 <vAPI_CalcCell+0x13c>)
     2fe:	781b      	ldrb	r3, [r3, #0]
     300:	2b00      	cmp	r3, #0
     302:	d116      	bne.n	332 <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
     304:	2201      	movs	r2, #1
     306:	4b4b      	ldr	r3, [pc, #300]	; (434 <vAPI_CalcCell+0x13c>)
     308:	701a      	strb	r2, [r3, #0]
     30a:	4a4b      	ldr	r2, [pc, #300]	; (438 <vAPI_CalcCell+0x140>)
     30c:	494b      	ldr	r1, [pc, #300]	; (43c <vAPI_CalcCell+0x144>)
     30e:	0008      	movs	r0, r1
     310:	3040      	adds	r0, #64	; 0x40
     312:	0015      	movs	r5, r2
     314:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
     316:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
     318:	8813      	ldrh	r3, [r2, #0]
     31a:	089b      	lsrs	r3, r3, #2
     31c:	800b      	strh	r3, [r1, #0]
     31e:	840b      	strh	r3, [r1, #32]
     320:	8003      	strh	r3, [r0, #0]
     322:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
     324:	8014      	strh	r4, [r2, #0]
     326:	3202      	adds	r2, #2
     328:	3102      	adds	r1, #2
     32a:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
     32c:	42aa      	cmp	r2, r5
     32e:	d1f3      	bne.n	318 <vAPI_CalcCell+0x20>
     330:	e00f      	b.n	352 <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     332:	4b43      	ldr	r3, [pc, #268]	; (440 <vAPI_CalcCell+0x148>)
     334:	7818      	ldrb	r0, [r3, #0]
     336:	0140      	lsls	r0, r0, #5
     338:	4b40      	ldr	r3, [pc, #256]	; (43c <vAPI_CalcCell+0x144>)
     33a:	18c0      	adds	r0, r0, r3
     33c:	2300      	movs	r3, #0
     33e:	4d3e      	ldr	r5, [pc, #248]	; (438 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
     340:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     342:	1959      	adds	r1, r3, r5
     344:	880a      	ldrh	r2, [r1, #0]
     346:	0892      	lsrs	r2, r2, #2
     348:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
     34a:	800c      	strh	r4, [r1, #0]
     34c:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
     34e:	2b20      	cmp	r3, #32
     350:	d1f7      	bne.n	342 <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     352:	4b3b      	ldr	r3, [pc, #236]	; (440 <vAPI_CalcCell+0x148>)
     354:	781b      	ldrb	r3, [r3, #0]
     356:	3301      	adds	r3, #1
     358:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
     35a:	2b03      	cmp	r3, #3
     35c:	d802      	bhi.n	364 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     35e:	4a38      	ldr	r2, [pc, #224]	; (440 <vAPI_CalcCell+0x148>)
     360:	7013      	strb	r3, [r2, #0]
     362:	e002      	b.n	36a <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
     364:	2200      	movs	r2, #0
     366:	4b36      	ldr	r3, [pc, #216]	; (440 <vAPI_CalcCell+0x148>)
     368:	701a      	strb	r2, [r3, #0]
     36a:	4834      	ldr	r0, [pc, #208]	; (43c <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     36c:	2100      	movs	r1, #0
     36e:	0007      	movs	r7, r0
     370:	4e31      	ldr	r6, [pc, #196]	; (438 <vAPI_CalcCell+0x140>)
     372:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
     374:	8c04      	ldrh	r4, [r0, #32]
     376:	8803      	ldrh	r3, [r0, #0]
     378:	18e3      	adds	r3, r4, r3
     37a:	198d      	adds	r5, r1, r6
     37c:	882c      	ldrh	r4, [r5, #0]
     37e:	191b      	adds	r3, r3, r4
     380:	0014      	movs	r4, r2
     382:	3440      	adds	r4, #64	; 0x40
     384:	8824      	ldrh	r4, [r4, #0]
     386:	191b      	adds	r3, r3, r4
     388:	3260      	adds	r2, #96	; 0x60
     38a:	8812      	ldrh	r2, [r2, #0]
     38c:	189b      	adds	r3, r3, r2
     38e:	b29b      	uxth	r3, r3
     390:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
     392:	466a      	mov	r2, sp
     394:	528b      	strh	r3, [r1, r2]
     396:	3102      	adds	r1, #2
     398:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
     39a:	2920      	cmp	r1, #32
     39c:	d1e9      	bne.n	372 <vAPI_CalcCell+0x7a>
     39e:	270f      	movs	r7, #15
     3a0:	e014      	b.n	3cc <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
     3a2:	0051      	lsls	r1, r2, #1
     3a4:	4668      	mov	r0, sp
     3a6:	5a08      	ldrh	r0, [r1, r0]
     3a8:	1c51      	adds	r1, r2, #1
     3aa:	004d      	lsls	r5, r1, #1
     3ac:	466c      	mov	r4, sp
     3ae:	5b2d      	ldrh	r5, [r5, r4]
     3b0:	42a8      	cmp	r0, r5
     3b2:	d903      	bls.n	3bc <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
     3b4:	0052      	lsls	r2, r2, #1
     3b6:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
     3b8:	0049      	lsls	r1, r1, #1
     3ba:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
     3bc:	3301      	adds	r3, #1
     3be:	b2db      	uxtb	r3, r3
     3c0:	1e1a      	subs	r2, r3, #0
     3c2:	42b2      	cmp	r2, r6
     3c4:	dbed      	blt.n	3a2 <vAPI_CalcCell+0xaa>
     3c6:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     3c8:	2f00      	cmp	r7, #0
     3ca:	d005      	beq.n	3d8 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
     3cc:	003e      	movs	r6, r7
     3ce:	2200      	movs	r2, #0
     3d0:	2300      	movs	r3, #0
     3d2:	2f00      	cmp	r7, #0
     3d4:	dce5      	bgt.n	3a2 <vAPI_CalcCell+0xaa>
     3d6:	e7f6      	b.n	3c6 <vAPI_CalcCell+0xce>
     3d8:	466b      	mov	r3, sp
     3da:	3306      	adds	r3, #6
     3dc:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     3de:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
     3e0:	881a      	ldrh	r2, [r3, #0]
     3e2:	1880      	adds	r0, r0, r2
     3e4:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
     3e6:	4299      	cmp	r1, r3
     3e8:	d1fa      	bne.n	3e0 <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
     3ea:	210d      	movs	r1, #13
     3ec:	4b15      	ldr	r3, [pc, #84]	; (444 <vAPI_CalcCell+0x14c>)
     3ee:	4798      	blx	r3
     3f0:	4b15      	ldr	r3, [pc, #84]	; (448 <vAPI_CalcCell+0x150>)
     3f2:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
     3f4:	466b      	mov	r3, sp
     3f6:	8bda      	ldrh	r2, [r3, #30]
     3f8:	4b14      	ldr	r3, [pc, #80]	; (44c <vAPI_CalcCell+0x154>)
     3fa:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
     3fc:	466b      	mov	r3, sp
     3fe:	88da      	ldrh	r2, [r3, #6]
     400:	4b13      	ldr	r3, [pc, #76]	; (450 <vAPI_CalcCell+0x158>)
     402:	801a      	strh	r2, [r3, #0]
	
    // 平均电流
    if (nADC_CURRENT < 0) 
     404:	4b13      	ldr	r3, [pc, #76]	; (454 <vAPI_CalcCell+0x15c>)
     406:	2200      	movs	r2, #0
     408:	5e9b      	ldrsh	r3, [r3, r2]
     40a:	2b00      	cmp	r3, #0
     40c:	da10      	bge.n	430 <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
     40e:	4a12      	ldr	r2, [pc, #72]	; (458 <vAPI_CalcCell+0x160>)
     410:	7812      	ldrb	r2, [r2, #0]
     412:	3201      	adds	r2, #1
     414:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
     416:	2a03      	cmp	r2, #3
     418:	d802      	bhi.n	420 <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
	
    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
     41a:	490f      	ldr	r1, [pc, #60]	; (458 <vAPI_CalcCell+0x160>)
     41c:	700a      	strb	r2, [r1, #0]
     41e:	e002      	b.n	426 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
     420:	2100      	movs	r1, #0
     422:	4a0d      	ldr	r2, [pc, #52]	; (458 <vAPI_CalcCell+0x160>)
     424:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
     426:	4a0c      	ldr	r2, [pc, #48]	; (458 <vAPI_CalcCell+0x160>)
     428:	7812      	ldrb	r2, [r2, #0]
     42a:	0052      	lsls	r2, r2, #1
     42c:	490b      	ldr	r1, [pc, #44]	; (45c <vAPI_CalcCell+0x164>)
     42e:	5253      	strh	r3, [r2, r1]
    }
}
     430:	b009      	add	sp, #36	; 0x24
     432:	bdf0      	pop	{r4, r5, r6, r7, pc}
     434:	2000008f 	.word	0x2000008f
     438:	200003f4 	.word	0x200003f4
     43c:	20000138 	.word	0x20000138
     440:	20000090 	.word	0x20000090
     444:	00005139 	.word	0x00005139
     448:	2000031c 	.word	0x2000031c
     44c:	2000034c 	.word	0x2000034c
     450:	2000031e 	.word	0x2000031e
     454:	2000035e 	.word	0x2000035e
     458:	2000008e 	.word	0x2000008e
     45c:	200003a8 	.word	0x200003a8

00000460 <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
     460:	4b2f      	ldr	r3, [pc, #188]	; (520 <vAPI_CalcTempture+0xc0>)
     462:	2200      	movs	r2, #0
     464:	569a      	ldrsb	r2, [r3, r2]
     466:	4b2f      	ldr	r3, [pc, #188]	; (524 <vAPI_CalcTempture+0xc4>)
     468:	781b      	ldrb	r3, [r3, #0]
     46a:	b25b      	sxtb	r3, r3
     46c:	429a      	cmp	r2, r3
     46e:	dd02      	ble.n	476 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
     470:	4b2d      	ldr	r3, [pc, #180]	; (528 <vAPI_CalcTempture+0xc8>)
     472:	801a      	strh	r2, [r3, #0]
     474:	e001      	b.n	47a <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
     476:	4a2c      	ldr	r2, [pc, #176]	; (528 <vAPI_CalcTempture+0xc8>)
     478:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
     47a:	4b2c      	ldr	r3, [pc, #176]	; (52c <vAPI_CalcTempture+0xcc>)
     47c:	2200      	movs	r2, #0
     47e:	569a      	ldrsb	r2, [r3, r2]
     480:	4b2b      	ldr	r3, [pc, #172]	; (530 <vAPI_CalcTempture+0xd0>)
     482:	781b      	ldrb	r3, [r3, #0]
     484:	b25b      	sxtb	r3, r3
     486:	429a      	cmp	r2, r3
     488:	dd0a      	ble.n	4a0 <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
     48a:	492a      	ldr	r1, [pc, #168]	; (534 <vAPI_CalcTempture+0xd4>)
     48c:	7809      	ldrb	r1, [r1, #0]
     48e:	b249      	sxtb	r1, r1
     490:	428a      	cmp	r2, r1
     492:	dd02      	ble.n	49a <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
     494:	4928      	ldr	r1, [pc, #160]	; (538 <vAPI_CalcTempture+0xd8>)
     496:	800a      	strh	r2, [r1, #0]
     498:	e00c      	b.n	4b4 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     49a:	4827      	ldr	r0, [pc, #156]	; (538 <vAPI_CalcTempture+0xd8>)
     49c:	8001      	strh	r1, [r0, #0]
     49e:	e009      	b.n	4b4 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
     4a0:	4924      	ldr	r1, [pc, #144]	; (534 <vAPI_CalcTempture+0xd4>)
     4a2:	7809      	ldrb	r1, [r1, #0]
     4a4:	b249      	sxtb	r1, r1
     4a6:	428b      	cmp	r3, r1
     4a8:	dd02      	ble.n	4b0 <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
     4aa:	4923      	ldr	r1, [pc, #140]	; (538 <vAPI_CalcTempture+0xd8>)
     4ac:	800b      	strh	r3, [r1, #0]
     4ae:	e001      	b.n	4b4 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     4b0:	4821      	ldr	r0, [pc, #132]	; (538 <vAPI_CalcTempture+0xd8>)
     4b2:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
     4b4:	321c      	adds	r2, #28
     4b6:	da01      	bge.n	4bc <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
     4b8:	4a1c      	ldr	r2, [pc, #112]	; (52c <vAPI_CalcTempture+0xcc>)
     4ba:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
     4bc:	331c      	adds	r3, #28
     4be:	da03      	bge.n	4c8 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
     4c0:	4b1c      	ldr	r3, [pc, #112]	; (534 <vAPI_CalcTempture+0xd4>)
     4c2:	781a      	ldrb	r2, [r3, #0]
     4c4:	4b1a      	ldr	r3, [pc, #104]	; (530 <vAPI_CalcTempture+0xd0>)
     4c6:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
     4c8:	4b1a      	ldr	r3, [pc, #104]	; (534 <vAPI_CalcTempture+0xd4>)
     4ca:	781b      	ldrb	r3, [r3, #0]
     4cc:	b25b      	sxtb	r3, r3
     4ce:	001a      	movs	r2, r3
     4d0:	321c      	adds	r2, #28
     4d2:	da0a      	bge.n	4ea <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
     4d4:	4b16      	ldr	r3, [pc, #88]	; (530 <vAPI_CalcTempture+0xd0>)
     4d6:	781b      	ldrb	r3, [r3, #0]
     4d8:	b25b      	sxtb	r3, r3
     4da:	4a16      	ldr	r2, [pc, #88]	; (534 <vAPI_CalcTempture+0xd4>)
     4dc:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
     4de:	4a13      	ldr	r2, [pc, #76]	; (52c <vAPI_CalcTempture+0xcc>)
     4e0:	7812      	ldrb	r2, [r2, #0]
     4e2:	b252      	sxtb	r2, r2
     4e4:	4293      	cmp	r3, r2
     4e6:	dc0d      	bgt.n	504 <vAPI_CalcTempture+0xa4>
     4e8:	e017      	b.n	51a <vAPI_CalcTempture+0xba>
     4ea:	4a10      	ldr	r2, [pc, #64]	; (52c <vAPI_CalcTempture+0xcc>)
     4ec:	7812      	ldrb	r2, [r2, #0]
     4ee:	b252      	sxtb	r2, r2
     4f0:	490f      	ldr	r1, [pc, #60]	; (530 <vAPI_CalcTempture+0xd0>)
     4f2:	7809      	ldrb	r1, [r1, #0]
     4f4:	b249      	sxtb	r1, r1
     4f6:	428a      	cmp	r2, r1
     4f8:	da0a      	bge.n	510 <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
     4fa:	4b0e      	ldr	r3, [pc, #56]	; (534 <vAPI_CalcTempture+0xd4>)
     4fc:	781b      	ldrb	r3, [r3, #0]
     4fe:	b25b      	sxtb	r3, r3
     500:	429a      	cmp	r2, r3
     502:	da02      	bge.n	50a <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
     504:	4b0d      	ldr	r3, [pc, #52]	; (53c <vAPI_CalcTempture+0xdc>)
     506:	801a      	strh	r2, [r3, #0]
     508:	e009      	b.n	51e <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     50a:	4a0c      	ldr	r2, [pc, #48]	; (53c <vAPI_CalcTempture+0xdc>)
     50c:	8013      	strh	r3, [r2, #0]
     50e:	e006      	b.n	51e <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
     510:	428b      	cmp	r3, r1
     512:	dd02      	ble.n	51a <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
     514:	4b09      	ldr	r3, [pc, #36]	; (53c <vAPI_CalcTempture+0xdc>)
     516:	8019      	strh	r1, [r3, #0]
     518:	e001      	b.n	51e <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     51a:	4a08      	ldr	r2, [pc, #32]	; (53c <vAPI_CalcTempture+0xdc>)
     51c:	8013      	strh	r3, [r2, #0]
        }
    }
}
     51e:	4770      	bx	lr
     520:	20000130 	.word	0x20000130
     524:	20000133 	.word	0x20000133
     528:	200003d0 	.word	0x200003d0
     52c:	20000134 	.word	0x20000134
     530:	20000132 	.word	0x20000132
     534:	20000131 	.word	0x20000131
     538:	200003c4 	.word	0x200003c4
     53c:	20000268 	.word	0x20000268

00000540 <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
     540:	b510      	push	{r4, lr}
     542:	4a0a      	ldr	r2, [pc, #40]	; (56c <vAPI_ADC_Read_Data_bal_2+0x2c>)
     544:	490a      	ldr	r1, [pc, #40]	; (570 <vAPI_ADC_Read_Data_bal_2+0x30>)
     546:	0014      	movs	r4, r2
     548:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     54a:	7813      	ldrb	r3, [r2, #0]
     54c:	021b      	lsls	r3, r3, #8
     54e:	7850      	ldrb	r0, [r2, #1]
     550:	18c3      	adds	r3, r0, r3
     552:	800b      	strh	r3, [r1, #0]
     554:	3202      	adds	r2, #2
     556:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
     558:	42a2      	cmp	r2, r4
     55a:	d1f6      	bne.n	54a <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
     55c:	4b05      	ldr	r3, [pc, #20]	; (574 <vAPI_ADC_Read_Data_bal_2+0x34>)
     55e:	4798      	blx	r3
    vAPI_CalcTempture();
     560:	4b05      	ldr	r3, [pc, #20]	; (578 <vAPI_ADC_Read_Data_bal_2+0x38>)
     562:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     564:	4b05      	ldr	r3, [pc, #20]	; (57c <vAPI_ADC_Read_Data_bal_2+0x3c>)
     566:	4798      	blx	r3
}
     568:	bd10      	pop	{r4, pc}
     56a:	46c0      	nop			; (mov r8, r8)
     56c:	200002d2 	.word	0x200002d2
     570:	200003f4 	.word	0x200003f4
     574:	000002f9 	.word	0x000002f9
     578:	00000461 	.word	0x00000461
     57c:	00001211 	.word	0x00001211

00000580 <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
     580:	b570      	push	{r4, r5, r6, lr}
     582:	4a2e      	ldr	r2, [pc, #184]	; (63c <vAPI_ADC_Read_Data+0xbc>)
     584:	492e      	ldr	r1, [pc, #184]	; (640 <vAPI_ADC_Read_Data+0xc0>)
     586:	0014      	movs	r4, r2
     588:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     58a:	7813      	ldrb	r3, [r2, #0]
     58c:	021b      	lsls	r3, r3, #8
     58e:	7850      	ldrb	r0, [r2, #1]
     590:	18c3      	adds	r3, r0, r3
     592:	800b      	strh	r3, [r1, #0]
     594:	3202      	adds	r2, #2
     596:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
     598:	42a2      	cmp	r2, r4
     59a:	d1f6      	bne.n	58a <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     59c:	4c29      	ldr	r4, [pc, #164]	; (644 <vAPI_ADC_Read_Data+0xc4>)
     59e:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     5a0:	5ce0      	ldrb	r0, [r4, r3]
     5a2:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     5a4:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     5a6:	5ce3      	ldrb	r3, [r4, r3]
     5a8:	1818      	adds	r0, r3, r0
     5aa:	b280      	uxth	r0, r0
     5ac:	4d26      	ldr	r5, [pc, #152]	; (648 <vAPI_ADC_Read_Data+0xc8>)
     5ae:	47a8      	blx	r5
     5b0:	4b26      	ldr	r3, [pc, #152]	; (64c <vAPI_ADC_Read_Data+0xcc>)
     5b2:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     5b4:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     5b6:	5ce0      	ldrb	r0, [r4, r3]
     5b8:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     5ba:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     5bc:	5ce3      	ldrb	r3, [r4, r3]
     5be:	1818      	adds	r0, r3, r0
     5c0:	b280      	uxth	r0, r0
     5c2:	47a8      	blx	r5
     5c4:	4b22      	ldr	r3, [pc, #136]	; (650 <vAPI_ADC_Read_Data+0xd0>)
     5c6:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     5c8:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     5ca:	5ce0      	ldrb	r0, [r4, r3]
     5cc:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     5ce:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     5d0:	5ce3      	ldrb	r3, [r4, r3]
     5d2:	1818      	adds	r0, r3, r0
     5d4:	b280      	uxth	r0, r0
     5d6:	47a8      	blx	r5
     5d8:	4b1e      	ldr	r3, [pc, #120]	; (654 <vAPI_ADC_Read_Data+0xd4>)
     5da:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     5dc:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     5de:	5ce0      	ldrb	r0, [r4, r3]
     5e0:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     5e2:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     5e4:	5ce3      	ldrb	r3, [r4, r3]
     5e6:	1818      	adds	r0, r3, r0
     5e8:	b280      	uxth	r0, r0
     5ea:	47a8      	blx	r5
     5ec:	4b1a      	ldr	r3, [pc, #104]	; (658 <vAPI_ADC_Read_Data+0xd8>)
     5ee:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     5f0:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     5f2:	5ce0      	ldrb	r0, [r4, r3]
     5f4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     5f6:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     5f8:	5ce3      	ldrb	r3, [r4, r3]
     5fa:	1818      	adds	r0, r3, r0
     5fc:	b280      	uxth	r0, r0
     5fe:	47a8      	blx	r5
     600:	4b16      	ldr	r3, [pc, #88]	; (65c <vAPI_ADC_Read_Data+0xdc>)
     602:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     604:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     606:	5ce3      	ldrb	r3, [r4, r3]
     608:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     60a:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     60c:	5ca2      	ldrb	r2, [r4, r2]
     60e:	18d3      	adds	r3, r2, r3
     610:	4a13      	ldr	r2, [pc, #76]	; (660 <vAPI_ADC_Read_Data+0xe0>)
     612:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     614:	2386      	movs	r3, #134	; 0x86
     616:	5ce3      	ldrb	r3, [r4, r3]
     618:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     61a:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     61c:	5ca2      	ldrb	r2, [r4, r2]
     61e:	18d3      	adds	r3, r2, r3
     620:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     622:	4a10      	ldr	r2, [pc, #64]	; (664 <vAPI_ADC_Read_Data+0xe4>)
     624:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     626:	4a10      	ldr	r2, [pc, #64]	; (668 <vAPI_ADC_Read_Data+0xe8>)
     628:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     62a:	4a10      	ldr	r2, [pc, #64]	; (66c <vAPI_ADC_Read_Data+0xec>)
     62c:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
     62e:	4b10      	ldr	r3, [pc, #64]	; (670 <vAPI_ADC_Read_Data+0xf0>)
     630:	4798      	blx	r3
    vAPI_CalcTempture();
     632:	4b10      	ldr	r3, [pc, #64]	; (674 <vAPI_ADC_Read_Data+0xf4>)
     634:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     636:	4b10      	ldr	r3, [pc, #64]	; (678 <vAPI_ADC_Read_Data+0xf8>)
     638:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
     63a:	bd70      	pop	{r4, r5, r6, pc}
     63c:	200002d2 	.word	0x200002d2
     640:	200003f4 	.word	0x200003f4
     644:	2000026c 	.word	0x2000026c
     648:	00000201 	.word	0x00000201
     64c:	20000130 	.word	0x20000130
     650:	20000133 	.word	0x20000133
     654:	20000134 	.word	0x20000134
     658:	20000132 	.word	0x20000132
     65c:	20000131 	.word	0x20000131
     660:	2000035e 	.word	0x2000035e
     664:	20000094 	.word	0x20000094
     668:	20000092 	.word	0x20000092
     66c:	2000008c 	.word	0x2000008c
     670:	000002f9 	.word	0x000002f9
     674:	00000461 	.word	0x00000461
     678:	00001211 	.word	0x00001211

0000067c <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
     67c:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     67e:	4a42      	ldr	r2, [pc, #264]	; (788 <AFE_HardwareProtection_Write+0x10c>)
     680:	210b      	movs	r1, #11
     682:	20e0      	movs	r0, #224	; 0xe0
     684:	4c41      	ldr	r4, [pc, #260]	; (78c <AFE_HardwareProtection_Write+0x110>)
     686:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
     688:	220f      	movs	r2, #15
     68a:	2111      	movs	r1, #17
     68c:	20e0      	movs	r0, #224	; 0xe0
     68e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
     690:	4a3f      	ldr	r2, [pc, #252]	; (790 <AFE_HardwareProtection_Write+0x114>)
     692:	2117      	movs	r1, #23
     694:	20e0      	movs	r0, #224	; 0xe0
     696:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
     698:	4a3e      	ldr	r2, [pc, #248]	; (794 <AFE_HardwareProtection_Write+0x118>)
     69a:	2112      	movs	r1, #18
     69c:	20e0      	movs	r0, #224	; 0xe0
     69e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
     6a0:	22f0      	movs	r2, #240	; 0xf0
     6a2:	32ff      	adds	r2, #255	; 0xff
     6a4:	2113      	movs	r1, #19
     6a6:	20e0      	movs	r0, #224	; 0xe0
     6a8:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
     6aa:	4a3b      	ldr	r2, [pc, #236]	; (798 <AFE_HardwareProtection_Write+0x11c>)
     6ac:	2106      	movs	r1, #6
     6ae:	20e0      	movs	r0, #224	; 0xe0
     6b0:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
     6b2:	22c0      	movs	r2, #192	; 0xc0
     6b4:	0092      	lsls	r2, r2, #2
     6b6:	2107      	movs	r1, #7
     6b8:	20e0      	movs	r0, #224	; 0xe0
     6ba:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
     6bc:	4a37      	ldr	r2, [pc, #220]	; (79c <AFE_HardwareProtection_Write+0x120>)
     6be:	2104      	movs	r1, #4
     6c0:	20e0      	movs	r0, #224	; 0xe0
     6c2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     6c4:	25e0      	movs	r5, #224	; 0xe0
     6c6:	006d      	lsls	r5, r5, #1
     6c8:	002a      	movs	r2, r5
     6ca:	2108      	movs	r1, #8
     6cc:	20e0      	movs	r0, #224	; 0xe0
     6ce:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     6d0:	002a      	movs	r2, r5
     6d2:	2109      	movs	r1, #9
     6d4:	20e0      	movs	r0, #224	; 0xe0
     6d6:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
     6d8:	2280      	movs	r2, #128	; 0x80
     6da:	0212      	lsls	r2, r2, #8
     6dc:	2103      	movs	r1, #3
     6de:	20e0      	movs	r0, #224	; 0xe0
     6e0:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
     6e2:	4d2f      	ldr	r5, [pc, #188]	; (7a0 <AFE_HardwareProtection_Write+0x124>)
     6e4:	002a      	movs	r2, r5
     6e6:	2101      	movs	r1, #1
     6e8:	20e0      	movs	r0, #224	; 0xe0
     6ea:	4e2e      	ldr	r6, [pc, #184]	; (7a4 <AFE_HardwareProtection_Write+0x128>)
     6ec:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
     6ee:	882b      	ldrh	r3, [r5, #0]
     6f0:	22d2      	movs	r2, #210	; 0xd2
     6f2:	0092      	lsls	r2, r2, #2
     6f4:	431a      	orrs	r2, r3
     6f6:	4b2c      	ldr	r3, [pc, #176]	; (7a8 <AFE_HardwareProtection_Write+0x12c>)
     6f8:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
     6fa:	2101      	movs	r1, #1
     6fc:	20e0      	movs	r0, #224	; 0xe0
     6fe:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     700:	2200      	movs	r2, #0
     702:	210b      	movs	r1, #11
     704:	20e0      	movs	r0, #224	; 0xe0
     706:	47a0      	blx	r4
	
	delay_us(100);
     708:	2064      	movs	r0, #100	; 0x64
     70a:	4b28      	ldr	r3, [pc, #160]	; (7ac <AFE_HardwareProtection_Write+0x130>)
     70c:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     70e:	002a      	movs	r2, r5
     710:	2103      	movs	r1, #3
     712:	20e0      	movs	r0, #224	; 0xe0
     714:	47b0      	blx	r6
     716:	2800      	cmp	r0, #0
     718:	d105      	bne.n	726 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     71a:	4b21      	ldr	r3, [pc, #132]	; (7a0 <AFE_HardwareProtection_Write+0x124>)
     71c:	2200      	movs	r2, #0
     71e:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
     720:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     722:	2b00      	cmp	r3, #0
     724:	da2e      	bge.n	784 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
     726:	4a1e      	ldr	r2, [pc, #120]	; (7a0 <AFE_HardwareProtection_Write+0x124>)
     728:	2111      	movs	r1, #17
     72a:	20e0      	movs	r0, #224	; 0xe0
     72c:	4b1d      	ldr	r3, [pc, #116]	; (7a4 <AFE_HardwareProtection_Write+0x128>)
     72e:	4798      	blx	r3
     730:	2800      	cmp	r0, #0
     732:	d104      	bne.n	73e <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     734:	4b1a      	ldr	r3, [pc, #104]	; (7a0 <AFE_HardwareProtection_Write+0x124>)
     736:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
     738:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     73a:	071b      	lsls	r3, r3, #28
     73c:	d022      	beq.n	784 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
     73e:	4a18      	ldr	r2, [pc, #96]	; (7a0 <AFE_HardwareProtection_Write+0x124>)
     740:	2101      	movs	r1, #1
     742:	20e0      	movs	r0, #224	; 0xe0
     744:	4b17      	ldr	r3, [pc, #92]	; (7a4 <AFE_HardwareProtection_Write+0x128>)
     746:	4798      	blx	r3
     748:	2800      	cmp	r0, #0
     74a:	d106      	bne.n	75a <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     74c:	4b14      	ldr	r3, [pc, #80]	; (7a0 <AFE_HardwareProtection_Write+0x124>)
     74e:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
     750:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     752:	23d2      	movs	r3, #210	; 0xd2
     754:	009b      	lsls	r3, r3, #2
     756:	421a      	tst	r2, r3
     758:	d014      	beq.n	784 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
     75a:	22d2      	movs	r2, #210	; 0xd2
     75c:	0092      	lsls	r2, r2, #2
     75e:	4b12      	ldr	r3, [pc, #72]	; (7a8 <AFE_HardwareProtection_Write+0x12c>)
     760:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     762:	4a0f      	ldr	r2, [pc, #60]	; (7a0 <AFE_HardwareProtection_Write+0x124>)
     764:	2106      	movs	r1, #6
     766:	20e0      	movs	r0, #224	; 0xe0
     768:	4b0e      	ldr	r3, [pc, #56]	; (7a4 <AFE_HardwareProtection_Write+0x128>)
     76a:	4798      	blx	r3
     76c:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
     76e:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     770:	2b00      	cmp	r3, #0
     772:	d107      	bne.n	784 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
     774:	4b0a      	ldr	r3, [pc, #40]	; (7a0 <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
     776:	8818      	ldrh	r0, [r3, #0]
     778:	4b0d      	ldr	r3, [pc, #52]	; (7b0 <AFE_HardwareProtection_Write+0x134>)
     77a:	469c      	mov	ip, r3
     77c:	4460      	add	r0, ip
     77e:	1e43      	subs	r3, r0, #1
     780:	4198      	sbcs	r0, r3
     782:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
     784:	bd70      	pop	{r4, r5, r6, pc}
     786:	46c0      	nop			; (mov r8, r8)
     788:	0000e3b5 	.word	0x0000e3b5
     78c:	0000278d 	.word	0x0000278d
     790:	00002442 	.word	0x00002442
     794:	00000c43 	.word	0x00000c43
     798:	00002e2d 	.word	0x00002e2d
     79c:	0000fe3f 	.word	0x0000fe3f
     7a0:	20000358 	.word	0x20000358
     7a4:	00002869 	.word	0x00002869
     7a8:	200003ce 	.word	0x200003ce
     7ac:	00002ad5 	.word	0x00002ad5
     7b0:	ffffd1d3 	.word	0xffffd1d3

000007b4 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
     7b4:	b510      	push	{r4, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     7b6:	4a0d      	ldr	r2, [pc, #52]	; (7ec <AFE_Init+0x38>)
     7b8:	210b      	movs	r1, #11
     7ba:	20e0      	movs	r0, #224	; 0xe0
     7bc:	4c0c      	ldr	r4, [pc, #48]	; (7f0 <AFE_Init+0x3c>)
     7be:	47a0      	blx	r4
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
     7c0:	22f8      	movs	r2, #248	; 0xf8
     7c2:	0152      	lsls	r2, r2, #5
     7c4:	210f      	movs	r1, #15
     7c6:	20e0      	movs	r0, #224	; 0xe0
     7c8:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
     7ca:	4a0a      	ldr	r2, [pc, #40]	; (7f4 <AFE_Init+0x40>)
     7cc:	2105      	movs	r1, #5
     7ce:	20e0      	movs	r0, #224	; 0xe0
     7d0:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
     7d2:	4a09      	ldr	r2, [pc, #36]	; (7f8 <AFE_Init+0x44>)
     7d4:	210c      	movs	r1, #12
     7d6:	20e0      	movs	r0, #224	; 0xe0
     7d8:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
     7da:	4a08      	ldr	r2, [pc, #32]	; (7fc <AFE_Init+0x48>)
     7dc:	211a      	movs	r1, #26
     7de:	20e0      	movs	r0, #224	; 0xe0
     7e0:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     7e2:	2200      	movs	r2, #0
     7e4:	210b      	movs	r1, #11
     7e6:	20e0      	movs	r0, #224	; 0xe0
     7e8:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
     7ea:	bd10      	pop	{r4, pc}
     7ec:	0000e3b5 	.word	0x0000e3b5
     7f0:	0000278d 	.word	0x0000278d
     7f4:	00000fff 	.word	0x00000fff
     7f8:	00000703 	.word	0x00000703
     7fc:	00001032 	.word	0x00001032

00000800 <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
     800:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     802:	4a12      	ldr	r2, [pc, #72]	; (84c <Cells_Bal_Close+0x4c>)
     804:	210b      	movs	r1, #11
     806:	20e0      	movs	r0, #224	; 0xe0
     808:	4c11      	ldr	r4, [pc, #68]	; (850 <Cells_Bal_Close+0x50>)
     80a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
     80c:	4a11      	ldr	r2, [pc, #68]	; (854 <Cells_Bal_Close+0x54>)
     80e:	210a      	movs	r1, #10
     810:	20e0      	movs	r0, #224	; 0xe0
     812:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
     814:	2200      	movs	r2, #0
     816:	2115      	movs	r1, #21
     818:	20e0      	movs	r0, #224	; 0xe0
     81a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
     81c:	2201      	movs	r2, #1
     81e:	2114      	movs	r1, #20
     820:	20e0      	movs	r0, #224	; 0xe0
     822:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
     824:	25e0      	movs	r5, #224	; 0xe0
     826:	006d      	lsls	r5, r5, #1
     828:	002a      	movs	r2, r5
     82a:	2108      	movs	r1, #8
     82c:	20e0      	movs	r0, #224	; 0xe0
     82e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
     830:	002a      	movs	r2, r5
     832:	2109      	movs	r1, #9
     834:	20e0      	movs	r0, #224	; 0xe0
     836:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
     838:	4a07      	ldr	r2, [pc, #28]	; (858 <Cells_Bal_Close+0x58>)
     83a:	2118      	movs	r1, #24
     83c:	20e0      	movs	r0, #224	; 0xe0
     83e:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     840:	2200      	movs	r2, #0
     842:	210b      	movs	r1, #11
     844:	20e0      	movs	r0, #224	; 0xe0
     846:	47a0      	blx	r4
}
     848:	bd70      	pop	{r4, r5, r6, pc}
     84a:	46c0      	nop			; (mov r8, r8)
     84c:	0000e3b5 	.word	0x0000e3b5
     850:	0000278d 	.word	0x0000278d
     854:	00004007 	.word	0x00004007
     858:	00000711 	.word	0x00000711

0000085c <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
     85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     85e:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     860:	4d12      	ldr	r5, [pc, #72]	; (8ac <AFE_ONE_VPC_ADC+0x50>)
     862:	4e13      	ldr	r6, [pc, #76]	; (8b0 <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
     864:	4f13      	ldr	r7, [pc, #76]	; (8b4 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     866:	002a      	movs	r2, r5
     868:	2130      	movs	r1, #48	; 0x30
     86a:	20e0      	movs	r0, #224	; 0xe0
     86c:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
     86e:	882b      	ldrh	r3, [r5, #0]
     870:	07db      	lsls	r3, r3, #31
     872:	d513      	bpl.n	89c <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
     874:	2201      	movs	r2, #1
     876:	2130      	movs	r1, #48	; 0x30
     878:	20e0      	movs	r0, #224	; 0xe0
     87a:	4c0f      	ldr	r4, [pc, #60]	; (8b8 <AFE_ONE_VPC_ADC+0x5c>)
     87c:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
     87e:	4a0f      	ldr	r2, [pc, #60]	; (8bc <AFE_ONE_VPC_ADC+0x60>)
     880:	210a      	movs	r1, #10
     882:	20e0      	movs	r0, #224	; 0xe0
     884:	47a0      	blx	r4
			delay_ms(10);
     886:	200a      	movs	r0, #10
     888:	4b0a      	ldr	r3, [pc, #40]	; (8b4 <AFE_ONE_VPC_ADC+0x58>)
     88a:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
     88c:	4c07      	ldr	r4, [pc, #28]	; (8ac <AFE_ONE_VPC_ADC+0x50>)
     88e:	0022      	movs	r2, r4
     890:	214a      	movs	r1, #74	; 0x4a
     892:	20e0      	movs	r0, #224	; 0xe0
     894:	4b06      	ldr	r3, [pc, #24]	; (8b0 <AFE_ONE_VPC_ADC+0x54>)
     896:	4798      	blx	r3
			vpc = spi_read_value[0];
     898:	8820      	ldrh	r0, [r4, #0]
			break;
     89a:	e006      	b.n	8aa <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
     89c:	2001      	movs	r0, #1
     89e:	47b8      	blx	r7
     8a0:	3c01      	subs	r4, #1
     8a2:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
     8a4:	2c00      	cmp	r4, #0
     8a6:	d1de      	bne.n	866 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
     8a8:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
     8aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     8ac:	20000358 	.word	0x20000358
     8b0:	00002869 	.word	0x00002869
     8b4:	00002b01 	.word	0x00002b01
     8b8:	0000278d 	.word	0x0000278d
     8bc:	00004001 	.word	0x00004001

000008c0 <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
     8c0:	b530      	push	{r4, r5, lr}
     8c2:	b083      	sub	sp, #12
    if(sys_flags.val.afe_adirq2_flag == 1)
     8c4:	4b64      	ldr	r3, [pc, #400]	; (a58 <SPI_AllReg_WR+0x198>)
     8c6:	785b      	ldrb	r3, [r3, #1]
     8c8:	07db      	lsls	r3, r3, #31
     8ca:	d400      	bmi.n	8ce <SPI_AllReg_WR+0xe>
     8cc:	e0c2      	b.n	a54 <SPI_AllReg_WR+0x194>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     8ce:	2382      	movs	r3, #130	; 0x82
     8d0:	05db      	lsls	r3, r3, #23
     8d2:	001a      	movs	r2, r3
     8d4:	3280      	adds	r2, #128	; 0x80
     8d6:	2180      	movs	r1, #128	; 0x80
     8d8:	0089      	lsls	r1, r1, #2
     8da:	61d1      	str	r1, [r2, #28]
     8dc:	2220      	movs	r2, #32
     8de:	61da      	str	r2, [r3, #28]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     8e0:	2280      	movs	r2, #128	; 0x80
     8e2:	0112      	lsls	r2, r2, #4
     8e4:	615a      	str	r2, [r3, #20]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     8e6:	6a1b      	ldr	r3, [r3, #32]
		#ifdef OS_DEBUG
		//Usart_process();
		MCU_STOP_Toggle();
		ID_OUT_Toggle();
		COM_RES_Low();
		if(ID_IN_Read()) printf("ID_IN 高. \r\n");
     8e8:	06db      	lsls	r3, r3, #27
     8ea:	d503      	bpl.n	8f4 <SPI_AllReg_WR+0x34>
     8ec:	485b      	ldr	r0, [pc, #364]	; (a5c <SPI_AllReg_WR+0x19c>)
     8ee:	4b5c      	ldr	r3, [pc, #368]	; (a60 <SPI_AllReg_WR+0x1a0>)
     8f0:	4798      	blx	r3
     8f2:	e002      	b.n	8fa <SPI_AllReg_WR+0x3a>
		else printf("ID_IN 低. \r\n");
     8f4:	485b      	ldr	r0, [pc, #364]	; (a64 <SPI_AllReg_WR+0x1a4>)
     8f6:	4b5a      	ldr	r3, [pc, #360]	; (a60 <SPI_AllReg_WR+0x1a0>)
     8f8:	4798      	blx	r3
     8fa:	2382      	movs	r3, #130	; 0x82
     8fc:	05db      	lsls	r3, r3, #23
     8fe:	6a1b      	ldr	r3, [r3, #32]
		if(ID_END_Read()) printf("ID_END 高. \r\n");
     900:	065b      	lsls	r3, r3, #25
     902:	d503      	bpl.n	90c <SPI_AllReg_WR+0x4c>
     904:	4858      	ldr	r0, [pc, #352]	; (a68 <SPI_AllReg_WR+0x1a8>)
     906:	4b56      	ldr	r3, [pc, #344]	; (a60 <SPI_AllReg_WR+0x1a0>)
     908:	4798      	blx	r3
     90a:	e002      	b.n	912 <SPI_AllReg_WR+0x52>
		else printf("ID_END 低. \r\n");
     90c:	4857      	ldr	r0, [pc, #348]	; (a6c <SPI_AllReg_WR+0x1ac>)
     90e:	4b54      	ldr	r3, [pc, #336]	; (a60 <SPI_AllReg_WR+0x1a0>)
     910:	4798      	blx	r3
     912:	4b57      	ldr	r3, [pc, #348]	; (a70 <SPI_AllReg_WR+0x1b0>)
     914:	6a1b      	ldr	r3, [r3, #32]
		if(SOV_Read()) printf("SOV 高. \r\n");
     916:	06db      	lsls	r3, r3, #27
     918:	d503      	bpl.n	922 <SPI_AllReg_WR+0x62>
     91a:	4856      	ldr	r0, [pc, #344]	; (a74 <SPI_AllReg_WR+0x1b4>)
     91c:	4b50      	ldr	r3, [pc, #320]	; (a60 <SPI_AllReg_WR+0x1a0>)
     91e:	4798      	blx	r3
     920:	e002      	b.n	928 <SPI_AllReg_WR+0x68>
		else printf("SOV 低. \r\n");
     922:	4855      	ldr	r0, [pc, #340]	; (a78 <SPI_AllReg_WR+0x1b8>)
     924:	4b4e      	ldr	r3, [pc, #312]	; (a60 <SPI_AllReg_WR+0x1a0>)
     926:	4798      	blx	r3
		uint16_t adc_value = 0;
     928:	466b      	mov	r3, sp
     92a:	1d9c      	adds	r4, r3, #6
     92c:	2300      	movs	r3, #0
     92e:	8023      	strh	r3, [r4, #0]
		Adc_Read_AdcValue(&adc_value);
     930:	0020      	movs	r0, r4
     932:	4b52      	ldr	r3, [pc, #328]	; (a7c <SPI_AllReg_WR+0x1bc>)
     934:	4798      	blx	r3
		printf("ADC = %d. \r\n",adc_value);
     936:	8821      	ldrh	r1, [r4, #0]
     938:	4851      	ldr	r0, [pc, #324]	; (a80 <SPI_AllReg_WR+0x1c0>)
     93a:	4b52      	ldr	r3, [pc, #328]	; (a84 <SPI_AllReg_WR+0x1c4>)
     93c:	4798      	blx	r3
		#endif
	    sys_flags.val.afe_adirq2_flag =0;
     93e:	4b46      	ldr	r3, [pc, #280]	; (a58 <SPI_AllReg_WR+0x198>)
     940:	785a      	ldrb	r2, [r3, #1]
     942:	2101      	movs	r1, #1
     944:	438a      	bics	r2, r1
     946:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
     948:	781a      	ldrb	r2, [r3, #0]
     94a:	438a      	bics	r2, r1
     94c:	701a      	strb	r2, [r3, #0]
	    Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
     94e:	4b4e      	ldr	r3, [pc, #312]	; (a88 <SPI_AllReg_WR+0x1c8>)
     950:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     952:	2280      	movs	r2, #128	; 0x80
     954:	00d2      	lsls	r2, r2, #3
     956:	2382      	movs	r3, #130	; 0x82
     958:	05db      	lsls	r3, r3, #23
     95a:	615a      	str	r2, [r3, #20]
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
     95c:	4b4b      	ldr	r3, [pc, #300]	; (a8c <SPI_AllReg_WR+0x1cc>)
     95e:	4798      	blx	r3
	    delay_ms(3);
     960:	2003      	movs	r0, #3
     962:	4b4b      	ldr	r3, [pc, #300]	; (a90 <SPI_AllReg_WR+0x1d0>)
     964:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
     966:	4a4b      	ldr	r2, [pc, #300]	; (a94 <SPI_AllReg_WR+0x1d4>)
     968:	7813      	ldrb	r3, [r2, #0]
     96a:	3301      	adds	r3, #1
     96c:	b2db      	uxtb	r3, r3
     96e:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
     970:	4b49      	ldr	r3, [pc, #292]	; (a98 <SPI_AllReg_WR+0x1d8>)
     972:	785b      	ldrb	r3, [r3, #1]
     974:	065b      	lsls	r3, r3, #25
     976:	d533      	bpl.n	9e0 <SPI_AllReg_WR+0x120>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
     978:	4a48      	ldr	r2, [pc, #288]	; (a9c <SPI_AllReg_WR+0x1dc>)
     97a:	210a      	movs	r1, #10
     97c:	20e0      	movs	r0, #224	; 0xe0
     97e:	4d48      	ldr	r5, [pc, #288]	; (aa0 <SPI_AllReg_WR+0x1e0>)
     980:	47a8      	blx	r5
		    Cells_Bal_Close();
     982:	4b48      	ldr	r3, [pc, #288]	; (aa4 <SPI_AllReg_WR+0x1e4>)
     984:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     986:	4c48      	ldr	r4, [pc, #288]	; (aa8 <SPI_AllReg_WR+0x1e8>)
     988:	0022      	movs	r2, r4
     98a:	2130      	movs	r1, #48	; 0x30
     98c:	20e0      	movs	r0, #224	; 0xe0
     98e:	4b47      	ldr	r3, [pc, #284]	; (aac <SPI_AllReg_WR+0x1ec>)
     990:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     992:	2207      	movs	r2, #7
     994:	2130      	movs	r1, #48	; 0x30
     996:	20e0      	movs	r0, #224	; 0xe0
     998:	47a8      	blx	r5
		    delay_us(100);
     99a:	2064      	movs	r0, #100	; 0x64
     99c:	4b44      	ldr	r3, [pc, #272]	; (ab0 <SPI_AllReg_WR+0x1f0>)
     99e:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
     9a0:	8823      	ldrh	r3, [r4, #0]
     9a2:	2205      	movs	r2, #5
     9a4:	4013      	ands	r3, r2
     9a6:	2b05      	cmp	r3, #5
     9a8:	d106      	bne.n	9b8 <SPI_AllReg_WR+0xf8>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     9aa:	3251      	adds	r2, #81	; 0x51
     9ac:	2101      	movs	r1, #1
     9ae:	20e0      	movs	r0, #224	; 0xe0
     9b0:	4b40      	ldr	r3, [pc, #256]	; (ab4 <SPI_AllReg_WR+0x1f4>)
     9b2:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
     9b4:	4b40      	ldr	r3, [pc, #256]	; (ab8 <SPI_AllReg_WR+0x1f8>)
     9b6:	4798      	blx	r3
		    }
		    delay_us(200);
     9b8:	20c8      	movs	r0, #200	; 0xc8
     9ba:	4b3d      	ldr	r3, [pc, #244]	; (ab0 <SPI_AllReg_WR+0x1f0>)
     9bc:	4798      	blx	r3
		    delay_ms(1);
     9be:	2001      	movs	r0, #1
     9c0:	4b33      	ldr	r3, [pc, #204]	; (a90 <SPI_AllReg_WR+0x1d0>)
     9c2:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
     9c4:	4b3d      	ldr	r3, [pc, #244]	; (abc <SPI_AllReg_WR+0x1fc>)
     9c6:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
     9c8:	4b37      	ldr	r3, [pc, #220]	; (aa8 <SPI_AllReg_WR+0x1e8>)
     9ca:	881b      	ldrh	r3, [r3, #0]
     9cc:	07db      	lsls	r3, r3, #31
     9ce:	d525      	bpl.n	a1c <SPI_AllReg_WR+0x15c>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     9d0:	2256      	movs	r2, #86	; 0x56
     9d2:	2101      	movs	r1, #1
     9d4:	20e0      	movs	r0, #224	; 0xe0
     9d6:	4b37      	ldr	r3, [pc, #220]	; (ab4 <SPI_AllReg_WR+0x1f4>)
     9d8:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
     9da:	4b39      	ldr	r3, [pc, #228]	; (ac0 <SPI_AllReg_WR+0x200>)
     9dc:	4798      	blx	r3
     9de:	e01d      	b.n	a1c <SPI_AllReg_WR+0x15c>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
     9e0:	4a38      	ldr	r2, [pc, #224]	; (ac4 <SPI_AllReg_WR+0x204>)
     9e2:	210a      	movs	r1, #10
     9e4:	20e0      	movs	r0, #224	; 0xe0
     9e6:	4d2e      	ldr	r5, [pc, #184]	; (aa0 <SPI_AllReg_WR+0x1e0>)
     9e8:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     9ea:	4c2f      	ldr	r4, [pc, #188]	; (aa8 <SPI_AllReg_WR+0x1e8>)
     9ec:	0022      	movs	r2, r4
     9ee:	2130      	movs	r1, #48	; 0x30
     9f0:	20e0      	movs	r0, #224	; 0xe0
     9f2:	4b2e      	ldr	r3, [pc, #184]	; (aac <SPI_AllReg_WR+0x1ec>)
     9f4:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     9f6:	2207      	movs	r2, #7
     9f8:	2130      	movs	r1, #48	; 0x30
     9fa:	20e0      	movs	r0, #224	; 0xe0
     9fc:	47a8      	blx	r5
		    delay_us(100);
     9fe:	2064      	movs	r0, #100	; 0x64
     a00:	4b2b      	ldr	r3, [pc, #172]	; (ab0 <SPI_AllReg_WR+0x1f0>)
     a02:	4798      	blx	r3
		    //确实是AD完成,读取数据

		    if((spi_read_value[0]&0x0005) == 0x0005)
     a04:	8823      	ldrh	r3, [r4, #0]
     a06:	2205      	movs	r2, #5
     a08:	4013      	ands	r3, r2
     a0a:	2b05      	cmp	r3, #5
     a0c:	d106      	bne.n	a1c <SPI_AllReg_WR+0x15c>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     a0e:	3251      	adds	r2, #81	; 0x51
     a10:	2101      	movs	r1, #1
     a12:	20e0      	movs	r0, #224	; 0xe0
     a14:	4b27      	ldr	r3, [pc, #156]	; (ab4 <SPI_AllReg_WR+0x1f4>)
     a16:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
     a18:	4b2b      	ldr	r3, [pc, #172]	; (ac8 <SPI_AllReg_WR+0x208>)
     a1a:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
     a1c:	4b2b      	ldr	r3, [pc, #172]	; (acc <SPI_AllReg_WR+0x20c>)
     a1e:	4798      	blx	r3
	    AFE_Control();
     a20:	4b2b      	ldr	r3, [pc, #172]	; (ad0 <SPI_AllReg_WR+0x210>)
     a22:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
     a24:	4b1c      	ldr	r3, [pc, #112]	; (a98 <SPI_AllReg_WR+0x1d8>)
     a26:	785b      	ldrb	r3, [r3, #1]
     a28:	065b      	lsls	r3, r3, #25
     a2a:	d505      	bpl.n	a38 <SPI_AllReg_WR+0x178>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     a2c:	4a29      	ldr	r2, [pc, #164]	; (ad4 <SPI_AllReg_WR+0x214>)
     a2e:	2118      	movs	r1, #24
     a30:	20e0      	movs	r0, #224	; 0xe0
     a32:	4b1b      	ldr	r3, [pc, #108]	; (aa0 <SPI_AllReg_WR+0x1e0>)
     a34:	4798      	blx	r3
     a36:	e004      	b.n	a42 <SPI_AllReg_WR+0x182>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     a38:	4a27      	ldr	r2, [pc, #156]	; (ad8 <SPI_AllReg_WR+0x218>)
     a3a:	2118      	movs	r1, #24
     a3c:	20e0      	movs	r0, #224	; 0xe0
     a3e:	4b18      	ldr	r3, [pc, #96]	; (aa0 <SPI_AllReg_WR+0x1e0>)
     a40:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
     a42:	4b26      	ldr	r3, [pc, #152]	; (adc <SPI_AllReg_WR+0x21c>)
     a44:	4798      	blx	r3
	    delay_ms(3);
     a46:	2003      	movs	r0, #3
     a48:	4b11      	ldr	r3, [pc, #68]	; (a90 <SPI_AllReg_WR+0x1d0>)
     a4a:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
     a4c:	4b24      	ldr	r3, [pc, #144]	; (ae0 <SPI_AllReg_WR+0x220>)
     a4e:	4798      	blx	r3
	    Sys_250ms_tick();    //系统250ms更新
     a50:	4b24      	ldr	r3, [pc, #144]	; (ae4 <SPI_AllReg_WR+0x224>)
     a52:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
     a54:	b003      	add	sp, #12
     a56:	bd30      	pop	{r4, r5, pc}
     a58:	20000360 	.word	0x20000360
     a5c:	00006738 	.word	0x00006738
     a60:	000055e5 	.word	0x000055e5
     a64:	00006744 	.word	0x00006744
     a68:	00006750 	.word	0x00006750
     a6c:	00006760 	.word	0x00006760
     a70:	41000080 	.word	0x41000080
     a74:	00006770 	.word	0x00006770
     a78:	0000677c 	.word	0x0000677c
     a7c:	00000195 	.word	0x00000195
     a80:	00006788 	.word	0x00006788
     a84:	000054ed 	.word	0x000054ed
     a88:	00002a89 	.word	0x00002a89
     a8c:	00002719 	.word	0x00002719
     a90:	00002b01 	.word	0x00002b01
     a94:	2000035c 	.word	0x2000035c
     a98:	200003cc 	.word	0x200003cc
     a9c:	00004107 	.word	0x00004107
     aa0:	0000278d 	.word	0x0000278d
     aa4:	00000801 	.word	0x00000801
     aa8:	20000358 	.word	0x20000358
     aac:	00002869 	.word	0x00002869
     ab0:	00002ad5 	.word	0x00002ad5
     ab4:	00002961 	.word	0x00002961
     ab8:	00000235 	.word	0x00000235
     abc:	0000085d 	.word	0x0000085d
     ac0:	00000541 	.word	0x00000541
     ac4:	00004007 	.word	0x00004007
     ac8:	00000581 	.word	0x00000581
     acc:	000007b5 	.word	0x000007b5
     ad0:	00001a81 	.word	0x00001a81
     ad4:	00000701 	.word	0x00000701
     ad8:	00000711 	.word	0x00000711
     adc:	0000259d 	.word	0x0000259d
     ae0:	000023fd 	.word	0x000023fd
     ae4:	00001b29 	.word	0x00001b29

00000ae8 <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
     ae8:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
     aea:	4b01      	ldr	r3, [pc, #4]	; (af0 <AFE_Reg_Read+0x8>)
     aec:	4798      	blx	r3
}
     aee:	bd10      	pop	{r4, pc}
     af0:	000008c1 	.word	0x000008c1

00000af4 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
     af4:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
     af6:	4a7c      	ldr	r2, [pc, #496]	; (ce8 <AFE_HardwareProtection_Read+0x1f4>)
     af8:	7853      	ldrb	r3, [r2, #1]
     afa:	2104      	movs	r1, #4
     afc:	438b      	bics	r3, r1
     afe:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
     b00:	4a7a      	ldr	r2, [pc, #488]	; (cec <AFE_HardwareProtection_Read+0x1f8>)
     b02:	312c      	adds	r1, #44	; 0x2c
     b04:	20e0      	movs	r0, #224	; 0xe0
     b06:	4b7a      	ldr	r3, [pc, #488]	; (cf0 <AFE_HardwareProtection_Read+0x1fc>)
     b08:	4798      	blx	r3
     b0a:	2800      	cmp	r0, #0
     b0c:	d123      	bne.n	b56 <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     b0e:	4c76      	ldr	r4, [pc, #472]	; (ce8 <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
     b10:	4b76      	ldr	r3, [pc, #472]	; (cec <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     b12:	8819      	ldrh	r1, [r3, #0]
     b14:	23dc      	movs	r3, #220	; 0xdc
     b16:	009b      	lsls	r3, r3, #2
     b18:	4019      	ands	r1, r3
     b1a:	8823      	ldrh	r3, [r4, #0]
     b1c:	4a75      	ldr	r2, [pc, #468]	; (cf4 <AFE_HardwareProtection_Read+0x200>)
     b1e:	4013      	ands	r3, r2
     b20:	430b      	orrs	r3, r1
     b22:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
     b24:	2200      	movs	r2, #0
     b26:	2152      	movs	r1, #82	; 0x52
     b28:	30e0      	adds	r0, #224	; 0xe0
     b2a:	4d73      	ldr	r5, [pc, #460]	; (cf8 <AFE_HardwareProtection_Read+0x204>)
     b2c:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
     b2e:	2200      	movs	r2, #0
     b30:	2153      	movs	r1, #83	; 0x53
     b32:	20e0      	movs	r0, #224	; 0xe0
     b34:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
     b36:	7863      	ldrb	r3, [r4, #1]
     b38:	079b      	lsls	r3, r3, #30
     b3a:	d100      	bne.n	b3e <AFE_HardwareProtection_Read+0x4a>
     b3c:	e0cc      	b.n	cd8 <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
     b3e:	4a6f      	ldr	r2, [pc, #444]	; (cfc <AFE_HardwareProtection_Read+0x208>)
     b40:	7851      	ldrb	r1, [r2, #1]
     b42:	2308      	movs	r3, #8
     b44:	430b      	orrs	r3, r1
     b46:	7053      	strb	r3, [r2, #1]
     b48:	e00a      	b.n	b60 <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
     b4a:	4a6c      	ldr	r2, [pc, #432]	; (cfc <AFE_HardwareProtection_Read+0x208>)
     b4c:	7853      	ldrb	r3, [r2, #1]
     b4e:	2108      	movs	r1, #8
     b50:	438b      	bics	r3, r1
     b52:	7053      	strb	r3, [r2, #1]
     b54:	e004      	b.n	b60 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     b56:	4a64      	ldr	r2, [pc, #400]	; (ce8 <AFE_HardwareProtection_Read+0x1f4>)
     b58:	7851      	ldrb	r1, [r2, #1]
     b5a:	2304      	movs	r3, #4
     b5c:	430b      	orrs	r3, r1
     b5e:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
     b60:	4b61      	ldr	r3, [pc, #388]	; (ce8 <AFE_HardwareProtection_Read+0x1f4>)
     b62:	881b      	ldrh	r3, [r3, #0]
     b64:	2270      	movs	r2, #112	; 0x70
     b66:	421a      	tst	r2, r3
     b68:	d100      	bne.n	b6c <AFE_HardwareProtection_Read+0x78>
     b6a:	e080      	b.n	c6e <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
     b6c:	4b64      	ldr	r3, [pc, #400]	; (d00 <AFE_HardwareProtection_Read+0x20c>)
     b6e:	781b      	ldrb	r3, [r3, #0]
     b70:	b2db      	uxtb	r3, r3
     b72:	2b28      	cmp	r3, #40	; 0x28
     b74:	d925      	bls.n	bc2 <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
     b76:	4b63      	ldr	r3, [pc, #396]	; (d04 <AFE_HardwareProtection_Read+0x210>)
     b78:	781b      	ldrb	r3, [r3, #0]
     b7a:	b2db      	uxtb	r3, r3
     b7c:	2b05      	cmp	r3, #5
     b7e:	d81d      	bhi.n	bbc <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
     b80:	4a60      	ldr	r2, [pc, #384]	; (d04 <AFE_HardwareProtection_Read+0x210>)
     b82:	7813      	ldrb	r3, [r2, #0]
     b84:	3301      	adds	r3, #1
     b86:	b2db      	uxtb	r3, r3
     b88:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
     b8a:	2200      	movs	r2, #0
     b8c:	4b5c      	ldr	r3, [pc, #368]	; (d00 <AFE_HardwareProtection_Read+0x20c>)
     b8e:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     b90:	22a0      	movs	r2, #160	; 0xa0
     b92:	0212      	lsls	r2, r2, #8
     b94:	2103      	movs	r1, #3
     b96:	20e0      	movs	r0, #224	; 0xe0
     b98:	4c57      	ldr	r4, [pc, #348]	; (cf8 <AFE_HardwareProtection_Read+0x204>)
     b9a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     b9c:	22dc      	movs	r2, #220	; 0xdc
     b9e:	0092      	lsls	r2, r2, #2
     ba0:	2130      	movs	r1, #48	; 0x30
     ba2:	20e0      	movs	r0, #224	; 0xe0
     ba4:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     ba6:	2580      	movs	r5, #128	; 0x80
     ba8:	022d      	lsls	r5, r5, #8
     baa:	002a      	movs	r2, r5
     bac:	2103      	movs	r1, #3
     bae:	20e0      	movs	r0, #224	; 0xe0
     bb0:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     bb2:	002a      	movs	r2, r5
     bb4:	2103      	movs	r1, #3
     bb6:	20e0      	movs	r0, #224	; 0xe0
     bb8:	47a0      	blx	r4
     bba:	e002      	b.n	bc2 <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
     bbc:	2229      	movs	r2, #41	; 0x29
     bbe:	4b50      	ldr	r3, [pc, #320]	; (d00 <AFE_HardwareProtection_Read+0x20c>)
     bc0:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
     bc2:	4b51      	ldr	r3, [pc, #324]	; (d08 <AFE_HardwareProtection_Read+0x214>)
     bc4:	781b      	ldrb	r3, [r3, #0]
     bc6:	b2db      	uxtb	r3, r3
     bc8:	2b50      	cmp	r3, #80	; 0x50
     bca:	d925      	bls.n	c18 <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
     bcc:	4b4f      	ldr	r3, [pc, #316]	; (d0c <AFE_HardwareProtection_Read+0x218>)
     bce:	781b      	ldrb	r3, [r3, #0]
     bd0:	b2db      	uxtb	r3, r3
     bd2:	2b05      	cmp	r3, #5
     bd4:	d81d      	bhi.n	c12 <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
     bd6:	4a4d      	ldr	r2, [pc, #308]	; (d0c <AFE_HardwareProtection_Read+0x218>)
     bd8:	7813      	ldrb	r3, [r2, #0]
     bda:	3301      	adds	r3, #1
     bdc:	b2db      	uxtb	r3, r3
     bde:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
     be0:	2200      	movs	r2, #0
     be2:	4b49      	ldr	r3, [pc, #292]	; (d08 <AFE_HardwareProtection_Read+0x214>)
     be4:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     be6:	22a0      	movs	r2, #160	; 0xa0
     be8:	0212      	lsls	r2, r2, #8
     bea:	2103      	movs	r1, #3
     bec:	20e0      	movs	r0, #224	; 0xe0
     bee:	4c42      	ldr	r4, [pc, #264]	; (cf8 <AFE_HardwareProtection_Read+0x204>)
     bf0:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     bf2:	22dc      	movs	r2, #220	; 0xdc
     bf4:	0092      	lsls	r2, r2, #2
     bf6:	2130      	movs	r1, #48	; 0x30
     bf8:	20e0      	movs	r0, #224	; 0xe0
     bfa:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     bfc:	2580      	movs	r5, #128	; 0x80
     bfe:	022d      	lsls	r5, r5, #8
     c00:	002a      	movs	r2, r5
     c02:	2103      	movs	r1, #3
     c04:	20e0      	movs	r0, #224	; 0xe0
     c06:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     c08:	002a      	movs	r2, r5
     c0a:	2103      	movs	r1, #3
     c0c:	20e0      	movs	r0, #224	; 0xe0
     c0e:	47a0      	blx	r4
     c10:	e002      	b.n	c18 <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
     c12:	2229      	movs	r2, #41	; 0x29
     c14:	4b3c      	ldr	r3, [pc, #240]	; (d08 <AFE_HardwareProtection_Read+0x214>)
     c16:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
     c18:	4b3d      	ldr	r3, [pc, #244]	; (d10 <AFE_HardwareProtection_Read+0x21c>)
     c1a:	781b      	ldrb	r3, [r3, #0]
     c1c:	b2db      	uxtb	r3, r3
     c1e:	2b28      	cmp	r3, #40	; 0x28
     c20:	d925      	bls.n	c6e <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
     c22:	4b3c      	ldr	r3, [pc, #240]	; (d14 <AFE_HardwareProtection_Read+0x220>)
     c24:	781b      	ldrb	r3, [r3, #0]
     c26:	b2db      	uxtb	r3, r3
     c28:	2b05      	cmp	r3, #5
     c2a:	d81d      	bhi.n	c68 <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
     c2c:	4a39      	ldr	r2, [pc, #228]	; (d14 <AFE_HardwareProtection_Read+0x220>)
     c2e:	7813      	ldrb	r3, [r2, #0]
     c30:	3301      	adds	r3, #1
     c32:	b2db      	uxtb	r3, r3
     c34:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
     c36:	2200      	movs	r2, #0
     c38:	4b35      	ldr	r3, [pc, #212]	; (d10 <AFE_HardwareProtection_Read+0x21c>)
     c3a:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     c3c:	22a0      	movs	r2, #160	; 0xa0
     c3e:	0212      	lsls	r2, r2, #8
     c40:	2103      	movs	r1, #3
     c42:	20e0      	movs	r0, #224	; 0xe0
     c44:	4c2c      	ldr	r4, [pc, #176]	; (cf8 <AFE_HardwareProtection_Read+0x204>)
     c46:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     c48:	22dc      	movs	r2, #220	; 0xdc
     c4a:	0092      	lsls	r2, r2, #2
     c4c:	2130      	movs	r1, #48	; 0x30
     c4e:	20e0      	movs	r0, #224	; 0xe0
     c50:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     c52:	2580      	movs	r5, #128	; 0x80
     c54:	022d      	lsls	r5, r5, #8
     c56:	002a      	movs	r2, r5
     c58:	2103      	movs	r1, #3
     c5a:	20e0      	movs	r0, #224	; 0xe0
     c5c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
     c5e:	002a      	movs	r2, r5
     c60:	2103      	movs	r1, #3
     c62:	20e0      	movs	r0, #224	; 0xe0
     c64:	47a0      	blx	r4
     c66:	e002      	b.n	c6e <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
     c68:	2229      	movs	r2, #41	; 0x29
     c6a:	4b29      	ldr	r3, [pc, #164]	; (d10 <AFE_HardwareProtection_Read+0x21c>)
     c6c:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     c6e:	4a1f      	ldr	r2, [pc, #124]	; (cec <AFE_HardwareProtection_Read+0x1f8>)
     c70:	2103      	movs	r1, #3
     c72:	20e0      	movs	r0, #224	; 0xe0
     c74:	4b1e      	ldr	r3, [pc, #120]	; (cf0 <AFE_HardwareProtection_Read+0x1fc>)
     c76:	4798      	blx	r3
     c78:	2800      	cmp	r0, #0
     c7a:	d115      	bne.n	ca8 <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
     c7c:	4b1b      	ldr	r3, [pc, #108]	; (cec <AFE_HardwareProtection_Read+0x1f8>)
     c7e:	881b      	ldrh	r3, [r3, #0]
     c80:	049b      	lsls	r3, r3, #18
     c82:	d405      	bmi.n	c90 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
     c84:	4a18      	ldr	r2, [pc, #96]	; (ce8 <AFE_HardwareProtection_Read+0x1f4>)
     c86:	7853      	ldrb	r3, [r2, #1]
     c88:	217f      	movs	r1, #127	; 0x7f
     c8a:	400b      	ands	r3, r1
     c8c:	7053      	strb	r3, [r2, #1]
     c8e:	e00b      	b.n	ca8 <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
     c90:	4a15      	ldr	r2, [pc, #84]	; (ce8 <AFE_HardwareProtection_Read+0x1f4>)
     c92:	7853      	ldrb	r3, [r2, #1]
     c94:	2180      	movs	r1, #128	; 0x80
     c96:	4249      	negs	r1, r1
     c98:	430b      	orrs	r3, r1
     c9a:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     c9c:	2280      	movs	r2, #128	; 0x80
     c9e:	0212      	lsls	r2, r2, #8
     ca0:	3183      	adds	r1, #131	; 0x83
     ca2:	20e0      	movs	r0, #224	; 0xe0
     ca4:	4b14      	ldr	r3, [pc, #80]	; (cf8 <AFE_HardwareProtection_Read+0x204>)
     ca6:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
     ca8:	4a10      	ldr	r2, [pc, #64]	; (cec <AFE_HardwareProtection_Read+0x1f8>)
     caa:	2155      	movs	r1, #85	; 0x55
     cac:	20e0      	movs	r0, #224	; 0xe0
     cae:	4b10      	ldr	r3, [pc, #64]	; (cf0 <AFE_HardwareProtection_Read+0x1fc>)
     cb0:	4798      	blx	r3
     cb2:	2800      	cmp	r0, #0
     cb4:	d10a      	bne.n	ccc <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     cb6:	490c      	ldr	r1, [pc, #48]	; (ce8 <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
     cb8:	4b0c      	ldr	r3, [pc, #48]	; (cec <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     cba:	881b      	ldrh	r3, [r3, #0]
     cbc:	071b      	lsls	r3, r3, #28
     cbe:	0f9b      	lsrs	r3, r3, #30
     cc0:	880a      	ldrh	r2, [r1, #0]
     cc2:	3003      	adds	r0, #3
     cc4:	4382      	bics	r2, r0
     cc6:	4313      	orrs	r3, r2
     cc8:	800b      	strh	r3, [r1, #0]
     cca:	e00b      	b.n	ce4 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     ccc:	4a06      	ldr	r2, [pc, #24]	; (ce8 <AFE_HardwareProtection_Read+0x1f4>)
     cce:	7851      	ldrb	r1, [r2, #1]
     cd0:	2304      	movs	r3, #4
     cd2:	430b      	orrs	r3, r1
     cd4:	7053      	strb	r3, [r2, #1]
	}
}
     cd6:	e005      	b.n	ce4 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
     cd8:	4b08      	ldr	r3, [pc, #32]	; (cfc <AFE_HardwareProtection_Read+0x208>)
     cda:	785b      	ldrb	r3, [r3, #1]
     cdc:	071b      	lsls	r3, r3, #28
     cde:	d500      	bpl.n	ce2 <AFE_HardwareProtection_Read+0x1ee>
     ce0:	e733      	b.n	b4a <AFE_HardwareProtection_Read+0x56>
     ce2:	e73d      	b.n	b60 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
     ce4:	bd70      	pop	{r4, r5, r6, pc}
     ce6:	46c0      	nop			; (mov r8, r8)
     ce8:	200003cc 	.word	0x200003cc
     cec:	20000358 	.word	0x20000358
     cf0:	00002869 	.word	0x00002869
     cf4:	fffffc8f 	.word	0xfffffc8f
     cf8:	0000278d 	.word	0x0000278d
     cfc:	20000360 	.word	0x20000360
     d00:	200003f3 	.word	0x200003f3
     d04:	20000098 	.word	0x20000098
     d08:	200003f2 	.word	0x200003f2
     d0c:	20000097 	.word	0x20000097
     d10:	200003ca 	.word	0x200003ca
     d14:	20000096 	.word	0x20000096

00000d18 <Cells_Bal_Judge>:
 * @Output     :所有需要均衡，满足均衡条件的电芯都开启，在输出前根据时间切换奇数偶数
 * @Notice     ：
 * @Date       ：2016.12.8 20170123 zzyESben
 *********************************************************/
void Cells_Bal_Judge(void) 
{
     d18:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i = 0;
//    u16 j = 0;
    uint16_t diff_volt = 0;
    
    diff_volt = nADC_CELL_MAX - nADC_CELL_MIN;
     d1a:	4b28      	ldr	r3, [pc, #160]	; (dbc <Cells_Bal_Judge+0xa4>)
     d1c:	8818      	ldrh	r0, [r3, #0]
    
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
     d1e:	4b28      	ldr	r3, [pc, #160]	; (dc0 <Cells_Bal_Judge+0xa8>)
     d20:	781b      	ldrb	r3, [r3, #0]
     d22:	075a      	lsls	r2, r3, #29
     d24:	d521      	bpl.n	d6a <Cells_Bal_Judge+0x52>
     d26:	4b27      	ldr	r3, [pc, #156]	; (dc4 <Cells_Bal_Judge+0xac>)
     d28:	881e      	ldrh	r6, [r3, #0]
     d2a:	4927      	ldr	r1, [pc, #156]	; (dc8 <Cells_Bal_Judge+0xb0>)
     d2c:	2200      	movs	r2, #0
     d2e:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d30:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     d32:	880b      	ldrh	r3, [r1, #0]
     d34:	4298      	cmp	r0, r3
     d36:	d20f      	bcs.n	d58 <Cells_Bal_Judge+0x40>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     d38:	1a1b      	subs	r3, r3, r0
     d3a:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     d3c:	2ba4      	cmp	r3, #164	; 0xa4
     d3e:	d905      	bls.n	d4c <Cells_Bal_Judge+0x34>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     d40:	003b      	movs	r3, r7
     d42:	4093      	lsls	r3, r2
     d44:	431e      	orrs	r6, r3
     d46:	b2b6      	uxth	r6, r6
     d48:	003d      	movs	r5, r7
     d4a:	e005      	b.n	d58 <Cells_Bal_Judge+0x40>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     d4c:	2b51      	cmp	r3, #81	; 0x51
     d4e:	d803      	bhi.n	d58 <Cells_Bal_Judge+0x40>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d50:	003b      	movs	r3, r7
     d52:	4093      	lsls	r3, r2
     d54:	439e      	bics	r6, r3
     d56:	003d      	movs	r5, r7
     d58:	3201      	adds	r2, #1
     d5a:	3102      	adds	r1, #2
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     d5c:	2a10      	cmp	r2, #16
     d5e:	d1e8      	bne.n	d32 <Cells_Bal_Judge+0x1a>
     d60:	2d00      	cmp	r5, #0
     d62:	d029      	beq.n	db8 <Cells_Bal_Judge+0xa0>
     d64:	4b17      	ldr	r3, [pc, #92]	; (dc4 <Cells_Bal_Judge+0xac>)
     d66:	801e      	strh	r6, [r3, #0]
     d68:	e026      	b.n	db8 <Cells_Bal_Judge+0xa0>
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
                    }
                }
            }
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
     d6a:	071b      	lsls	r3, r3, #28
     d6c:	d421      	bmi.n	db2 <Cells_Bal_Judge+0x9a>
     d6e:	4b15      	ldr	r3, [pc, #84]	; (dc4 <Cells_Bal_Judge+0xac>)
     d70:	881e      	ldrh	r6, [r3, #0]
     d72:	4915      	ldr	r1, [pc, #84]	; (dc8 <Cells_Bal_Judge+0xb0>)
     d74:	2200      	movs	r2, #0
     d76:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d78:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     d7a:	880b      	ldrh	r3, [r1, #0]
     d7c:	4298      	cmp	r0, r3
     d7e:	d20f      	bcs.n	da0 <Cells_Bal_Judge+0x88>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     d80:	1a1b      	subs	r3, r3, r0
     d82:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     d84:	2ba4      	cmp	r3, #164	; 0xa4
     d86:	d905      	bls.n	d94 <Cells_Bal_Judge+0x7c>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     d88:	003b      	movs	r3, r7
     d8a:	4093      	lsls	r3, r2
     d8c:	431e      	orrs	r6, r3
     d8e:	b2b6      	uxth	r6, r6
     d90:	003d      	movs	r5, r7
     d92:	e005      	b.n	da0 <Cells_Bal_Judge+0x88>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     d94:	2b51      	cmp	r3, #81	; 0x51
     d96:	d803      	bhi.n	da0 <Cells_Bal_Judge+0x88>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d98:	003b      	movs	r3, r7
     d9a:	4093      	lsls	r3, r2
     d9c:	439e      	bics	r6, r3
     d9e:	003d      	movs	r5, r7
     da0:	3201      	adds	r2, #1
     da2:	3102      	adds	r1, #2
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     da4:	2a10      	cmp	r2, #16
     da6:	d1e8      	bne.n	d7a <Cells_Bal_Judge+0x62>
     da8:	2d00      	cmp	r5, #0
     daa:	d005      	beq.n	db8 <Cells_Bal_Judge+0xa0>
     dac:	4b05      	ldr	r3, [pc, #20]	; (dc4 <Cells_Bal_Judge+0xac>)
     dae:	801e      	strh	r6, [r3, #0]
     db0:	e002      	b.n	db8 <Cells_Bal_Judge+0xa0>
            }
//        }
    } 
    else if (sys_states.val.sys_dch_state == 1) //if the battery is in discharge mode ,disable all cell balance flag
    {
        g_bal_need.VAL = 0;
     db2:	2200      	movs	r2, #0
     db4:	4b03      	ldr	r3, [pc, #12]	; (dc4 <Cells_Bal_Judge+0xac>)
     db6:	801a      	strh	r2, [r3, #0]
    }
    //g_bal_state.VAL = 0;

}
     db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     dba:	46c0      	nop			; (mov r8, r8)
     dbc:	2000031e 	.word	0x2000031e
     dc0:	200003f0 	.word	0x200003f0
     dc4:	20000354 	.word	0x20000354
     dc8:	200003f4 	.word	0x200003f4

00000dcc <Cells_Bal_Open>:
NOTICE			: 设置活动模式还是休眠模式、设置5VLDO处于正常模式，关闭OV、UV功能
                    设置标志位开启平衡、设置开启、
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Open(void)
{
     dcc:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     dce:	4a12      	ldr	r2, [pc, #72]	; (e18 <Cells_Bal_Open+0x4c>)
     dd0:	210b      	movs	r1, #11
     dd2:	20e0      	movs	r0, #224	; 0xe0
     dd4:	4c11      	ldr	r4, [pc, #68]	; (e1c <Cells_Bal_Open+0x50>)
     dd6:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //NM50_EN   AFE_SPI_NM50       
     dd8:	4a11      	ldr	r2, [pc, #68]	; (e20 <Cells_Bal_Open+0x54>)
     dda:	2118      	movs	r1, #24
     ddc:	20e0      	movs	r0, #224	; 0xe0
     dde:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?
     de0:	4d10      	ldr	r5, [pc, #64]	; (e24 <Cells_Bal_Open+0x58>)
     de2:	002a      	movs	r2, r5
     de4:	2108      	movs	r1, #8
     de6:	20e0      	movs	r0, #224	; 0xe0
     de8:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?        
     dea:	002a      	movs	r2, r5
     dec:	2109      	movs	r1, #9
     dee:	20e0      	movs	r0, #224	; 0xe0
     df0:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_EN );             //开启均衡
     df2:	2200      	movs	r2, #0
     df4:	2114      	movs	r1, #20
     df6:	20e0      	movs	r0, #224	; 0xe0
     df8:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,g_bal_state.VAL );             //选定均衡电池
     dfa:	4b0b      	ldr	r3, [pc, #44]	; (e28 <Cells_Bal_Open+0x5c>)
     dfc:	881a      	ldrh	r2, [r3, #0]
     dfe:	2115      	movs	r1, #21
     e00:	20e0      	movs	r0, #224	; 0xe0
     e02:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启  
     e04:	4a09      	ldr	r2, [pc, #36]	; (e2c <Cells_Bal_Open+0x60>)
     e06:	210a      	movs	r1, #10
     e08:	20e0      	movs	r0, #224	; 0xe0
     e0a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     e0c:	2200      	movs	r2, #0
     e0e:	210b      	movs	r1, #11
     e10:	20e0      	movs	r0, #224	; 0xe0
     e12:	47a0      	blx	r4
     e14:	bd70      	pop	{r4, r5, r6, pc}
     e16:	46c0      	nop			; (mov r8, r8)
     e18:	0000e3b5 	.word	0x0000e3b5
     e1c:	0000278d 	.word	0x0000278d
     e20:	00000701 	.word	0x00000701
     e24:	0000ffff 	.word	0x0000ffff
     e28:	20000350 	.word	0x20000350
     e2c:	00004107 	.word	0x00004107

00000e30 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
     e30:	b500      	push	{lr}
     e32:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
     e34:	2300      	movs	r3, #0
     e36:	466a      	mov	r2, sp
     e38:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
     e3a:	4a07      	ldr	r2, [pc, #28]	; (e58 <Configure_Flash+0x28>)
     e3c:	6852      	ldr	r2, [r2, #4]
     e3e:	06d2      	lsls	r2, r2, #27
     e40:	0f12      	lsrs	r2, r2, #28
     e42:	4669      	mov	r1, sp
     e44:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
     e46:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
     e48:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
     e4a:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
     e4c:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
     e4e:	4668      	mov	r0, sp
     e50:	4b02      	ldr	r3, [pc, #8]	; (e5c <Configure_Flash+0x2c>)
     e52:	4798      	blx	r3
}
     e54:	b003      	add	sp, #12
     e56:	bd00      	pop	{pc}
     e58:	41004000 	.word	0x41004000
     e5c:	0000327d 	.word	0x0000327d

00000e60 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
     e60:	b570      	push	{r4, r5, r6, lr}
     e62:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
     e64:	4c02      	ldr	r4, [pc, #8]	; (e70 <Bsp_Erase_Row+0x10>)
     e66:	0028      	movs	r0, r5
     e68:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
     e6a:	2805      	cmp	r0, #5
     e6c:	d0fb      	beq.n	e66 <Bsp_Erase_Row+0x6>
}
     e6e:	bd70      	pop	{r4, r5, r6, pc}
     e70:	0000350d 	.word	0x0000350d

00000e74 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
     e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     e76:	0006      	movs	r6, r0
     e78:	000d      	movs	r5, r1
     e7a:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
     e7c:	4f03      	ldr	r7, [pc, #12]	; (e8c <Bsp_Write_Buffer+0x18>)
     e7e:	0022      	movs	r2, r4
     e80:	0029      	movs	r1, r5
     e82:	0030      	movs	r0, r6
     e84:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
     e86:	2805      	cmp	r0, #5
     e88:	d0f9      	beq.n	e7e <Bsp_Write_Buffer+0xa>
}
     e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     e8c:	000033c5 	.word	0x000033c5

00000e90 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
     e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     e92:	0006      	movs	r6, r0
     e94:	000d      	movs	r5, r1
     e96:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
     e98:	4f03      	ldr	r7, [pc, #12]	; (ea8 <Bsp_Read_Buffer+0x18>)
     e9a:	0022      	movs	r2, r4
     e9c:	0029      	movs	r1, r5
     e9e:	0030      	movs	r0, r6
     ea0:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
     ea2:	2805      	cmp	r0, #5
     ea4:	d0f9      	beq.n	e9a <Bsp_Read_Buffer+0xa>
}
     ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ea8:	00003495 	.word	0x00003495

00000eac <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
     eac:	4a34      	ldr	r2, [pc, #208]	; (f80 <EEPROM_To_RAM+0xd4>)
     eae:	7851      	ldrb	r1, [r2, #1]
     eb0:	4b34      	ldr	r3, [pc, #208]	; (f84 <EEPROM_To_RAM+0xd8>)
     eb2:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
     eb4:	7c99      	ldrb	r1, [r3, #18]
     eb6:	b2c9      	uxtb	r1, r1
     eb8:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
     eba:	7c99      	ldrb	r1, [r3, #18]
     ebc:	b2c9      	uxtb	r1, r1
     ebe:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
     ec0:	7911      	ldrb	r1, [r2, #4]
     ec2:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
     ec4:	8c99      	ldrh	r1, [r3, #36]	; 0x24
     ec6:	0209      	lsls	r1, r1, #8
     ec8:	b289      	uxth	r1, r1
     eca:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
     ecc:	8c98      	ldrh	r0, [r3, #36]	; 0x24
     ece:	7951      	ldrb	r1, [r2, #5]
     ed0:	4301      	orrs	r1, r0
     ed2:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
     ed4:	7991      	ldrb	r1, [r2, #6]
     ed6:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
     ed8:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
     eda:	0209      	lsls	r1, r1, #8
     edc:	b289      	uxth	r1, r1
     ede:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
     ee0:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
     ee2:	79d1      	ldrb	r1, [r2, #7]
     ee4:	4301      	orrs	r1, r0
     ee6:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
     ee8:	7a11      	ldrb	r1, [r2, #8]
     eea:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
     eec:	8d19      	ldrh	r1, [r3, #40]	; 0x28
     eee:	0209      	lsls	r1, r1, #8
     ef0:	b289      	uxth	r1, r1
     ef2:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
     ef4:	8d18      	ldrh	r0, [r3, #40]	; 0x28
     ef6:	7a51      	ldrb	r1, [r2, #9]
     ef8:	4301      	orrs	r1, r0
     efa:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
     efc:	7ad1      	ldrb	r1, [r2, #11]
     efe:	4b22      	ldr	r3, [pc, #136]	; (f88 <EEPROM_To_RAM+0xdc>)
     f00:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
     f02:	7b11      	ldrb	r1, [r2, #12]
     f04:	4b21      	ldr	r3, [pc, #132]	; (f8c <EEPROM_To_RAM+0xe0>)
     f06:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
     f08:	8819      	ldrh	r1, [r3, #0]
     f0a:	0209      	lsls	r1, r1, #8
     f0c:	b289      	uxth	r1, r1
     f0e:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
     f10:	8818      	ldrh	r0, [r3, #0]
     f12:	7b51      	ldrb	r1, [r2, #13]
     f14:	4301      	orrs	r1, r0
     f16:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
     f18:	7b91      	ldrb	r1, [r2, #14]
     f1a:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
     f1c:	8859      	ldrh	r1, [r3, #2]
     f1e:	0209      	lsls	r1, r1, #8
     f20:	b289      	uxth	r1, r1
     f22:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
     f24:	8858      	ldrh	r0, [r3, #2]
     f26:	7bd1      	ldrb	r1, [r2, #15]
     f28:	4301      	orrs	r1, r0
     f2a:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
     f2c:	2110      	movs	r1, #16
     f2e:	5651      	ldrsb	r1, [r2, r1]
     f30:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
     f32:	2111      	movs	r1, #17
     f34:	5651      	ldrsb	r1, [r2, r1]
     f36:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
     f38:	7c91      	ldrb	r1, [r2, #18]
     f3a:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
     f3c:	88d9      	ldrh	r1, [r3, #6]
     f3e:	b249      	sxtb	r1, r1
     f40:	0209      	lsls	r1, r1, #8
     f42:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
     f44:	88d9      	ldrh	r1, [r3, #6]
     f46:	b209      	sxth	r1, r1
     f48:	7cd0      	ldrb	r0, [r2, #19]
     f4a:	4301      	orrs	r1, r0
     f4c:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
     f4e:	7d11      	ldrb	r1, [r2, #20]
     f50:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
     f52:	8919      	ldrh	r1, [r3, #8]
     f54:	b249      	sxtb	r1, r1
     f56:	0209      	lsls	r1, r1, #8
     f58:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
     f5a:	8919      	ldrh	r1, [r3, #8]
     f5c:	b209      	sxth	r1, r1
     f5e:	7d50      	ldrb	r0, [r2, #21]
     f60:	4301      	orrs	r1, r0
     f62:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
     f64:	7d91      	ldrb	r1, [r2, #22]
     f66:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
     f68:	8959      	ldrh	r1, [r3, #10]
     f6a:	0209      	lsls	r1, r1, #8
     f6c:	b289      	uxth	r1, r1
     f6e:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
     f70:	8958      	ldrh	r0, [r3, #10]
     f72:	7dd1      	ldrb	r1, [r2, #23]
     f74:	4301      	orrs	r1, r0
     f76:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
     f78:	7e12      	ldrb	r2, [r2, #24]
     f7a:	b252      	sxtb	r2, r2
     f7c:	731a      	strb	r2, [r3, #12]
}
     f7e:	4770      	bx	lr
     f80:	200003d4 	.word	0x200003d4
     f84:	20000320 	.word	0x20000320
     f88:	200003c0 	.word	0x200003c0
     f8c:	200003b0 	.word	0x200003b0

00000f90 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
     f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
     f92:	4b2e      	ldr	r3, [pc, #184]	; (104c <EEPROM_Init+0xbc>)
     f94:	22b3      	movs	r2, #179	; 0xb3
     f96:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
     f98:	492d      	ldr	r1, [pc, #180]	; (1050 <EEPROM_Init+0xc0>)
     f9a:	880a      	ldrh	r2, [r1, #0]
     f9c:	0a12      	lsrs	r2, r2, #8
     f9e:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
     fa0:	880a      	ldrh	r2, [r1, #0]
     fa2:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
     fa4:	4a2b      	ldr	r2, [pc, #172]	; (1054 <EEPROM_Init+0xc4>)
     fa6:	8c91      	ldrh	r1, [r2, #36]	; 0x24
     fa8:	0a09      	lsrs	r1, r1, #8
     faa:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
     fac:	8c91      	ldrh	r1, [r2, #36]	; 0x24
     fae:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
     fb0:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
     fb2:	0a09      	lsrs	r1, r1, #8
     fb4:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
     fb6:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
     fb8:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
     fba:	8d11      	ldrh	r1, [r2, #40]	; 0x28
     fbc:	0a09      	lsrs	r1, r1, #8
     fbe:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
     fc0:	8d12      	ldrh	r2, [r2, #40]	; 0x28
     fc2:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
     fc4:	4a24      	ldr	r2, [pc, #144]	; (1058 <EEPROM_Init+0xc8>)
     fc6:	8812      	ldrh	r2, [r2, #0]
     fc8:	0a11      	lsrs	r1, r2, #8
     fca:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
     fcc:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
     fce:	4a23      	ldr	r2, [pc, #140]	; (105c <EEPROM_Init+0xcc>)
     fd0:	8811      	ldrh	r1, [r2, #0]
     fd2:	0a09      	lsrs	r1, r1, #8
     fd4:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
     fd6:	8811      	ldrh	r1, [r2, #0]
     fd8:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
     fda:	8851      	ldrh	r1, [r2, #2]
     fdc:	0a09      	lsrs	r1, r1, #8
     fde:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
     fe0:	8851      	ldrh	r1, [r2, #2]
     fe2:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
     fe4:	7911      	ldrb	r1, [r2, #4]
     fe6:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
     fe8:	7951      	ldrb	r1, [r2, #5]
     fea:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
     fec:	88d1      	ldrh	r1, [r2, #6]
     fee:	0a09      	lsrs	r1, r1, #8
     ff0:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
     ff2:	88d1      	ldrh	r1, [r2, #6]
     ff4:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
     ff6:	8911      	ldrh	r1, [r2, #8]
     ff8:	0a09      	lsrs	r1, r1, #8
     ffa:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
     ffc:	8911      	ldrh	r1, [r2, #8]
     ffe:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    1000:	8951      	ldrh	r1, [r2, #10]
    1002:	0a09      	lsrs	r1, r1, #8
    1004:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    1006:	8951      	ldrh	r1, [r2, #10]
    1008:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    100a:	7b12      	ldrb	r2, [r2, #12]
    100c:	b252      	sxtb	r2, r2
    100e:	1212      	asrs	r2, r2, #8
    1010:	761a      	strb	r2, [r3, #24]
    1012:	001a      	movs	r2, r3
    1014:	3319      	adds	r3, #25
    1016:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    1018:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    101a:	7810      	ldrb	r0, [r2, #0]
    101c:	181b      	adds	r3, r3, r0
    101e:	b2db      	uxtb	r3, r3
    1020:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    1022:	428a      	cmp	r2, r1
    1024:	d1f9      	bne.n	101a <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    1026:	4c09      	ldr	r4, [pc, #36]	; (104c <EEPROM_Init+0xbc>)
    1028:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    102a:	4d0d      	ldr	r5, [pc, #52]	; (1060 <EEPROM_Init+0xd0>)
    102c:	0028      	movs	r0, r5
    102e:	4f0d      	ldr	r7, [pc, #52]	; (1064 <EEPROM_Init+0xd4>)
    1030:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    1032:	4e0d      	ldr	r6, [pc, #52]	; (1068 <EEPROM_Init+0xd8>)
    1034:	0030      	movs	r0, r6
    1036:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    1038:	221a      	movs	r2, #26
    103a:	0021      	movs	r1, r4
    103c:	0028      	movs	r0, r5
    103e:	4d0b      	ldr	r5, [pc, #44]	; (106c <EEPROM_Init+0xdc>)
    1040:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    1042:	221a      	movs	r2, #26
    1044:	0021      	movs	r1, r4
    1046:	0030      	movs	r0, r6
    1048:	47a8      	blx	r5

    104a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    104c:	200003d4 	.word	0x200003d4
    1050:	2000034e 	.word	0x2000034e
    1054:	20000320 	.word	0x20000320
    1058:	200003c0 	.word	0x200003c0
    105c:	200003b0 	.word	0x200003b0
    1060:	0003fe00 	.word	0x0003fe00
    1064:	00000e61 	.word	0x00000e61
    1068:	0003ff00 	.word	0x0003ff00
    106c:	00000e75 	.word	0x00000e75

00001070 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    1070:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    1072:	4c10      	ldr	r4, [pc, #64]	; (10b4 <EEPROM_BACKUP_READ+0x44>)
    1074:	221a      	movs	r2, #26
    1076:	0021      	movs	r1, r4
    1078:	480f      	ldr	r0, [pc, #60]	; (10b8 <EEPROM_BACKUP_READ+0x48>)
    107a:	4b10      	ldr	r3, [pc, #64]	; (10bc <EEPROM_BACKUP_READ+0x4c>)
    107c:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    107e:	7823      	ldrb	r3, [r4, #0]
    1080:	2bb3      	cmp	r3, #179	; 0xb3
    1082:	d113      	bne.n	10ac <EEPROM_BACKUP_READ+0x3c>
    1084:	4a0b      	ldr	r2, [pc, #44]	; (10b4 <EEPROM_BACKUP_READ+0x44>)
    1086:	0010      	movs	r0, r2
    1088:	3019      	adds	r0, #25
    108a:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    108c:	7811      	ldrb	r1, [r2, #0]
    108e:	185b      	adds	r3, r3, r1
    1090:	b2db      	uxtb	r3, r3
    1092:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    1094:	4282      	cmp	r2, r0
    1096:	d1f9      	bne.n	108c <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    1098:	4a06      	ldr	r2, [pc, #24]	; (10b4 <EEPROM_BACKUP_READ+0x44>)
    109a:	7e52      	ldrb	r2, [r2, #25]
    109c:	429a      	cmp	r2, r3
    109e:	d102      	bne.n	10a6 <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    10a0:	4b07      	ldr	r3, [pc, #28]	; (10c0 <EEPROM_BACKUP_READ+0x50>)
    10a2:	4798      	blx	r3
    10a4:	e004      	b.n	10b0 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    10a6:	4b07      	ldr	r3, [pc, #28]	; (10c4 <EEPROM_BACKUP_READ+0x54>)
    10a8:	4798      	blx	r3
    10aa:	e001      	b.n	10b0 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    10ac:	4b05      	ldr	r3, [pc, #20]	; (10c4 <EEPROM_BACKUP_READ+0x54>)
    10ae:	4798      	blx	r3
   }
}
    10b0:	bd10      	pop	{r4, pc}
    10b2:	46c0      	nop			; (mov r8, r8)
    10b4:	200003d4 	.word	0x200003d4
    10b8:	0003ff00 	.word	0x0003ff00
    10bc:	00000e91 	.word	0x00000e91
    10c0:	00000ead 	.word	0x00000ead
    10c4:	00000f91 	.word	0x00000f91

000010c8 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    10c8:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    10ca:	4c10      	ldr	r4, [pc, #64]	; (110c <SYS_EEPROM_Init+0x44>)
    10cc:	221a      	movs	r2, #26
    10ce:	0021      	movs	r1, r4
    10d0:	480f      	ldr	r0, [pc, #60]	; (1110 <SYS_EEPROM_Init+0x48>)
    10d2:	4b10      	ldr	r3, [pc, #64]	; (1114 <SYS_EEPROM_Init+0x4c>)
    10d4:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    10d6:	7823      	ldrb	r3, [r4, #0]
    10d8:	2bb3      	cmp	r3, #179	; 0xb3
    10da:	d113      	bne.n	1104 <SYS_EEPROM_Init+0x3c>
    10dc:	4a0b      	ldr	r2, [pc, #44]	; (110c <SYS_EEPROM_Init+0x44>)
    10de:	0010      	movs	r0, r2
    10e0:	3019      	adds	r0, #25
    10e2:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    10e4:	7811      	ldrb	r1, [r2, #0]
    10e6:	185b      	adds	r3, r3, r1
    10e8:	b2db      	uxtb	r3, r3
    10ea:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    10ec:	4282      	cmp	r2, r0
    10ee:	d1f9      	bne.n	10e4 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    10f0:	4a06      	ldr	r2, [pc, #24]	; (110c <SYS_EEPROM_Init+0x44>)
    10f2:	7e52      	ldrb	r2, [r2, #25]
    10f4:	429a      	cmp	r2, r3
    10f6:	d102      	bne.n	10fe <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    10f8:	4b07      	ldr	r3, [pc, #28]	; (1118 <SYS_EEPROM_Init+0x50>)
    10fa:	4798      	blx	r3
    10fc:	e004      	b.n	1108 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    10fe:	4b07      	ldr	r3, [pc, #28]	; (111c <SYS_EEPROM_Init+0x54>)
    1100:	4798      	blx	r3
    1102:	e001      	b.n	1108 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    1104:	4b05      	ldr	r3, [pc, #20]	; (111c <SYS_EEPROM_Init+0x54>)
    1106:	4798      	blx	r3
	}
}
    1108:	bd10      	pop	{r4, pc}
    110a:	46c0      	nop			; (mov r8, r8)
    110c:	200003d4 	.word	0x200003d4
    1110:	0003fe00 	.word	0x0003fe00
    1114:	00000e91 	.word	0x00000e91
    1118:	00000ead 	.word	0x00000ead
    111c:	00001071 	.word	0x00001071

00001120 <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    1120:	b5f0      	push	{r4, r5, r6, r7, lr}
    1122:	4647      	mov	r7, r8
    1124:	b480      	push	{r7}
    1126:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1128:	ac01      	add	r4, sp, #4
    112a:	2701      	movs	r7, #1
    112c:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    112e:	2600      	movs	r6, #0
    1130:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1132:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    1134:	0021      	movs	r1, r4
    1136:	2029      	movs	r0, #41	; 0x29
    1138:	4d13      	ldr	r5, [pc, #76]	; (1188 <Configure_GPIO+0x68>)
    113a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    113c:	2382      	movs	r3, #130	; 0x82
    113e:	05db      	lsls	r3, r3, #23
    1140:	4698      	mov	r8, r3
    1142:	3380      	adds	r3, #128	; 0x80
    1144:	2280      	movs	r2, #128	; 0x80
    1146:	0092      	lsls	r2, r2, #2
    1148:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(MCU_STOP_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    114a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    114c:	0021      	movs	r1, r4
    114e:	2005      	movs	r0, #5
    1150:	47a8      	blx	r5
    1152:	2320      	movs	r3, #32
    1154:	4642      	mov	r2, r8
    1156:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(ID_OUT_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1158:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    115a:	0021      	movs	r1, r4
    115c:	200b      	movs	r0, #11
    115e:	47a8      	blx	r5
    1160:	2380      	movs	r3, #128	; 0x80
    1162:	011b      	lsls	r3, r3, #4
    1164:	4642      	mov	r2, r8
    1166:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(COM_RES_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1168:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    116a:	0021      	movs	r1, r4
    116c:	2004      	movs	r0, #4
    116e:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1170:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    1172:	0021      	movs	r1, r4
    1174:	2006      	movs	r0, #6
    1176:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1178:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    117a:	0021      	movs	r1, r4
    117c:	2024      	movs	r0, #36	; 0x24
    117e:	47a8      	blx	r5
	
    1180:	b002      	add	sp, #8
    1182:	bc04      	pop	{r2}
    1184:	4690      	mov	r8, r2
    1186:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1188:	00003591 	.word	0x00003591

0000118c <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    118c:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    118e:	2a01      	cmp	r2, #1
    1190:	d11b      	bne.n	11ca <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    1192:	4b1a      	ldr	r3, [pc, #104]	; (11fc <EEPROM_Write_DATA+0x70>)
    1194:	0a0a      	lsrs	r2, r1, #8
    1196:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    1198:	1818      	adds	r0, r3, r0
    119a:	7041      	strb	r1, [r0, #1]
    119c:	2319      	movs	r3, #25
    119e:	3b01      	subs	r3, #1
    11a0:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    11a2:	2b00      	cmp	r3, #0
    11a4:	d1fb      	bne.n	119e <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    11a6:	4c16      	ldr	r4, [pc, #88]	; (1200 <EEPROM_Write_DATA+0x74>)
    11a8:	0020      	movs	r0, r4
    11aa:	4e16      	ldr	r6, [pc, #88]	; (1204 <EEPROM_Write_DATA+0x78>)
    11ac:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    11ae:	4d16      	ldr	r5, [pc, #88]	; (1208 <EEPROM_Write_DATA+0x7c>)
    11b0:	0028      	movs	r0, r5
    11b2:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    11b4:	4e11      	ldr	r6, [pc, #68]	; (11fc <EEPROM_Write_DATA+0x70>)
    11b6:	221a      	movs	r2, #26
    11b8:	0031      	movs	r1, r6
    11ba:	0020      	movs	r0, r4
    11bc:	4c13      	ldr	r4, [pc, #76]	; (120c <EEPROM_Write_DATA+0x80>)
    11be:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    11c0:	221a      	movs	r2, #26
    11c2:	0031      	movs	r1, r6
    11c4:	0028      	movs	r0, r5
    11c6:	47a0      	blx	r4
    11c8:	e017      	b.n	11fa <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    11ca:	4b0c      	ldr	r3, [pc, #48]	; (11fc <EEPROM_Write_DATA+0x70>)
    11cc:	5419      	strb	r1, [r3, r0]
    11ce:	2319      	movs	r3, #25
    11d0:	3b01      	subs	r3, #1
    11d2:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    11d4:	2b00      	cmp	r3, #0
    11d6:	d1fb      	bne.n	11d0 <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    11d8:	4c09      	ldr	r4, [pc, #36]	; (1200 <EEPROM_Write_DATA+0x74>)
    11da:	0020      	movs	r0, r4
    11dc:	4e09      	ldr	r6, [pc, #36]	; (1204 <EEPROM_Write_DATA+0x78>)
    11de:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    11e0:	4d09      	ldr	r5, [pc, #36]	; (1208 <EEPROM_Write_DATA+0x7c>)
    11e2:	0028      	movs	r0, r5
    11e4:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    11e6:	4e05      	ldr	r6, [pc, #20]	; (11fc <EEPROM_Write_DATA+0x70>)
    11e8:	221a      	movs	r2, #26
    11ea:	0031      	movs	r1, r6
    11ec:	0020      	movs	r0, r4
    11ee:	4c07      	ldr	r4, [pc, #28]	; (120c <EEPROM_Write_DATA+0x80>)
    11f0:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    11f2:	221a      	movs	r2, #26
    11f4:	0031      	movs	r1, r6
    11f6:	0028      	movs	r0, r5
    11f8:	47a0      	blx	r4
	}
    11fa:	bd70      	pop	{r4, r5, r6, pc}
    11fc:	200003d4 	.word	0x200003d4
    1200:	0003fe00 	.word	0x0003fe00
    1204:	00000e61 	.word	0x00000e61
    1208:	0003ff00 	.word	0x0003ff00
    120c:	00000e75 	.word	0x00000e75

00001210 <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    1210:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    1212:	4b7f      	ldr	r3, [pc, #508]	; (1410 <His_Data_Save+0x200>)
    1214:	881b      	ldrh	r3, [r3, #0]
    1216:	b29b      	uxth	r3, r3
    1218:	4a7e      	ldr	r2, [pc, #504]	; (1414 <His_Data_Save+0x204>)
    121a:	8811      	ldrh	r1, [r2, #0]
    121c:	428b      	cmp	r3, r1
    121e:	d910      	bls.n	1242 <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    1220:	4b7d      	ldr	r3, [pc, #500]	; (1418 <His_Data_Save+0x208>)
    1222:	781b      	ldrb	r3, [r3, #0]
    1224:	3301      	adds	r3, #1
    1226:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    1228:	2b0a      	cmp	r3, #10
    122a:	d802      	bhi.n	1232 <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    122c:	4a7a      	ldr	r2, [pc, #488]	; (1418 <His_Data_Save+0x208>)
    122e:	7013      	strb	r3, [r2, #0]
    1230:	e00a      	b.n	1248 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    1232:	2200      	movs	r2, #0
    1234:	4b78      	ldr	r3, [pc, #480]	; (1418 <His_Data_Save+0x208>)
    1236:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    1238:	3201      	adds	r2, #1
    123a:	200c      	movs	r0, #12
    123c:	4b77      	ldr	r3, [pc, #476]	; (141c <His_Data_Save+0x20c>)
    123e:	4798      	blx	r3
    1240:	e002      	b.n	1248 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    1242:	2200      	movs	r2, #0
    1244:	4b74      	ldr	r3, [pc, #464]	; (1418 <His_Data_Save+0x208>)
    1246:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    1248:	4b71      	ldr	r3, [pc, #452]	; (1410 <His_Data_Save+0x200>)
    124a:	885b      	ldrh	r3, [r3, #2]
    124c:	b29b      	uxth	r3, r3
    124e:	4a74      	ldr	r2, [pc, #464]	; (1420 <His_Data_Save+0x210>)
    1250:	8811      	ldrh	r1, [r2, #0]
    1252:	428b      	cmp	r3, r1
    1254:	d210      	bcs.n	1278 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    1256:	4b73      	ldr	r3, [pc, #460]	; (1424 <His_Data_Save+0x214>)
    1258:	781b      	ldrb	r3, [r3, #0]
    125a:	3301      	adds	r3, #1
    125c:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    125e:	2b0a      	cmp	r3, #10
    1260:	d802      	bhi.n	1268 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    1262:	4a70      	ldr	r2, [pc, #448]	; (1424 <His_Data_Save+0x214>)
    1264:	7013      	strb	r3, [r2, #0]
    1266:	e00a      	b.n	127e <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    1268:	2200      	movs	r2, #0
    126a:	4b6e      	ldr	r3, [pc, #440]	; (1424 <His_Data_Save+0x214>)
    126c:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    126e:	3201      	adds	r2, #1
    1270:	200e      	movs	r0, #14
    1272:	4b6a      	ldr	r3, [pc, #424]	; (141c <His_Data_Save+0x20c>)
    1274:	4798      	blx	r3
    1276:	e002      	b.n	127e <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    1278:	2200      	movs	r2, #0
    127a:	4b6a      	ldr	r3, [pc, #424]	; (1424 <His_Data_Save+0x214>)
    127c:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    127e:	4b6a      	ldr	r3, [pc, #424]	; (1428 <His_Data_Save+0x218>)
    1280:	8819      	ldrh	r1, [r3, #0]
    1282:	4b63      	ldr	r3, [pc, #396]	; (1410 <His_Data_Save+0x200>)
    1284:	791b      	ldrb	r3, [r3, #4]
    1286:	b25b      	sxtb	r3, r3
    1288:	4299      	cmp	r1, r3
    128a:	da0f      	bge.n	12ac <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    128c:	4b67      	ldr	r3, [pc, #412]	; (142c <His_Data_Save+0x21c>)
    128e:	781b      	ldrb	r3, [r3, #0]
    1290:	3301      	adds	r3, #1
    1292:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    1294:	2b0a      	cmp	r3, #10
    1296:	d802      	bhi.n	129e <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    1298:	4a64      	ldr	r2, [pc, #400]	; (142c <His_Data_Save+0x21c>)
    129a:	7013      	strb	r3, [r2, #0]
    129c:	e009      	b.n	12b2 <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    129e:	2200      	movs	r2, #0
    12a0:	4b62      	ldr	r3, [pc, #392]	; (142c <His_Data_Save+0x21c>)
    12a2:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    12a4:	2010      	movs	r0, #16
    12a6:	4b5d      	ldr	r3, [pc, #372]	; (141c <His_Data_Save+0x20c>)
    12a8:	4798      	blx	r3
    12aa:	e002      	b.n	12b2 <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    12ac:	2200      	movs	r2, #0
    12ae:	4b5f      	ldr	r3, [pc, #380]	; (142c <His_Data_Save+0x21c>)
    12b0:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    12b2:	4b5f      	ldr	r3, [pc, #380]	; (1430 <His_Data_Save+0x220>)
    12b4:	8819      	ldrh	r1, [r3, #0]
    12b6:	4b56      	ldr	r3, [pc, #344]	; (1410 <His_Data_Save+0x200>)
    12b8:	795b      	ldrb	r3, [r3, #5]
    12ba:	b25b      	sxtb	r3, r3
    12bc:	4299      	cmp	r1, r3
    12be:	dd0f      	ble.n	12e0 <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    12c0:	4b5c      	ldr	r3, [pc, #368]	; (1434 <His_Data_Save+0x224>)
    12c2:	781b      	ldrb	r3, [r3, #0]
    12c4:	3301      	adds	r3, #1
    12c6:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    12c8:	2b0a      	cmp	r3, #10
    12ca:	d802      	bhi.n	12d2 <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    12cc:	4a59      	ldr	r2, [pc, #356]	; (1434 <His_Data_Save+0x224>)
    12ce:	7013      	strb	r3, [r2, #0]
    12d0:	e009      	b.n	12e6 <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    12d2:	2200      	movs	r2, #0
    12d4:	4b57      	ldr	r3, [pc, #348]	; (1434 <His_Data_Save+0x224>)
    12d6:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    12d8:	2011      	movs	r0, #17
    12da:	4b50      	ldr	r3, [pc, #320]	; (141c <His_Data_Save+0x20c>)
    12dc:	4798      	blx	r3
    12de:	e002      	b.n	12e6 <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    12e0:	2200      	movs	r2, #0
    12e2:	4b54      	ldr	r3, [pc, #336]	; (1434 <His_Data_Save+0x224>)
    12e4:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    12e6:	4b4a      	ldr	r3, [pc, #296]	; (1410 <His_Data_Save+0x200>)
    12e8:	88db      	ldrh	r3, [r3, #6]
    12ea:	b21b      	sxth	r3, r3
    12ec:	4a52      	ldr	r2, [pc, #328]	; (1438 <His_Data_Save+0x228>)
    12ee:	2100      	movs	r1, #0
    12f0:	5e51      	ldrsh	r1, [r2, r1]
    12f2:	428b      	cmp	r3, r1
    12f4:	dd13      	ble.n	131e <His_Data_Save+0x10e>
    12f6:	2900      	cmp	r1, #0
    12f8:	da11      	bge.n	131e <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    12fa:	4b50      	ldr	r3, [pc, #320]	; (143c <His_Data_Save+0x22c>)
    12fc:	781b      	ldrb	r3, [r3, #0]
    12fe:	3301      	adds	r3, #1
    1300:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    1302:	2b0a      	cmp	r3, #10
    1304:	d802      	bhi.n	130c <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    1306:	4a4d      	ldr	r2, [pc, #308]	; (143c <His_Data_Save+0x22c>)
    1308:	7013      	strb	r3, [r2, #0]
    130a:	e00b      	b.n	1324 <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    130c:	2200      	movs	r2, #0
    130e:	4b4b      	ldr	r3, [pc, #300]	; (143c <His_Data_Save+0x22c>)
    1310:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    1312:	b289      	uxth	r1, r1
    1314:	3201      	adds	r2, #1
    1316:	2012      	movs	r0, #18
    1318:	4b40      	ldr	r3, [pc, #256]	; (141c <His_Data_Save+0x20c>)
    131a:	4798      	blx	r3
    131c:	e002      	b.n	1324 <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    131e:	2200      	movs	r2, #0
    1320:	4b46      	ldr	r3, [pc, #280]	; (143c <His_Data_Save+0x22c>)
    1322:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    1324:	4b3a      	ldr	r3, [pc, #232]	; (1410 <His_Data_Save+0x200>)
    1326:	891b      	ldrh	r3, [r3, #8]
    1328:	b21b      	sxth	r3, r3
    132a:	4a43      	ldr	r2, [pc, #268]	; (1438 <His_Data_Save+0x228>)
    132c:	2100      	movs	r1, #0
    132e:	5e51      	ldrsh	r1, [r2, r1]
    1330:	428b      	cmp	r3, r1
    1332:	da13      	bge.n	135c <His_Data_Save+0x14c>
    1334:	2900      	cmp	r1, #0
    1336:	dd11      	ble.n	135c <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    1338:	4b41      	ldr	r3, [pc, #260]	; (1440 <His_Data_Save+0x230>)
    133a:	781b      	ldrb	r3, [r3, #0]
    133c:	3301      	adds	r3, #1
    133e:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    1340:	2b0a      	cmp	r3, #10
    1342:	d802      	bhi.n	134a <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    1344:	4a3e      	ldr	r2, [pc, #248]	; (1440 <His_Data_Save+0x230>)
    1346:	7013      	strb	r3, [r2, #0]
    1348:	e00b      	b.n	1362 <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    134a:	2200      	movs	r2, #0
    134c:	4b3c      	ldr	r3, [pc, #240]	; (1440 <His_Data_Save+0x230>)
    134e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    1350:	b289      	uxth	r1, r1
    1352:	3201      	adds	r2, #1
    1354:	2014      	movs	r0, #20
    1356:	4b31      	ldr	r3, [pc, #196]	; (141c <His_Data_Save+0x20c>)
    1358:	4798      	blx	r3
    135a:	e002      	b.n	1362 <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    135c:	2200      	movs	r2, #0
    135e:	4b38      	ldr	r3, [pc, #224]	; (1440 <His_Data_Save+0x230>)
    1360:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    1362:	4b38      	ldr	r3, [pc, #224]	; (1444 <His_Data_Save+0x234>)
    1364:	881b      	ldrh	r3, [r3, #0]
    1366:	4a2a      	ldr	r2, [pc, #168]	; (1410 <His_Data_Save+0x200>)
    1368:	8952      	ldrh	r2, [r2, #10]
    136a:	b29b      	uxth	r3, r3
    136c:	4293      	cmp	r3, r2
    136e:	d913      	bls.n	1398 <His_Data_Save+0x188>
	{
		his_soc_delay++;
    1370:	4b35      	ldr	r3, [pc, #212]	; (1448 <His_Data_Save+0x238>)
    1372:	781b      	ldrb	r3, [r3, #0]
    1374:	3301      	adds	r3, #1
    1376:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    1378:	2b0a      	cmp	r3, #10
    137a:	d802      	bhi.n	1382 <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    137c:	4a32      	ldr	r2, [pc, #200]	; (1448 <His_Data_Save+0x238>)
    137e:	7013      	strb	r3, [r2, #0]
    1380:	e00d      	b.n	139e <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    1382:	2200      	movs	r2, #0
    1384:	4b30      	ldr	r3, [pc, #192]	; (1448 <His_Data_Save+0x238>)
    1386:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    1388:	4b2e      	ldr	r3, [pc, #184]	; (1444 <His_Data_Save+0x234>)
    138a:	8819      	ldrh	r1, [r3, #0]
    138c:	b289      	uxth	r1, r1
    138e:	3201      	adds	r2, #1
    1390:	2016      	movs	r0, #22
    1392:	4b22      	ldr	r3, [pc, #136]	; (141c <His_Data_Save+0x20c>)
    1394:	4798      	blx	r3
    1396:	e002      	b.n	139e <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    1398:	2200      	movs	r2, #0
    139a:	4b2b      	ldr	r3, [pc, #172]	; (1448 <His_Data_Save+0x238>)
    139c:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    139e:	4b2b      	ldr	r3, [pc, #172]	; (144c <His_Data_Save+0x23c>)
    13a0:	8819      	ldrh	r1, [r3, #0]
    13a2:	4b1b      	ldr	r3, [pc, #108]	; (1410 <His_Data_Save+0x200>)
    13a4:	7b1b      	ldrb	r3, [r3, #12]
    13a6:	b25b      	sxtb	r3, r3
    13a8:	4299      	cmp	r1, r3
    13aa:	dd10      	ble.n	13ce <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    13ac:	4b28      	ldr	r3, [pc, #160]	; (1450 <His_Data_Save+0x240>)
    13ae:	781b      	ldrb	r3, [r3, #0]
    13b0:	3301      	adds	r3, #1
    13b2:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    13b4:	2b0a      	cmp	r3, #10
    13b6:	d802      	bhi.n	13be <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    13b8:	4a25      	ldr	r2, [pc, #148]	; (1450 <His_Data_Save+0x240>)
    13ba:	7013      	strb	r3, [r2, #0]
    13bc:	e00a      	b.n	13d4 <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    13be:	2200      	movs	r2, #0
    13c0:	4b23      	ldr	r3, [pc, #140]	; (1450 <His_Data_Save+0x240>)
    13c2:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    13c4:	3201      	adds	r2, #1
    13c6:	2018      	movs	r0, #24
    13c8:	4b14      	ldr	r3, [pc, #80]	; (141c <His_Data_Save+0x20c>)
    13ca:	4798      	blx	r3
    13cc:	e002      	b.n	13d4 <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    13ce:	2200      	movs	r2, #0
    13d0:	4b1f      	ldr	r3, [pc, #124]	; (1450 <His_Data_Save+0x240>)
    13d2:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    13d4:	4b1f      	ldr	r3, [pc, #124]	; (1454 <His_Data_Save+0x244>)
    13d6:	8819      	ldrh	r1, [r3, #0]
    13d8:	4b1f      	ldr	r3, [pc, #124]	; (1458 <His_Data_Save+0x248>)
    13da:	881b      	ldrh	r3, [r3, #0]
    13dc:	428b      	cmp	r3, r1
    13de:	d012      	beq.n	1406 <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    13e0:	4b1e      	ldr	r3, [pc, #120]	; (145c <His_Data_Save+0x24c>)
    13e2:	781b      	ldrb	r3, [r3, #0]
    13e4:	3301      	adds	r3, #1
    13e6:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    13e8:	2b0a      	cmp	r3, #10
    13ea:	d802      	bhi.n	13f2 <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    13ec:	4a1b      	ldr	r2, [pc, #108]	; (145c <His_Data_Save+0x24c>)
    13ee:	7013      	strb	r3, [r2, #0]
    13f0:	e00c      	b.n	140c <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    13f2:	2200      	movs	r2, #0
    13f4:	4b19      	ldr	r3, [pc, #100]	; (145c <His_Data_Save+0x24c>)
    13f6:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    13f8:	4b17      	ldr	r3, [pc, #92]	; (1458 <His_Data_Save+0x248>)
    13fa:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    13fc:	3201      	adds	r2, #1
    13fe:	200a      	movs	r0, #10
    1400:	4b06      	ldr	r3, [pc, #24]	; (141c <His_Data_Save+0x20c>)
    1402:	4798      	blx	r3
    1404:	e002      	b.n	140c <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    1406:	2200      	movs	r2, #0
    1408:	4b14      	ldr	r3, [pc, #80]	; (145c <His_Data_Save+0x24c>)
    140a:	701a      	strb	r2, [r3, #0]
	}
}
    140c:	bd10      	pop	{r4, pc}
    140e:	46c0      	nop			; (mov r8, r8)
    1410:	200003b0 	.word	0x200003b0
    1414:	2000031e 	.word	0x2000031e
    1418:	200000a4 	.word	0x200000a4
    141c:	0000118d 	.word	0x0000118d
    1420:	2000034c 	.word	0x2000034c
    1424:	2000009e 	.word	0x2000009e
    1428:	20000268 	.word	0x20000268
    142c:	200000a2 	.word	0x200000a2
    1430:	200003c4 	.word	0x200003c4
    1434:	2000009d 	.word	0x2000009d
    1438:	2000035e 	.word	0x2000035e
    143c:	2000009c 	.word	0x2000009c
    1440:	200000a3 	.word	0x200000a3
    1444:	20000320 	.word	0x20000320
    1448:	2000009f 	.word	0x2000009f
    144c:	200003d0 	.word	0x200003d0
    1450:	200000a0 	.word	0x200000a0
    1454:	200003c0 	.word	0x200003c0
    1458:	2000009a 	.word	0x2000009a
    145c:	200000a1 	.word	0x200000a1

00001460 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    1460:	b570      	push	{r4, r5, r6, lr}
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1462:	2482      	movs	r4, #130	; 0x82
    1464:	05e4      	lsls	r4, r4, #23
    1466:	2380      	movs	r3, #128	; 0x80
    1468:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    146a:	2680      	movs	r6, #128	; 0x80
    146c:	0536      	lsls	r6, r6, #20
    146e:	61a6      	str	r6, [r4, #24]
    1470:	2580      	movs	r5, #128	; 0x80
    1472:	056d      	lsls	r5, r5, #21
    1474:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    1476:	20fa      	movs	r0, #250	; 0xfa
    1478:	0040      	lsls	r0, r0, #1
    147a:	4b1d      	ldr	r3, [pc, #116]	; (14f0 <PowerOn_Init+0x90>)
    147c:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    147e:	6166      	str	r6, [r4, #20]
    1480:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    1482:	481c      	ldr	r0, [pc, #112]	; (14f4 <PowerOn_Init+0x94>)
    1484:	2300      	movs	r3, #0
    1486:	2100      	movs	r1, #0
    sys_states.VAL =0;
    1488:	4d1b      	ldr	r5, [pc, #108]	; (14f8 <PowerOn_Init+0x98>)
    afe_flags.VAL =0;
    148a:	4a1c      	ldr	r2, [pc, #112]	; (14fc <PowerOn_Init+0x9c>)
    148c:	8013      	strh	r3, [r2, #0]
    flash_flags.VAL =0;
    148e:	4a1c      	ldr	r2, [pc, #112]	; (1500 <PowerOn_Init+0xa0>)
    1490:	8013      	strh	r3, [r2, #0]
    sys_err_flags.VAL =0;
    1492:	4a1c      	ldr	r2, [pc, #112]	; (1504 <PowerOn_Init+0xa4>)
    1494:	8013      	strh	r3, [r2, #0]
	cap_update = BAT_NORMAL_CAP;
    1496:	4c1c      	ldr	r4, [pc, #112]	; (1508 <PowerOn_Init+0xa8>)
    1498:	4a1c      	ldr	r2, [pc, #112]	; (150c <PowerOn_Init+0xac>)
    149a:	8014      	strh	r4, [r2, #0]
	nADC_CURRENT = 0;
    149c:	4a1c      	ldr	r2, [pc, #112]	; (1510 <PowerOn_Init+0xb0>)
    149e:	8013      	strh	r3, [r2, #0]
	g_bal_state.VAL = 0;
    14a0:	4a1c      	ldr	r2, [pc, #112]	; (1514 <PowerOn_Init+0xb4>)
    14a2:	8013      	strh	r3, [r2, #0]
	g_bal_need.VAL = 0;
    14a4:	4a1c      	ldr	r2, [pc, #112]	; (1518 <PowerOn_Init+0xb8>)
    14a6:	8013      	strh	r3, [r2, #0]
	PWR_VALUE = 0;
    14a8:	4a1c      	ldr	r2, [pc, #112]	; (151c <PowerOn_Init+0xbc>)
    14aa:	8013      	strh	r3, [r2, #0]
	Total_VBAT = 0;
    14ac:	4a1c      	ldr	r2, [pc, #112]	; (1520 <PowerOn_Init+0xc0>)
    14ae:	8013      	strh	r3, [r2, #0]
	AFE_OC_DELAY_CNT = 0;
    14b0:	4a1c      	ldr	r2, [pc, #112]	; (1524 <PowerOn_Init+0xc4>)
    14b2:	7011      	strb	r1, [r2, #0]
	AFE_SCD_DELAY_CNT = 0;
    14b4:	4a1c      	ldr	r2, [pc, #112]	; (1528 <PowerOn_Init+0xc8>)
    14b6:	7011      	strb	r1, [r2, #0]
	AFE_OCC_DELAY_CNT = 0;
    14b8:	4a1c      	ldr	r2, [pc, #112]	; (152c <PowerOn_Init+0xcc>)
    14ba:	7011      	strb	r1, [r2, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    14bc:	2240      	movs	r2, #64	; 0x40
    14be:	706a      	strb	r2, [r5, #1]
    g_sys_cap.val.cycle_record_flag =0;
    14c0:	4a1b      	ldr	r2, [pc, #108]	; (1530 <PowerOn_Init+0xd0>)
    14c2:	7611      	strb	r1, [r2, #24]
    sys_flags.val.afe_connect_flag =1;
    14c4:	2401      	movs	r4, #1
    14c6:	7004      	strb	r4, [r0, #0]
    sys_states.val.sys_dch_on =0;
    sys_states.val.sys_chg_on =0;
    14c8:	2600      	movs	r6, #0
    14ca:	702e      	strb	r6, [r5, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    14cc:	7044      	strb	r4, [r0, #1]
    g_sys_cap.val.cap_cnt =0;
    14ce:	6213      	str	r3, [r2, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    14d0:	8493      	strh	r3, [r2, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    14d2:	75d1      	strb	r1, [r2, #23]
    g_sys_cap.val.deep_rate_sum =0;
    14d4:	7691      	strb	r1, [r2, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    14d6:	4a17      	ldr	r2, [pc, #92]	; (1534 <PowerOn_Init+0xd4>)
    14d8:	7151      	strb	r1, [r2, #5]
	g_sys_history.val.bat_temp_min =100;
    14da:	2064      	movs	r0, #100	; 0x64
    14dc:	7110      	strb	r0, [r2, #4]
	g_sys_history.val.chg_cur_max =0;
    14de:	8113      	strh	r3, [r2, #8]
	g_sys_history.val.dch_cur_max =0;
    14e0:	80d3      	strh	r3, [r2, #6]
	g_sys_history.val.pcb_temp_max =0;
    14e2:	7311      	strb	r1, [r2, #12]
	g_sys_history.val.soc_max =0;
    14e4:	8153      	strh	r3, [r2, #10]
	g_sys_history.val.vcell_max =0;
    14e6:	8053      	strh	r3, [r2, #2]
	g_sys_history.val.vcell_min =0xffff;
    14e8:	3b01      	subs	r3, #1
    14ea:	8013      	strh	r3, [r2, #0]
    14ec:	bd70      	pop	{r4, r5, r6, pc}
    14ee:	46c0      	nop			; (mov r8, r8)
    14f0:	00002b01 	.word	0x00002b01
    14f4:	20000360 	.word	0x20000360
    14f8:	200003f0 	.word	0x200003f0
    14fc:	200003cc 	.word	0x200003cc
    1500:	200003c8 	.word	0x200003c8
    1504:	200003c0 	.word	0x200003c0
    1508:	fffff618 	.word	0xfffff618
    150c:	2000034e 	.word	0x2000034e
    1510:	2000035e 	.word	0x2000035e
    1514:	20000350 	.word	0x20000350
    1518:	20000354 	.word	0x20000354
    151c:	200003ce 	.word	0x200003ce
    1520:	2000031c 	.word	0x2000031c
    1524:	200003f3 	.word	0x200003f3
    1528:	200003f2 	.word	0x200003f2
    152c:	200003ca 	.word	0x200003ca
    1530:	20000320 	.word	0x20000320
    1534:	200003b0 	.word	0x200003b0

00001538 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    1538:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    153a:	4b26      	ldr	r3, [pc, #152]	; (15d4 <HardwareProtection+0x9c>)
    153c:	781b      	ldrb	r3, [r3, #0]
    153e:	075b      	lsls	r3, r3, #29
    1540:	d414      	bmi.n	156c <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    1542:	4b25      	ldr	r3, [pc, #148]	; (15d8 <HardwareProtection+0xa0>)
    1544:	4798      	blx	r3
    1546:	2800      	cmp	r0, #0
    1548:	d10a      	bne.n	1560 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    154a:	4a22      	ldr	r2, [pc, #136]	; (15d4 <HardwareProtection+0x9c>)
    154c:	7811      	ldrb	r1, [r2, #0]
    154e:	2304      	movs	r3, #4
    1550:	430b      	orrs	r3, r1
    1552:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    1554:	4a21      	ldr	r2, [pc, #132]	; (15dc <HardwareProtection+0xa4>)
    1556:	7813      	ldrb	r3, [r2, #0]
    1558:	217f      	movs	r1, #127	; 0x7f
    155a:	400b      	ands	r3, r1
    155c:	7013      	strb	r3, [r2, #0]
    155e:	e005      	b.n	156c <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    1560:	4a1e      	ldr	r2, [pc, #120]	; (15dc <HardwareProtection+0xa4>)
    1562:	7813      	ldrb	r3, [r2, #0]
    1564:	2180      	movs	r1, #128	; 0x80
    1566:	4249      	negs	r1, r1
    1568:	430b      	orrs	r3, r1
    156a:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    156c:	4b1c      	ldr	r3, [pc, #112]	; (15e0 <HardwareProtection+0xa8>)
    156e:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    1570:	4b1a      	ldr	r3, [pc, #104]	; (15dc <HardwareProtection+0xa4>)
    1572:	881b      	ldrh	r3, [r3, #0]
    1574:	2284      	movs	r2, #132	; 0x84
    1576:	0092      	lsls	r2, r2, #2
    1578:	4213      	tst	r3, r2
    157a:	d005      	beq.n	1588 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    157c:	4919      	ldr	r1, [pc, #100]	; (15e4 <HardwareProtection+0xac>)
    157e:	780a      	ldrb	r2, [r1, #0]
    1580:	2002      	movs	r0, #2
    1582:	4382      	bics	r2, r0
    1584:	700a      	strb	r2, [r1, #0]
    1586:	e004      	b.n	1592 <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    1588:	4916      	ldr	r1, [pc, #88]	; (15e4 <HardwareProtection+0xac>)
    158a:	7808      	ldrb	r0, [r1, #0]
    158c:	2202      	movs	r2, #2
    158e:	4302      	orrs	r2, r0
    1590:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    1592:	22b0      	movs	r2, #176	; 0xb0
    1594:	0052      	lsls	r2, r2, #1
    1596:	4213      	tst	r3, r2
    1598:	d010      	beq.n	15bc <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    159a:	4a12      	ldr	r2, [pc, #72]	; (15e4 <HardwareProtection+0xac>)
    159c:	7813      	ldrb	r3, [r2, #0]
    159e:	2101      	movs	r1, #1
    15a0:	438b      	bics	r3, r1
    15a2:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    15a4:	4a0d      	ldr	r2, [pc, #52]	; (15dc <HardwareProtection+0xa4>)
    15a6:	7851      	ldrb	r1, [r2, #1]
    15a8:	2320      	movs	r3, #32
    15aa:	430b      	orrs	r3, r1
    15ac:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    15ae:	07db      	lsls	r3, r3, #31
    15b0:	d50e      	bpl.n	15d0 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    15b2:	7851      	ldrb	r1, [r2, #1]
    15b4:	2310      	movs	r3, #16
    15b6:	430b      	orrs	r3, r1
    15b8:	7053      	strb	r3, [r2, #1]
    15ba:	e009      	b.n	15d0 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    15bc:	4a07      	ldr	r2, [pc, #28]	; (15dc <HardwareProtection+0xa4>)
    15be:	7853      	ldrb	r3, [r2, #1]
    15c0:	2120      	movs	r1, #32
    15c2:	438b      	bics	r3, r1
    15c4:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    15c6:	4a07      	ldr	r2, [pc, #28]	; (15e4 <HardwareProtection+0xac>)
    15c8:	7811      	ldrb	r1, [r2, #0]
    15ca:	2301      	movs	r3, #1
    15cc:	430b      	orrs	r3, r1
    15ce:	7013      	strb	r3, [r2, #0]
	}
}
    15d0:	bd10      	pop	{r4, pc}
    15d2:	46c0      	nop			; (mov r8, r8)
    15d4:	20000360 	.word	0x20000360
    15d8:	0000067d 	.word	0x0000067d
    15dc:	200003cc 	.word	0x200003cc
    15e0:	00000af5 	.word	0x00000af5
    15e4:	200003f0 	.word	0x200003f0

000015e8 <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    15e8:	4b78      	ldr	r3, [pc, #480]	; (17cc <SoftwareProtection+0x1e4>)
    15ea:	785b      	ldrb	r3, [r3, #1]
    15ec:	07db      	lsls	r3, r3, #31
    15ee:	d45a      	bmi.n	16a6 <SoftwareProtection+0xbe>
	{
		if(sys_states.val.sys_chg_on == 1)
    15f0:	4b76      	ldr	r3, [pc, #472]	; (17cc <SoftwareProtection+0x1e4>)
    15f2:	781b      	ldrb	r3, [r3, #0]
    15f4:	079b      	lsls	r3, r3, #30
    15f6:	d57a      	bpl.n	16ee <SoftwareProtection+0x106>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    15f8:	4b75      	ldr	r3, [pc, #468]	; (17d0 <SoftwareProtection+0x1e8>)
    15fa:	881b      	ldrh	r3, [r3, #0]
    15fc:	2b32      	cmp	r3, #50	; 0x32
    15fe:	d913      	bls.n	1628 <SoftwareProtection+0x40>
			{
				soft_cp_cnt++;
    1600:	4b74      	ldr	r3, [pc, #464]	; (17d4 <SoftwareProtection+0x1ec>)
    1602:	781b      	ldrb	r3, [r3, #0]
    1604:	3301      	adds	r3, #1
    1606:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    1608:	2b08      	cmp	r3, #8
    160a:	d802      	bhi.n	1612 <SoftwareProtection+0x2a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    160c:	4a71      	ldr	r2, [pc, #452]	; (17d4 <SoftwareProtection+0x1ec>)
    160e:	7013      	strb	r3, [r2, #0]
    1610:	e06d      	b.n	16ee <SoftwareProtection+0x106>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    1612:	2200      	movs	r2, #0
    1614:	4b6f      	ldr	r3, [pc, #444]	; (17d4 <SoftwareProtection+0x1ec>)
    1616:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    1618:	496c      	ldr	r1, [pc, #432]	; (17cc <SoftwareProtection+0x1e4>)
    161a:	784a      	ldrb	r2, [r1, #1]
    161c:	2301      	movs	r3, #1
    161e:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    1620:	2204      	movs	r2, #4
    1622:	4313      	orrs	r3, r2
    1624:	704b      	strb	r3, [r1, #1]
    1626:	e062      	b.n	16ee <SoftwareProtection+0x106>
				}
			}
			else
			{
				soft_cp_cnt =0;
    1628:	2200      	movs	r2, #0
    162a:	4b6a      	ldr	r3, [pc, #424]	; (17d4 <SoftwareProtection+0x1ec>)
    162c:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    162e:	4b6a      	ldr	r3, [pc, #424]	; (17d8 <SoftwareProtection+0x1f0>)
    1630:	2200      	movs	r2, #0
    1632:	5e9b      	ldrsh	r3, [r3, r2]
    1634:	2b00      	cmp	r3, #0
    1636:	dd30      	ble.n	169a <SoftwareProtection+0xb2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    1638:	2b14      	cmp	r3, #20
    163a:	dd25      	ble.n	1688 <SoftwareProtection+0xa0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    163c:	4a67      	ldr	r2, [pc, #412]	; (17dc <SoftwareProtection+0x1f4>)
    163e:	4293      	cmp	r3, r2
    1640:	dd17      	ble.n	1672 <SoftwareProtection+0x8a>
						{
							soft_occ_cnt++;
    1642:	4b67      	ldr	r3, [pc, #412]	; (17e0 <SoftwareProtection+0x1f8>)
    1644:	781b      	ldrb	r3, [r3, #0]
    1646:	3301      	adds	r3, #1
    1648:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    164a:	2b04      	cmp	r3, #4
    164c:	d802      	bhi.n	1654 <SoftwareProtection+0x6c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    164e:	4a64      	ldr	r2, [pc, #400]	; (17e0 <SoftwareProtection+0x1f8>)
    1650:	7013      	strb	r3, [r2, #0]
    1652:	e011      	b.n	1678 <SoftwareProtection+0x90>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    1654:	2300      	movs	r3, #0
    1656:	4a62      	ldr	r2, [pc, #392]	; (17e0 <SoftwareProtection+0x1f8>)
    1658:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    165a:	4a62      	ldr	r2, [pc, #392]	; (17e4 <SoftwareProtection+0x1fc>)
    165c:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    165e:	4b5b      	ldr	r3, [pc, #364]	; (17cc <SoftwareProtection+0x1e4>)
    1660:	7819      	ldrb	r1, [r3, #0]
    1662:	2210      	movs	r2, #16
    1664:	430a      	orrs	r2, r1
    1666:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    1668:	7859      	ldrb	r1, [r3, #1]
    166a:	2201      	movs	r2, #1
    166c:	430a      	orrs	r2, r1
    166e:	705a      	strb	r2, [r3, #1]
    1670:	e002      	b.n	1678 <SoftwareProtection+0x90>
							}
						}
						else
						{
							soft_occ_cnt =0;
    1672:	2200      	movs	r2, #0
    1674:	4b5a      	ldr	r3, [pc, #360]	; (17e0 <SoftwareProtection+0x1f8>)
    1676:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    1678:	4954      	ldr	r1, [pc, #336]	; (17cc <SoftwareProtection+0x1e4>)
    167a:	780a      	ldrb	r2, [r1, #0]
    167c:	2304      	movs	r3, #4
    167e:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    1680:	22f7      	movs	r2, #247	; 0xf7
    1682:	4013      	ands	r3, r2
    1684:	700b      	strb	r3, [r1, #0]
    1686:	e032      	b.n	16ee <SoftwareProtection+0x106>
					}
					else
					{
						soft_occ_cnt =0;
    1688:	2200      	movs	r2, #0
    168a:	4b55      	ldr	r3, [pc, #340]	; (17e0 <SoftwareProtection+0x1f8>)
    168c:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    168e:	4a4f      	ldr	r2, [pc, #316]	; (17cc <SoftwareProtection+0x1e4>)
    1690:	7813      	ldrb	r3, [r2, #0]
    1692:	2104      	movs	r1, #4
    1694:	438b      	bics	r3, r1
    1696:	7013      	strb	r3, [r2, #0]
    1698:	e029      	b.n	16ee <SoftwareProtection+0x106>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    169a:	4a4c      	ldr	r2, [pc, #304]	; (17cc <SoftwareProtection+0x1e4>)
    169c:	7813      	ldrb	r3, [r2, #0]
    169e:	2104      	movs	r1, #4
    16a0:	438b      	bics	r3, r1
    16a2:	7013      	strb	r3, [r2, #0]
    16a4:	e023      	b.n	16ee <SoftwareProtection+0x106>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    16a6:	4b49      	ldr	r3, [pc, #292]	; (17cc <SoftwareProtection+0x1e4>)
    16a8:	781b      	ldrb	r3, [r3, #0]
    16aa:	06db      	lsls	r3, r3, #27
    16ac:	d510      	bpl.n	16d0 <SoftwareProtection+0xe8>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    16ae:	4b4d      	ldr	r3, [pc, #308]	; (17e4 <SoftwareProtection+0x1fc>)
    16b0:	881b      	ldrh	r3, [r3, #0]
    16b2:	2b14      	cmp	r3, #20
    16b4:	d91b      	bls.n	16ee <SoftwareProtection+0x106>
			{
				OCC_TIMEOUT =0;
    16b6:	2200      	movs	r2, #0
    16b8:	4b4a      	ldr	r3, [pc, #296]	; (17e4 <SoftwareProtection+0x1fc>)
    16ba:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    16bc:	4b43      	ldr	r3, [pc, #268]	; (17cc <SoftwareProtection+0x1e4>)
    16be:	781a      	ldrb	r2, [r3, #0]
    16c0:	2110      	movs	r1, #16
    16c2:	438a      	bics	r2, r1
    16c4:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    16c6:	785a      	ldrb	r2, [r3, #1]
    16c8:	390f      	subs	r1, #15
    16ca:	438a      	bics	r2, r1
    16cc:	705a      	strb	r2, [r3, #1]
    16ce:	e00e      	b.n	16ee <SoftwareProtection+0x106>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    16d0:	4b3f      	ldr	r3, [pc, #252]	; (17d0 <SoftwareProtection+0x1e8>)
    16d2:	881b      	ldrh	r3, [r3, #0]
    16d4:	2b27      	cmp	r3, #39	; 0x27
    16d6:	d80a      	bhi.n	16ee <SoftwareProtection+0x106>
    16d8:	4b43      	ldr	r3, [pc, #268]	; (17e8 <SoftwareProtection+0x200>)
    16da:	881b      	ldrh	r3, [r3, #0]
    16dc:	2b05      	cmp	r3, #5
    16de:	d906      	bls.n	16ee <SoftwareProtection+0x106>
			{
				sys_states.val.soft_chg_protect =0;
    16e0:	4a3a      	ldr	r2, [pc, #232]	; (17cc <SoftwareProtection+0x1e4>)
    16e2:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    16e4:	2101      	movs	r1, #1
    16e6:	438b      	bics	r3, r1
    16e8:	3103      	adds	r1, #3
    16ea:	438b      	bics	r3, r1
    16ec:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    16ee:	4b37      	ldr	r3, [pc, #220]	; (17cc <SoftwareProtection+0x1e4>)
    16f0:	785b      	ldrb	r3, [r3, #1]
    16f2:	079b      	lsls	r3, r3, #30
    16f4:	d448      	bmi.n	1788 <SoftwareProtection+0x1a0>
	{
		if(sys_states.val.sys_dch_on == 1)
    16f6:	4b35      	ldr	r3, [pc, #212]	; (17cc <SoftwareProtection+0x1e4>)
    16f8:	781b      	ldrb	r3, [r3, #0]
    16fa:	07db      	lsls	r3, r3, #31
    16fc:	d564      	bpl.n	17c8 <SoftwareProtection+0x1e0>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    16fe:	4b34      	ldr	r3, [pc, #208]	; (17d0 <SoftwareProtection+0x1e8>)
    1700:	881b      	ldrh	r3, [r3, #0]
    1702:	2b41      	cmp	r3, #65	; 0x41
    1704:	d913      	bls.n	172e <SoftwareProtection+0x146>
			{
				soft_dp_cnt++;
    1706:	4b39      	ldr	r3, [pc, #228]	; (17ec <SoftwareProtection+0x204>)
    1708:	781b      	ldrb	r3, [r3, #0]
    170a:	3301      	adds	r3, #1
    170c:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    170e:	2b08      	cmp	r3, #8
    1710:	d802      	bhi.n	1718 <SoftwareProtection+0x130>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    1712:	4a36      	ldr	r2, [pc, #216]	; (17ec <SoftwareProtection+0x204>)
    1714:	7013      	strb	r3, [r2, #0]
    1716:	e057      	b.n	17c8 <SoftwareProtection+0x1e0>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    1718:	2200      	movs	r2, #0
    171a:	4b34      	ldr	r3, [pc, #208]	; (17ec <SoftwareProtection+0x204>)
    171c:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    171e:	492b      	ldr	r1, [pc, #172]	; (17cc <SoftwareProtection+0x1e4>)
    1720:	784a      	ldrb	r2, [r1, #1]
    1722:	2302      	movs	r3, #2
    1724:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    1726:	2208      	movs	r2, #8
    1728:	4313      	orrs	r3, r2
    172a:	704b      	strb	r3, [r1, #1]
    172c:	e04c      	b.n	17c8 <SoftwareProtection+0x1e0>
				}
			}
			else
			{
				soft_dp_cnt =0;
    172e:	2200      	movs	r2, #0
    1730:	4b2e      	ldr	r3, [pc, #184]	; (17ec <SoftwareProtection+0x204>)
    1732:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    1734:	4b28      	ldr	r3, [pc, #160]	; (17d8 <SoftwareProtection+0x1f0>)
    1736:	2200      	movs	r2, #0
    1738:	5e9b      	ldrsh	r3, [r3, r2]
    173a:	2b00      	cmp	r3, #0
    173c:	da1e      	bge.n	177c <SoftwareProtection+0x194>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    173e:	4923      	ldr	r1, [pc, #140]	; (17cc <SoftwareProtection+0x1e4>)
    1740:	780a      	ldrb	r2, [r1, #0]
    1742:	2308      	movs	r3, #8
    1744:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    1746:	22fb      	movs	r2, #251	; 0xfb
    1748:	4013      	ands	r3, r2
    174a:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    174c:	4b28      	ldr	r3, [pc, #160]	; (17f0 <SoftwareProtection+0x208>)
    174e:	781b      	ldrb	r3, [r3, #0]
    1750:	3301      	adds	r3, #1
    1752:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    1754:	2b04      	cmp	r3, #4
    1756:	d802      	bhi.n	175e <SoftwareProtection+0x176>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    1758:	4a25      	ldr	r2, [pc, #148]	; (17f0 <SoftwareProtection+0x208>)
    175a:	7013      	strb	r3, [r2, #0]
    175c:	e034      	b.n	17c8 <SoftwareProtection+0x1e0>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    175e:	2300      	movs	r3, #0
    1760:	4a23      	ldr	r2, [pc, #140]	; (17f0 <SoftwareProtection+0x208>)
    1762:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    1764:	4a23      	ldr	r2, [pc, #140]	; (17f4 <SoftwareProtection+0x20c>)
    1766:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    1768:	4b18      	ldr	r3, [pc, #96]	; (17cc <SoftwareProtection+0x1e4>)
    176a:	7819      	ldrb	r1, [r3, #0]
    176c:	2220      	movs	r2, #32
    176e:	430a      	orrs	r2, r1
    1770:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    1772:	7859      	ldrb	r1, [r3, #1]
    1774:	2202      	movs	r2, #2
    1776:	430a      	orrs	r2, r1
    1778:	705a      	strb	r2, [r3, #1]
    177a:	e025      	b.n	17c8 <SoftwareProtection+0x1e0>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    177c:	4a13      	ldr	r2, [pc, #76]	; (17cc <SoftwareProtection+0x1e4>)
    177e:	7813      	ldrb	r3, [r2, #0]
    1780:	2108      	movs	r1, #8
    1782:	438b      	bics	r3, r1
    1784:	7013      	strb	r3, [r2, #0]
    1786:	e01f      	b.n	17c8 <SoftwareProtection+0x1e0>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    1788:	4b10      	ldr	r3, [pc, #64]	; (17cc <SoftwareProtection+0x1e4>)
    178a:	781b      	ldrb	r3, [r3, #0]
    178c:	069b      	lsls	r3, r3, #26
    178e:	d510      	bpl.n	17b2 <SoftwareProtection+0x1ca>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    1790:	4b18      	ldr	r3, [pc, #96]	; (17f4 <SoftwareProtection+0x20c>)
    1792:	881b      	ldrh	r3, [r3, #0]
    1794:	2b14      	cmp	r3, #20
    1796:	d917      	bls.n	17c8 <SoftwareProtection+0x1e0>
			{
				OCD_TIMEOUT =0;
    1798:	2200      	movs	r2, #0
    179a:	4b16      	ldr	r3, [pc, #88]	; (17f4 <SoftwareProtection+0x20c>)
    179c:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    179e:	4b0b      	ldr	r3, [pc, #44]	; (17cc <SoftwareProtection+0x1e4>)
    17a0:	785a      	ldrb	r2, [r3, #1]
    17a2:	2102      	movs	r1, #2
    17a4:	438a      	bics	r2, r1
    17a6:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    17a8:	781a      	ldrb	r2, [r3, #0]
    17aa:	311e      	adds	r1, #30
    17ac:	438a      	bics	r2, r1
    17ae:	701a      	strb	r2, [r3, #0]
    17b0:	e00a      	b.n	17c8 <SoftwareProtection+0x1e0>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    17b2:	4b07      	ldr	r3, [pc, #28]	; (17d0 <SoftwareProtection+0x1e8>)
    17b4:	881b      	ldrh	r3, [r3, #0]
    17b6:	2b36      	cmp	r3, #54	; 0x36
    17b8:	d806      	bhi.n	17c8 <SoftwareProtection+0x1e0>
			{
				sys_states.val.soft_dch_protect =0;
    17ba:	4a04      	ldr	r2, [pc, #16]	; (17cc <SoftwareProtection+0x1e4>)
    17bc:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    17be:	2102      	movs	r1, #2
    17c0:	438b      	bics	r3, r1
    17c2:	3106      	adds	r1, #6
    17c4:	438b      	bics	r3, r1
    17c6:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    17c8:	4770      	bx	lr
    17ca:	46c0      	nop			; (mov r8, r8)
    17cc:	200003f0 	.word	0x200003f0
    17d0:	200003c4 	.word	0x200003c4
    17d4:	200000b8 	.word	0x200000b8
    17d8:	2000035e 	.word	0x2000035e
    17dc:	000013e9 	.word	0x000013e9
    17e0:	200000aa 	.word	0x200000aa
    17e4:	200000ae 	.word	0x200000ae
    17e8:	20000268 	.word	0x20000268
    17ec:	200000ac 	.word	0x200000ac
    17f0:	200000ad 	.word	0x200000ad
    17f4:	200000bc 	.word	0x200000bc

000017f8 <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    17f8:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    17fa:	4b3c      	ldr	r3, [pc, #240]	; (18ec <SoftMeansureControl+0xf4>)
    17fc:	881a      	ldrh	r2, [r3, #0]
    17fe:	4b3c      	ldr	r3, [pc, #240]	; (18f0 <SoftMeansureControl+0xf8>)
    1800:	881b      	ldrh	r3, [r3, #0]
    1802:	1ad0      	subs	r0, r2, r3
    1804:	493b      	ldr	r1, [pc, #236]	; (18f4 <SoftMeansureControl+0xfc>)
    1806:	4288      	cmp	r0, r1
    1808:	dd02      	ble.n	1810 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    180a:	493b      	ldr	r1, [pc, #236]	; (18f8 <SoftMeansureControl+0x100>)
    180c:	8809      	ldrh	r1, [r1, #0]
    180e:	e003      	b.n	1818 <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    1810:	4939      	ldr	r1, [pc, #228]	; (18f8 <SoftMeansureControl+0x100>)
    1812:	8808      	ldrh	r0, [r1, #0]
    1814:	4939      	ldr	r1, [pc, #228]	; (18fc <SoftMeansureControl+0x104>)
    1816:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    1818:	4939      	ldr	r1, [pc, #228]	; (1900 <SoftMeansureControl+0x108>)
    181a:	428b      	cmp	r3, r1
    181c:	d80d      	bhi.n	183a <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    181e:	4936      	ldr	r1, [pc, #216]	; (18f8 <SoftMeansureControl+0x100>)
    1820:	8809      	ldrh	r1, [r1, #0]
    1822:	4838      	ldr	r0, [pc, #224]	; (1904 <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    1824:	8800      	ldrh	r0, [r0, #0]
    1826:	1a09      	subs	r1, r1, r0
    1828:	b289      	uxth	r1, r1
    182a:	2978      	cmp	r1, #120	; 0x78
    182c:	d909      	bls.n	1842 <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    182e:	4836      	ldr	r0, [pc, #216]	; (1908 <SoftMeansureControl+0x110>)
    1830:	7804      	ldrb	r4, [r0, #0]
    1832:	2102      	movs	r1, #2
    1834:	4321      	orrs	r1, r4
    1836:	7001      	strb	r1, [r0, #0]
    1838:	e003      	b.n	1842 <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    183a:	492f      	ldr	r1, [pc, #188]	; (18f8 <SoftMeansureControl+0x100>)
    183c:	8808      	ldrh	r0, [r1, #0]
    183e:	4931      	ldr	r1, [pc, #196]	; (1904 <SoftMeansureControl+0x10c>)
    1840:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    1842:	4932      	ldr	r1, [pc, #200]	; (190c <SoftMeansureControl+0x114>)
    1844:	428a      	cmp	r2, r1
    1846:	d90d      	bls.n	1864 <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    1848:	492b      	ldr	r1, [pc, #172]	; (18f8 <SoftMeansureControl+0x100>)
    184a:	8809      	ldrh	r1, [r1, #0]
    184c:	4830      	ldr	r0, [pc, #192]	; (1910 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    184e:	8800      	ldrh	r0, [r0, #0]
    1850:	1a09      	subs	r1, r1, r0
    1852:	b289      	uxth	r1, r1
    1854:	2978      	cmp	r1, #120	; 0x78
    1856:	d909      	bls.n	186c <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    1858:	482b      	ldr	r0, [pc, #172]	; (1908 <SoftMeansureControl+0x110>)
    185a:	7804      	ldrb	r4, [r0, #0]
    185c:	2102      	movs	r1, #2
    185e:	4321      	orrs	r1, r4
    1860:	7001      	strb	r1, [r0, #0]
    1862:	e003      	b.n	186c <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    1864:	4924      	ldr	r1, [pc, #144]	; (18f8 <SoftMeansureControl+0x100>)
    1866:	8808      	ldrh	r0, [r1, #0]
    1868:	4929      	ldr	r1, [pc, #164]	; (1910 <SoftMeansureControl+0x118>)
    186a:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    186c:	4929      	ldr	r1, [pc, #164]	; (1914 <SoftMeansureControl+0x11c>)
    186e:	428b      	cmp	r3, r1
    1870:	d802      	bhi.n	1878 <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    1872:	4921      	ldr	r1, [pc, #132]	; (18f8 <SoftMeansureControl+0x100>)
    1874:	8809      	ldrh	r1, [r1, #0]
    1876:	e003      	b.n	1880 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    1878:	491f      	ldr	r1, [pc, #124]	; (18f8 <SoftMeansureControl+0x100>)
    187a:	8808      	ldrh	r0, [r1, #0]
    187c:	4926      	ldr	r1, [pc, #152]	; (1918 <SoftMeansureControl+0x120>)
    187e:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    1880:	4926      	ldr	r1, [pc, #152]	; (191c <SoftMeansureControl+0x124>)
    1882:	428b      	cmp	r3, r1
    1884:	d80d      	bhi.n	18a2 <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    1886:	4b1c      	ldr	r3, [pc, #112]	; (18f8 <SoftMeansureControl+0x100>)
    1888:	881b      	ldrh	r3, [r3, #0]
    188a:	4925      	ldr	r1, [pc, #148]	; (1920 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    188c:	8809      	ldrh	r1, [r1, #0]
    188e:	1a5b      	subs	r3, r3, r1
    1890:	b29b      	uxth	r3, r3
    1892:	2b08      	cmp	r3, #8
    1894:	d90e      	bls.n	18b4 <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    1896:	4923      	ldr	r1, [pc, #140]	; (1924 <SoftMeansureControl+0x12c>)
    1898:	7808      	ldrb	r0, [r1, #0]
    189a:	2340      	movs	r3, #64	; 0x40
    189c:	4303      	orrs	r3, r0
    189e:	700b      	strb	r3, [r1, #0]
    18a0:	e008      	b.n	18b4 <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    18a2:	4b15      	ldr	r3, [pc, #84]	; (18f8 <SoftMeansureControl+0x100>)
    18a4:	8819      	ldrh	r1, [r3, #0]
    18a6:	4b1e      	ldr	r3, [pc, #120]	; (1920 <SoftMeansureControl+0x128>)
    18a8:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    18aa:	491e      	ldr	r1, [pc, #120]	; (1924 <SoftMeansureControl+0x12c>)
    18ac:	780b      	ldrb	r3, [r1, #0]
    18ae:	2040      	movs	r0, #64	; 0x40
    18b0:	4383      	bics	r3, r0
    18b2:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    18b4:	4b1c      	ldr	r3, [pc, #112]	; (1928 <SoftMeansureControl+0x130>)
    18b6:	429a      	cmp	r2, r3
    18b8:	d90e      	bls.n	18d8 <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    18ba:	4b0f      	ldr	r3, [pc, #60]	; (18f8 <SoftMeansureControl+0x100>)
    18bc:	881b      	ldrh	r3, [r3, #0]
    18be:	4a18      	ldr	r2, [pc, #96]	; (1920 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    18c0:	8812      	ldrh	r2, [r2, #0]
    18c2:	1a9b      	subs	r3, r3, r2
    18c4:	b29b      	uxth	r3, r3
    18c6:	2b08      	cmp	r3, #8
    18c8:	d90f      	bls.n	18ea <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    18ca:	4a16      	ldr	r2, [pc, #88]	; (1924 <SoftMeansureControl+0x12c>)
    18cc:	7813      	ldrb	r3, [r2, #0]
    18ce:	2180      	movs	r1, #128	; 0x80
    18d0:	4249      	negs	r1, r1
    18d2:	430b      	orrs	r3, r1
    18d4:	7013      	strb	r3, [r2, #0]
    18d6:	e008      	b.n	18ea <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    18d8:	4a12      	ldr	r2, [pc, #72]	; (1924 <SoftMeansureControl+0x12c>)
    18da:	7813      	ldrb	r3, [r2, #0]
    18dc:	217f      	movs	r1, #127	; 0x7f
    18de:	400b      	ands	r3, r1
    18e0:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    18e2:	4b05      	ldr	r3, [pc, #20]	; (18f8 <SoftMeansureControl+0x100>)
    18e4:	881a      	ldrh	r2, [r3, #0]
    18e6:	4b0e      	ldr	r3, [pc, #56]	; (1920 <SoftMeansureControl+0x128>)
    18e8:	801a      	strh	r2, [r3, #0]
	}

}
    18ea:	bd10      	pop	{r4, pc}
    18ec:	2000034c 	.word	0x2000034c
    18f0:	2000031e 	.word	0x2000031e
    18f4:	00000666 	.word	0x00000666
    18f8:	200000a8 	.word	0x200000a8
    18fc:	200000b0 	.word	0x200000b0
    1900:	00001332 	.word	0x00001332
    1904:	200000ba 	.word	0x200000ba
    1908:	200003c0 	.word	0x200003c0
    190c:	0000370a 	.word	0x0000370a
    1910:	200000a6 	.word	0x200000a6
    1914:	00001d6f 	.word	0x00001d6f
    1918:	200000b6 	.word	0x200000b6
    191c:	00002665 	.word	0x00002665
    1920:	200000b4 	.word	0x200000b4
    1924:	20000360 	.word	0x20000360
    1928:	00003624 	.word	0x00003624

0000192c <Cell_Balance>:
 * 
 * 
DATE			: 2016/06/24
*****************************************************************************/
void Cell_Balance(void)
{
    192c:	b510      	push	{r4, lr}
    if((nADC_CELL_MAX > VCELL_BALANCE_Open) && (nADC_CELL_MAX-nADC_CELL_MIN > VCELL_BALANCE_START))
    192e:	4b30      	ldr	r3, [pc, #192]	; (19f0 <Cell_Balance+0xc4>)
    1930:	881b      	ldrh	r3, [r3, #0]
    1932:	4a30      	ldr	r2, [pc, #192]	; (19f4 <Cell_Balance+0xc8>)
    1934:	4293      	cmp	r3, r2
    1936:	d909      	bls.n	194c <Cell_Balance+0x20>
    1938:	4a2f      	ldr	r2, [pc, #188]	; (19f8 <Cell_Balance+0xcc>)
    193a:	8812      	ldrh	r2, [r2, #0]
    193c:	1a9a      	subs	r2, r3, r2
    193e:	2aa4      	cmp	r2, #164	; 0xa4
    1940:	dd04      	ble.n	194c <Cell_Balance+0x20>
    {
        afe_flags.val.afe_CellBalance = 1;  //开启均衡标志
    1942:	492e      	ldr	r1, [pc, #184]	; (19fc <Cell_Balance+0xd0>)
    1944:	7848      	ldrb	r0, [r1, #1]
    1946:	2240      	movs	r2, #64	; 0x40
    1948:	4302      	orrs	r2, r0
    194a:	704a      	strb	r2, [r1, #1]
    }
    //关闭均衡状态：最高电压小于关闭电压4.0V、压差小于结束压差、处于放电状态
    if((nADC_CELL_MAX < VCELL_BALANCE_Close) 
    194c:	4a2c      	ldr	r2, [pc, #176]	; (1a00 <Cell_Balance+0xd4>)
    194e:	4293      	cmp	r3, r2
    1950:	d908      	bls.n	1964 <Cell_Balance+0x38>
        || ((nADC_CELL_MAX-nADC_CELL_MIN) < VCELL_BALANCE_END)
    1952:	4a29      	ldr	r2, [pc, #164]	; (19f8 <Cell_Balance+0xcc>)
    1954:	8812      	ldrh	r2, [r2, #0]
    1956:	1a9b      	subs	r3, r3, r2
    1958:	2b51      	cmp	r3, #81	; 0x51
    195a:	dd03      	ble.n	1964 <Cell_Balance+0x38>
        ||(sys_states.val.sys_dch_state == 1) )
    195c:	4b29      	ldr	r3, [pc, #164]	; (1a04 <Cell_Balance+0xd8>)
    195e:	781b      	ldrb	r3, [r3, #0]
    1960:	071b      	lsls	r3, r3, #28
    1962:	d504      	bpl.n	196e <Cell_Balance+0x42>
    {
        afe_flags.val.afe_CellBalance = 0;  //关闭均衡标志
    1964:	4a25      	ldr	r2, [pc, #148]	; (19fc <Cell_Balance+0xd0>)
    1966:	7853      	ldrb	r3, [r2, #1]
    1968:	2140      	movs	r1, #64	; 0x40
    196a:	438b      	bics	r3, r1
    196c:	7053      	strb	r3, [r2, #1]
    }
    if(afe_flags.val.afe_CellBalance == 1)
    196e:	4b23      	ldr	r3, [pc, #140]	; (19fc <Cell_Balance+0xd0>)
    1970:	785b      	ldrb	r3, [r3, #1]
    1972:	065b      	lsls	r3, r3, #25
    1974:	d539      	bpl.n	19ea <Cell_Balance+0xbe>
    {
        Balanc_index ++;
    1976:	4a24      	ldr	r2, [pc, #144]	; (1a08 <Cell_Balance+0xdc>)
    1978:	7813      	ldrb	r3, [r2, #0]
    197a:	3301      	adds	r3, #1
    197c:	b2db      	uxtb	r3, r3
    197e:	7013      	strb	r3, [r2, #0]
        if(Balanc_index < 25) //关均衡。判断电压
    1980:	7813      	ldrb	r3, [r2, #0]
    1982:	b2db      	uxtb	r3, r3
    1984:	2b18      	cmp	r3, #24
    1986:	d809      	bhi.n	199c <Cell_Balance+0x70>
        {
            Cells_Bal_Close();
    1988:	4b20      	ldr	r3, [pc, #128]	; (1a0c <Cell_Balance+0xe0>)
    198a:	4798      	blx	r3
            if(Balanc_index >20)
    198c:	4b1e      	ldr	r3, [pc, #120]	; (1a08 <Cell_Balance+0xdc>)
    198e:	781b      	ldrb	r3, [r3, #0]
    1990:	b2db      	uxtb	r3, r3
    1992:	2b14      	cmp	r3, #20
    1994:	d92b      	bls.n	19ee <Cell_Balance+0xc2>
            {
                Cells_Bal_Judge();// CELL BALANCE
    1996:	4b1e      	ldr	r3, [pc, #120]	; (1a10 <Cell_Balance+0xe4>)
    1998:	4798      	blx	r3
    199a:	e028      	b.n	19ee <Cell_Balance+0xc2>
            }
        }                
        else if ((Balanc_index < 75) )
    199c:	4b1a      	ldr	r3, [pc, #104]	; (1a08 <Cell_Balance+0xdc>)
    199e:	781b      	ldrb	r3, [r3, #0]
    19a0:	b2db      	uxtb	r3, r3
    19a2:	2b4a      	cmp	r3, #74	; 0x4a
    19a4:	d808      	bhi.n	19b8 <Cell_Balance+0x8c>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0x5555; //关闭偶数位
    19a6:	4b1b      	ldr	r3, [pc, #108]	; (1a14 <Cell_Balance+0xe8>)
    19a8:	881a      	ldrh	r2, [r3, #0]
    19aa:	4b1b      	ldr	r3, [pc, #108]	; (1a18 <Cell_Balance+0xec>)
    19ac:	4013      	ands	r3, r2
    19ae:	4a1b      	ldr	r2, [pc, #108]	; (1a1c <Cell_Balance+0xf0>)
    19b0:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    19b2:	4b1b      	ldr	r3, [pc, #108]	; (1a20 <Cell_Balance+0xf4>)
    19b4:	4798      	blx	r3
    19b6:	e01a      	b.n	19ee <Cell_Balance+0xc2>
        }
        else if(Balanc_index > 80)
    19b8:	4b13      	ldr	r3, [pc, #76]	; (1a08 <Cell_Balance+0xdc>)
    19ba:	781b      	ldrb	r3, [r3, #0]
    19bc:	b2db      	uxtb	r3, r3
    19be:	2b50      	cmp	r3, #80	; 0x50
    19c0:	d910      	bls.n	19e4 <Cell_Balance+0xb8>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0xAAAA; //关闭奇数位
    19c2:	4b14      	ldr	r3, [pc, #80]	; (1a14 <Cell_Balance+0xe8>)
    19c4:	881a      	ldrh	r2, [r3, #0]
    19c6:	4b17      	ldr	r3, [pc, #92]	; (1a24 <Cell_Balance+0xf8>)
    19c8:	4013      	ands	r3, r2
    19ca:	4a14      	ldr	r2, [pc, #80]	; (1a1c <Cell_Balance+0xf0>)
    19cc:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    19ce:	4b14      	ldr	r3, [pc, #80]	; (1a20 <Cell_Balance+0xf4>)
    19d0:	4798      	blx	r3
            if(Balanc_index >130)
    19d2:	4b0d      	ldr	r3, [pc, #52]	; (1a08 <Cell_Balance+0xdc>)
    19d4:	781b      	ldrb	r3, [r3, #0]
    19d6:	b2db      	uxtb	r3, r3
    19d8:	2b82      	cmp	r3, #130	; 0x82
    19da:	d908      	bls.n	19ee <Cell_Balance+0xc2>
            {
                Balanc_index = 0;
    19dc:	2200      	movs	r2, #0
    19de:	4b0a      	ldr	r3, [pc, #40]	; (1a08 <Cell_Balance+0xdc>)
    19e0:	701a      	strb	r2, [r3, #0]
    19e2:	e004      	b.n	19ee <Cell_Balance+0xc2>
            }
        }
        else
        {
            Cells_Bal_Close();
    19e4:	4b09      	ldr	r3, [pc, #36]	; (1a0c <Cell_Balance+0xe0>)
    19e6:	4798      	blx	r3
    19e8:	e001      	b.n	19ee <Cell_Balance+0xc2>
        }
                
    }
    else
    {
        Cells_Bal_Close();
    19ea:	4b08      	ldr	r3, [pc, #32]	; (1a0c <Cell_Balance+0xe0>)
    19ec:	4798      	blx	r3
    }
}
    19ee:	bd10      	pop	{r4, pc}
    19f0:	2000034c 	.word	0x2000034c
    19f4:	000031eb 	.word	0x000031eb
    19f8:	2000031e 	.word	0x2000031e
    19fc:	200003cc 	.word	0x200003cc
    1a00:	000030a2 	.word	0x000030a2
    1a04:	200003f0 	.word	0x200003f0
    1a08:	200000ab 	.word	0x200000ab
    1a0c:	00000801 	.word	0x00000801
    1a10:	00000d19 	.word	0x00000d19
    1a14:	20000354 	.word	0x20000354
    1a18:	00005555 	.word	0x00005555
    1a1c:	20000350 	.word	0x20000350
    1a20:	00000dcd 	.word	0x00000dcd
    1a24:	ffffaaaa 	.word	0xffffaaaa

00001a28 <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    1a28:	4b12      	ldr	r3, [pc, #72]	; (1a74 <PCB_Protect+0x4c>)
    1a2a:	881b      	ldrh	r3, [r3, #0]
    1a2c:	2b6e      	cmp	r3, #110	; 0x6e
    1a2e:	d911      	bls.n	1a54 <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    1a30:	4b11      	ldr	r3, [pc, #68]	; (1a78 <PCB_Protect+0x50>)
    1a32:	781b      	ldrb	r3, [r3, #0]
    1a34:	3301      	adds	r3, #1
    1a36:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    1a38:	2b08      	cmp	r3, #8
    1a3a:	d802      	bhi.n	1a42 <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    1a3c:	4a0e      	ldr	r2, [pc, #56]	; (1a78 <PCB_Protect+0x50>)
    1a3e:	7013      	strb	r3, [r2, #0]
    1a40:	e017      	b.n	1a72 <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    1a42:	2209      	movs	r2, #9
    1a44:	4b0c      	ldr	r3, [pc, #48]	; (1a78 <PCB_Protect+0x50>)
    1a46:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    1a48:	4a0c      	ldr	r2, [pc, #48]	; (1a7c <PCB_Protect+0x54>)
    1a4a:	7851      	ldrb	r1, [r2, #1]
    1a4c:	2320      	movs	r3, #32
    1a4e:	430b      	orrs	r3, r1
    1a50:	7053      	strb	r3, [r2, #1]
    1a52:	e00e      	b.n	1a72 <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    1a54:	2b54      	cmp	r3, #84	; 0x54
    1a56:	d80c      	bhi.n	1a72 <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    1a58:	4b07      	ldr	r3, [pc, #28]	; (1a78 <PCB_Protect+0x50>)
    1a5a:	781b      	ldrb	r3, [r3, #0]
    1a5c:	2b00      	cmp	r3, #0
    1a5e:	d003      	beq.n	1a68 <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    1a60:	3b01      	subs	r3, #1
    1a62:	4a05      	ldr	r2, [pc, #20]	; (1a78 <PCB_Protect+0x50>)
    1a64:	7013      	strb	r3, [r2, #0]
    1a66:	e004      	b.n	1a72 <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    1a68:	4a04      	ldr	r2, [pc, #16]	; (1a7c <PCB_Protect+0x54>)
    1a6a:	7853      	ldrb	r3, [r2, #1]
    1a6c:	2120      	movs	r1, #32
    1a6e:	438b      	bics	r3, r1
    1a70:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    1a72:	4770      	bx	lr
    1a74:	200003d0 	.word	0x200003d0
    1a78:	200000b3 	.word	0x200000b3
    1a7c:	200003f0 	.word	0x200003f0

00001a80 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    1a80:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    1a82:	4b05      	ldr	r3, [pc, #20]	; (1a98 <AFE_Control+0x18>)
    1a84:	4798      	blx	r3
	SoftwareProtection();//软件保护
    1a86:	4b05      	ldr	r3, [pc, #20]	; (1a9c <AFE_Control+0x1c>)
    1a88:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    1a8a:	4b05      	ldr	r3, [pc, #20]	; (1aa0 <AFE_Control+0x20>)
    1a8c:	4798      	blx	r3

	Cell_Balance(); //均衡
    1a8e:	4b05      	ldr	r3, [pc, #20]	; (1aa4 <AFE_Control+0x24>)
    1a90:	4798      	blx	r3
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    1a92:	4b05      	ldr	r3, [pc, #20]	; (1aa8 <AFE_Control+0x28>)
    1a94:	4798      	blx	r3
}
    1a96:	bd10      	pop	{r4, pc}
    1a98:	00001539 	.word	0x00001539
    1a9c:	000015e9 	.word	0x000015e9
    1aa0:	000017f9 	.word	0x000017f9
    1aa4:	0000192d 	.word	0x0000192d
    1aa8:	00001a29 	.word	0x00001a29

00001aac <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    1aac:	b510      	push	{r4, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    1aae:	4b18      	ldr	r3, [pc, #96]	; (1b10 <SOC+0x64>)
    1ab0:	2200      	movs	r2, #0
    1ab2:	5e9a      	ldrsh	r2, [r3, r2]
    1ab4:	4b17      	ldr	r3, [pc, #92]	; (1b14 <SOC+0x68>)
    1ab6:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    1ab8:	4c17      	ldr	r4, [pc, #92]	; (1b18 <SOC+0x6c>)
    1aba:	6a22      	ldr	r2, [r4, #32]
    1abc:	13db      	asrs	r3, r3, #15
    1abe:	189b      	adds	r3, r3, r2
    1ac0:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    1ac2:	6a20      	ldr	r0, [r4, #32]
    1ac4:	21e1      	movs	r1, #225	; 0xe1
    1ac6:	0189      	lsls	r1, r1, #6
    1ac8:	4b14      	ldr	r3, [pc, #80]	; (1b1c <SOC+0x70>)
    1aca:	4798      	blx	r3
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    1acc:	6a22      	ldr	r2, [r4, #32]
    1ace:	4b14      	ldr	r3, [pc, #80]	; (1b20 <SOC+0x74>)
    1ad0:	4343      	muls	r3, r0
    1ad2:	189b      	adds	r3, r3, r2
    1ad4:	6223      	str	r3, [r4, #32]
	

	if(tmp_cap>-30)
    1ad6:	0003      	movs	r3, r0
    1ad8:	331d      	adds	r3, #29
    1ada:	db02      	blt.n	1ae2 <SOC+0x36>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    1adc:	6863      	ldr	r3, [r4, #4]
    1ade:	18c0      	adds	r0, r0, r3
    1ae0:	6060      	str	r0, [r4, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    1ae2:	4b0d      	ldr	r3, [pc, #52]	; (1b18 <SOC+0x6c>)
    1ae4:	685b      	ldr	r3, [r3, #4]
    1ae6:	2b00      	cmp	r3, #0
    1ae8:	dd03      	ble.n	1af2 <SOC+0x46>
	{
		g_sys_cap.val.cap_val3 = 0;
    1aea:	2200      	movs	r2, #0
    1aec:	4b0a      	ldr	r3, [pc, #40]	; (1b18 <SOC+0x6c>)
    1aee:	60da      	str	r2, [r3, #12]
    1af0:	e00d      	b.n	1b0e <SOC+0x62>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    1af2:	4b09      	ldr	r3, [pc, #36]	; (1b18 <SOC+0x6c>)
    1af4:	6859      	ldr	r1, [r3, #4]
    1af6:	68da      	ldr	r2, [r3, #12]
    1af8:	188a      	adds	r2, r1, r2
    1afa:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    1afc:	2200      	movs	r2, #0
    1afe:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    1b00:	68da      	ldr	r2, [r3, #12]
    1b02:	4b08      	ldr	r3, [pc, #32]	; (1b24 <SOC+0x78>)
    1b04:	429a      	cmp	r2, r3
    1b06:	da02      	bge.n	1b0e <SOC+0x62>
		{
			g_sys_cap.val.cap_val3  = -1200;
    1b08:	001a      	movs	r2, r3
    1b0a:	4b03      	ldr	r3, [pc, #12]	; (1b18 <SOC+0x6c>)
    1b0c:	60da      	str	r2, [r3, #12]
		}
	}
    1b0e:	bd10      	pop	{r4, pc}
    1b10:	2000035e 	.word	0x2000035e
    1b14:	0002bf20 	.word	0x0002bf20
    1b18:	20000320 	.word	0x20000320
    1b1c:	0000524d 	.word	0x0000524d
    1b20:	ffffc7c0 	.word	0xffffc7c0
    1b24:	fffffb50 	.word	0xfffffb50

00001b28 <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    1b28:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    1b2a:	4a29      	ldr	r2, [pc, #164]	; (1bd0 <Sys_250ms_tick+0xa8>)
    1b2c:	8813      	ldrh	r3, [r2, #0]
    1b2e:	3301      	adds	r3, #1
    1b30:	b29b      	uxth	r3, r3
    1b32:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    1b34:	4a27      	ldr	r2, [pc, #156]	; (1bd4 <Sys_250ms_tick+0xac>)
    1b36:	7813      	ldrb	r3, [r2, #0]
    1b38:	3301      	adds	r3, #1
    1b3a:	7013      	strb	r3, [r2, #0]

	SOC();
    1b3c:	4b26      	ldr	r3, [pc, #152]	; (1bd8 <Sys_250ms_tick+0xb0>)
    1b3e:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    1b40:	4b26      	ldr	r3, [pc, #152]	; (1bdc <Sys_250ms_tick+0xb4>)
    1b42:	781b      	ldrb	r3, [r3, #0]
    1b44:	069a      	lsls	r2, r3, #26
    1b46:	d505      	bpl.n	1b54 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    1b48:	4925      	ldr	r1, [pc, #148]	; (1be0 <Sys_250ms_tick+0xb8>)
    1b4a:	780a      	ldrb	r2, [r1, #0]
    1b4c:	3201      	adds	r2, #1
    1b4e:	b2d2      	uxtb	r2, r2
    1b50:	700a      	strb	r2, [r1, #0]
    1b52:	e006      	b.n	1b62 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    1b54:	4a22      	ldr	r2, [pc, #136]	; (1be0 <Sys_250ms_tick+0xb8>)
    1b56:	7812      	ldrb	r2, [r2, #0]
    1b58:	2a2d      	cmp	r2, #45	; 0x2d
    1b5a:	d002      	beq.n	1b62 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    1b5c:	2100      	movs	r1, #0
    1b5e:	4a20      	ldr	r2, [pc, #128]	; (1be0 <Sys_250ms_tick+0xb8>)
    1b60:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    1b62:	065a      	lsls	r2, r3, #25
    1b64:	d505      	bpl.n	1b72 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    1b66:	491f      	ldr	r1, [pc, #124]	; (1be4 <Sys_250ms_tick+0xbc>)
    1b68:	780a      	ldrb	r2, [r1, #0]
    1b6a:	3201      	adds	r2, #1
    1b6c:	b2d2      	uxtb	r2, r2
    1b6e:	700a      	strb	r2, [r1, #0]
    1b70:	e006      	b.n	1b80 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    1b72:	4a1c      	ldr	r2, [pc, #112]	; (1be4 <Sys_250ms_tick+0xbc>)
    1b74:	7812      	ldrb	r2, [r2, #0]
    1b76:	2a2d      	cmp	r2, #45	; 0x2d
    1b78:	d002      	beq.n	1b80 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    1b7a:	2100      	movs	r1, #0
    1b7c:	4a19      	ldr	r2, [pc, #100]	; (1be4 <Sys_250ms_tick+0xbc>)
    1b7e:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    1b80:	06db      	lsls	r3, r3, #27
    1b82:	d505      	bpl.n	1b90 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    1b84:	4a18      	ldr	r2, [pc, #96]	; (1be8 <Sys_250ms_tick+0xc0>)
    1b86:	7813      	ldrb	r3, [r2, #0]
    1b88:	3301      	adds	r3, #1
    1b8a:	b2db      	uxtb	r3, r3
    1b8c:	7013      	strb	r3, [r2, #0]
    1b8e:	e006      	b.n	1b9e <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    1b90:	4b15      	ldr	r3, [pc, #84]	; (1be8 <Sys_250ms_tick+0xc0>)
    1b92:	781b      	ldrb	r3, [r3, #0]
    1b94:	2b2d      	cmp	r3, #45	; 0x2d
    1b96:	d002      	beq.n	1b9e <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    1b98:	2200      	movs	r2, #0
    1b9a:	4b13      	ldr	r3, [pc, #76]	; (1be8 <Sys_250ms_tick+0xc0>)
    1b9c:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    1b9e:	4b13      	ldr	r3, [pc, #76]	; (1bec <Sys_250ms_tick+0xc4>)
    1ba0:	781b      	ldrb	r3, [r3, #0]
    1ba2:	069a      	lsls	r2, r3, #26
    1ba4:	d504      	bpl.n	1bb0 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    1ba6:	4912      	ldr	r1, [pc, #72]	; (1bf0 <Sys_250ms_tick+0xc8>)
    1ba8:	880a      	ldrh	r2, [r1, #0]
    1baa:	3201      	adds	r2, #1
    1bac:	800a      	strh	r2, [r1, #0]
    1bae:	e002      	b.n	1bb6 <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    1bb0:	2100      	movs	r1, #0
    1bb2:	4a0f      	ldr	r2, [pc, #60]	; (1bf0 <Sys_250ms_tick+0xc8>)
    1bb4:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    1bb6:	06db      	lsls	r3, r3, #27
    1bb8:	d504      	bpl.n	1bc4 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    1bba:	4a0e      	ldr	r2, [pc, #56]	; (1bf4 <Sys_250ms_tick+0xcc>)
    1bbc:	8813      	ldrh	r3, [r2, #0]
    1bbe:	3301      	adds	r3, #1
    1bc0:	8013      	strh	r3, [r2, #0]
    1bc2:	e002      	b.n	1bca <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    1bc4:	2200      	movs	r2, #0
    1bc6:	4b0b      	ldr	r3, [pc, #44]	; (1bf4 <Sys_250ms_tick+0xcc>)
    1bc8:	801a      	strh	r2, [r3, #0]
	}
	
	SysLED_Display();
    1bca:	4b0b      	ldr	r3, [pc, #44]	; (1bf8 <Sys_250ms_tick+0xd0>)
    1bcc:	4798      	blx	r3
}
    1bce:	bd10      	pop	{r4, pc}
    1bd0:	200000a8 	.word	0x200000a8
    1bd4:	200000b2 	.word	0x200000b2
    1bd8:	00001aad 	.word	0x00001aad
    1bdc:	200003cc 	.word	0x200003cc
    1be0:	200003f3 	.word	0x200003f3
    1be4:	200003f2 	.word	0x200003f2
    1be8:	200003ca 	.word	0x200003ca
    1bec:	200003f0 	.word	0x200003f0
    1bf0:	200000bc 	.word	0x200000bc
    1bf4:	200000ae 	.word	0x200000ae
    1bf8:	00004919 	.word	0x00004919

00001bfc <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    1bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bfe:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    1c00:	4b10      	ldr	r3, [pc, #64]	; (1c44 <VbatToSoc+0x48>)
    1c02:	429c      	cmp	r4, r3
    1c04:	d01a      	beq.n	1c3c <VbatToSoc+0x40>
    1c06:	2032      	movs	r0, #50	; 0x32
    1c08:	2165      	movs	r1, #101	; 0x65
    1c0a:	2200      	movs	r2, #0
    1c0c:	4e0e      	ldr	r6, [pc, #56]	; (1c48 <VbatToSoc+0x4c>)
    1c0e:	25ff      	movs	r5, #255	; 0xff
    1c10:	e00c      	b.n	1c2c <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    1c12:	1853      	adds	r3, r2, r1
    1c14:	0fd8      	lsrs	r0, r3, #31
    1c16:	18c3      	adds	r3, r0, r3
    1c18:	105b      	asrs	r3, r3, #1
    1c1a:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    1c1c:	402b      	ands	r3, r5
    1c1e:	005b      	lsls	r3, r3, #1
    1c20:	5b9b      	ldrh	r3, [r3, r6]
    1c22:	42a3      	cmp	r3, r4
    1c24:	d00d      	beq.n	1c42 <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    1c26:	1a8f      	subs	r7, r1, r2
    1c28:	2f01      	cmp	r7, #1
    1c2a:	d009      	beq.n	1c40 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    1c2c:	429c      	cmp	r4, r3
    1c2e:	d301      	bcc.n	1c34 <VbatToSoc+0x38>
    1c30:	0002      	movs	r2, r0
    1c32:	e000      	b.n	1c36 <VbatToSoc+0x3a>
    1c34:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    1c36:	4291      	cmp	r1, r2
    1c38:	d8eb      	bhi.n	1c12 <VbatToSoc+0x16>
    1c3a:	e002      	b.n	1c42 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    1c3c:	2032      	movs	r0, #50	; 0x32
    1c3e:	e000      	b.n	1c42 <VbatToSoc+0x46>
    1c40:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    1c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c44:	00000e66 	.word	0x00000e66
    1c48:	00006798 	.word	0x00006798

00001c4c <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    1c4c:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    1c4e:	4bbc      	ldr	r3, [pc, #752]	; (1f40 <Cap_Update_Check+0x2f4>)
    1c50:	881b      	ldrh	r3, [r3, #0]
    1c52:	33b5      	adds	r3, #181	; 0xb5
    1c54:	b29b      	uxth	r3, r3
    1c56:	22b5      	movs	r2, #181	; 0xb5
    1c58:	0052      	lsls	r2, r2, #1
    1c5a:	4293      	cmp	r3, r2
    1c5c:	d85b      	bhi.n	1d16 <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    1c5e:	4ab9      	ldr	r2, [pc, #740]	; (1f44 <Cap_Update_Check+0x2f8>)
    1c60:	7853      	ldrb	r3, [r2, #1]
    1c62:	2110      	movs	r1, #16
    1c64:	438b      	bics	r3, r1
    1c66:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    1c68:	2200      	movs	r2, #0
    1c6a:	4bb7      	ldr	r3, [pc, #732]	; (1f48 <Cap_Update_Check+0x2fc>)
    1c6c:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    1c6e:	4bb7      	ldr	r3, [pc, #732]	; (1f4c <Cap_Update_Check+0x300>)
    1c70:	881b      	ldrh	r3, [r3, #0]
    1c72:	2b00      	cmp	r3, #0
    1c74:	d12c      	bne.n	1cd0 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    1c76:	4bb6      	ldr	r3, [pc, #728]	; (1f50 <Cap_Update_Check+0x304>)
    1c78:	8818      	ldrh	r0, [r3, #0]
    1c7a:	4bb6      	ldr	r3, [pc, #728]	; (1f54 <Cap_Update_Check+0x308>)
    1c7c:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    1c7e:	3201      	adds	r2, #1
    1c80:	4bb2      	ldr	r3, [pc, #712]	; (1f4c <Cap_Update_Check+0x300>)
    1c82:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    1c84:	4bb4      	ldr	r3, [pc, #720]	; (1f58 <Cap_Update_Check+0x30c>)
    1c86:	4358      	muls	r0, r3
    1c88:	0b80      	lsrs	r0, r0, #14
    1c8a:	4bb4      	ldr	r3, [pc, #720]	; (1f5c <Cap_Update_Check+0x310>)
    1c8c:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    1c8e:	4bb4      	ldr	r3, [pc, #720]	; (1f60 <Cap_Update_Check+0x314>)
    1c90:	7c9b      	ldrb	r3, [r3, #18]
    1c92:	b2db      	uxtb	r3, r3
    1c94:	4298      	cmp	r0, r3
    1c96:	d905      	bls.n	1ca4 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    1c98:	4bb1      	ldr	r3, [pc, #708]	; (1f60 <Cap_Update_Check+0x314>)
    1c9a:	7c9b      	ldrb	r3, [r3, #18]
    1c9c:	1ac0      	subs	r0, r0, r3
    1c9e:	4bb1      	ldr	r3, [pc, #708]	; (1f64 <Cap_Update_Check+0x318>)
    1ca0:	8018      	strh	r0, [r3, #0]
    1ca2:	e004      	b.n	1cae <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    1ca4:	4bae      	ldr	r3, [pc, #696]	; (1f60 <Cap_Update_Check+0x314>)
    1ca6:	7c9b      	ldrb	r3, [r3, #18]
    1ca8:	1a18      	subs	r0, r3, r0
    1caa:	4bae      	ldr	r3, [pc, #696]	; (1f64 <Cap_Update_Check+0x318>)
    1cac:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    1cae:	4bad      	ldr	r3, [pc, #692]	; (1f64 <Cap_Update_Check+0x318>)
    1cb0:	8819      	ldrh	r1, [r3, #0]
    1cb2:	2900      	cmp	r1, #0
    1cb4:	d008      	beq.n	1cc8 <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    1cb6:	4349      	muls	r1, r1
    1cb8:	b289      	uxth	r1, r1
    1cba:	2096      	movs	r0, #150	; 0x96
    1cbc:	0100      	lsls	r0, r0, #4
    1cbe:	4baa      	ldr	r3, [pc, #680]	; (1f68 <Cap_Update_Check+0x31c>)
    1cc0:	4798      	blx	r3
    1cc2:	4ba8      	ldr	r3, [pc, #672]	; (1f64 <Cap_Update_Check+0x318>)
    1cc4:	8018      	strh	r0, [r3, #0]
    1cc6:	e039      	b.n	1d3c <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    1cc8:	2278      	movs	r2, #120	; 0x78
    1cca:	4ba6      	ldr	r3, [pc, #664]	; (1f64 <Cap_Update_Check+0x318>)
    1ccc:	801a      	strh	r2, [r3, #0]
    1cce:	e035      	b.n	1d3c <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    1cd0:	3301      	adds	r3, #1
    1cd2:	b29b      	uxth	r3, r3
    1cd4:	4a9d      	ldr	r2, [pc, #628]	; (1f4c <Cap_Update_Check+0x300>)
    1cd6:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    1cd8:	4aa2      	ldr	r2, [pc, #648]	; (1f64 <Cap_Update_Check+0x318>)
    1cda:	8812      	ldrh	r2, [r2, #0]
    1cdc:	429a      	cmp	r2, r3
    1cde:	d22d      	bcs.n	1d3c <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    1ce0:	4b9b      	ldr	r3, [pc, #620]	; (1f50 <Cap_Update_Check+0x304>)
    1ce2:	881a      	ldrh	r2, [r3, #0]
    1ce4:	4b9b      	ldr	r3, [pc, #620]	; (1f54 <Cap_Update_Check+0x308>)
    1ce6:	881b      	ldrh	r3, [r3, #0]
    1ce8:	429a      	cmp	r2, r3
    1cea:	d902      	bls.n	1cf2 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    1cec:	1ad3      	subs	r3, r2, r3
    1cee:	b29b      	uxth	r3, r3
    1cf0:	e001      	b.n	1cf6 <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    1cf2:	1a9b      	subs	r3, r3, r2
    1cf4:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    1cf6:	22f4      	movs	r2, #244	; 0xf4
    1cf8:	32ff      	adds	r2, #255	; 0xff
    1cfa:	4293      	cmp	r3, r2
    1cfc:	d807      	bhi.n	1d0e <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    1cfe:	4a91      	ldr	r2, [pc, #580]	; (1f44 <Cap_Update_Check+0x2f8>)
    1d00:	7851      	ldrb	r1, [r2, #1]
    1d02:	2302      	movs	r3, #2
    1d04:	430b      	orrs	r3, r1
    1d06:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    1d08:	2201      	movs	r2, #1
    1d0a:	4b98      	ldr	r3, [pc, #608]	; (1f6c <Cap_Update_Check+0x320>)
    1d0c:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    1d0e:	2200      	movs	r2, #0
    1d10:	4b8e      	ldr	r3, [pc, #568]	; (1f4c <Cap_Update_Check+0x300>)
    1d12:	801a      	strh	r2, [r3, #0]
    1d14:	e012      	b.n	1d3c <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    1d16:	4b8c      	ldr	r3, [pc, #560]	; (1f48 <Cap_Update_Check+0x2fc>)
    1d18:	781b      	ldrb	r3, [r3, #0]
    1d1a:	3301      	adds	r3, #1
    1d1c:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    1d1e:	2b03      	cmp	r3, #3
    1d20:	d802      	bhi.n	1d28 <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    1d22:	4a89      	ldr	r2, [pc, #548]	; (1f48 <Cap_Update_Check+0x2fc>)
    1d24:	7013      	strb	r3, [r2, #0]
    1d26:	e009      	b.n	1d3c <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    1d28:	2300      	movs	r3, #0
    1d2a:	4a87      	ldr	r2, [pc, #540]	; (1f48 <Cap_Update_Check+0x2fc>)
    1d2c:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    1d2e:	4a87      	ldr	r2, [pc, #540]	; (1f4c <Cap_Update_Check+0x300>)
    1d30:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    1d32:	4a84      	ldr	r2, [pc, #528]	; (1f44 <Cap_Update_Check+0x2f8>)
    1d34:	7851      	ldrb	r1, [r2, #1]
    1d36:	2310      	movs	r3, #16
    1d38:	430b      	orrs	r3, r1
    1d3a:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    1d3c:	4b8c      	ldr	r3, [pc, #560]	; (1f70 <Cap_Update_Check+0x324>)
    1d3e:	881b      	ldrh	r3, [r3, #0]
    1d40:	2b0a      	cmp	r3, #10
    1d42:	d800      	bhi.n	1d46 <Cap_Update_Check+0xfa>
    1d44:	e09d      	b.n	1e82 <Cap_Update_Check+0x236>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    1d46:	4b7e      	ldr	r3, [pc, #504]	; (1f40 <Cap_Update_Check+0x2f4>)
    1d48:	881c      	ldrh	r4, [r3, #0]
    1d4a:	4b8a      	ldr	r3, [pc, #552]	; (1f74 <Cap_Update_Check+0x328>)
    1d4c:	18e3      	adds	r3, r4, r3
    1d4e:	b29b      	uxth	r3, r3
    1d50:	229f      	movs	r2, #159	; 0x9f
    1d52:	00d2      	lsls	r2, r2, #3
    1d54:	4293      	cmp	r3, r2
    1d56:	d84f      	bhi.n	1df8 <Cap_Update_Check+0x1ac>
		{
			if(dch_delay ==0)
    1d58:	4b87      	ldr	r3, [pc, #540]	; (1f78 <Cap_Update_Check+0x32c>)
    1d5a:	781b      	ldrb	r3, [r3, #0]
    1d5c:	2b00      	cmp	r3, #0
    1d5e:	d107      	bne.n	1d70 <Cap_Update_Check+0x124>
			{
				vbat_10s_last_val = Total_VBAT;
    1d60:	4b7b      	ldr	r3, [pc, #492]	; (1f50 <Cap_Update_Check+0x304>)
    1d62:	881a      	ldrh	r2, [r3, #0]
    1d64:	4b85      	ldr	r3, [pc, #532]	; (1f7c <Cap_Update_Check+0x330>)
    1d66:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    1d68:	2201      	movs	r2, #1
    1d6a:	4b83      	ldr	r3, [pc, #524]	; (1f78 <Cap_Update_Check+0x32c>)
    1d6c:	701a      	strb	r2, [r3, #0]
    1d6e:	e046      	b.n	1dfe <Cap_Update_Check+0x1b2>
    1d70:	3301      	adds	r3, #1
    1d72:	b2db      	uxtb	r3, r3
    1d74:	4a80      	ldr	r2, [pc, #512]	; (1f78 <Cap_Update_Check+0x32c>)
    1d76:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    1d78:	2b28      	cmp	r3, #40	; 0x28
    1d7a:	d940      	bls.n	1dfe <Cap_Update_Check+0x1b2>
			{
				if(vbat_10s_last_val > Total_VBAT)
    1d7c:	4b7f      	ldr	r3, [pc, #508]	; (1f7c <Cap_Update_Check+0x330>)
    1d7e:	881b      	ldrh	r3, [r3, #0]
    1d80:	4a73      	ldr	r2, [pc, #460]	; (1f50 <Cap_Update_Check+0x304>)
    1d82:	8812      	ldrh	r2, [r2, #0]
    1d84:	4293      	cmp	r3, r2
    1d86:	d933      	bls.n	1df0 <Cap_Update_Check+0x1a4>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    1d88:	1a9b      	subs	r3, r3, r2
    1d8a:	b29b      	uxth	r3, r3
    1d8c:	21f4      	movs	r1, #244	; 0xf4
    1d8e:	31ff      	adds	r1, #255	; 0xff
    1d90:	428b      	cmp	r3, r1
    1d92:	d82d      	bhi.n	1df0 <Cap_Update_Check+0x1a4>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    1d94:	4d70      	ldr	r5, [pc, #448]	; (1f58 <Cap_Update_Check+0x30c>)
    1d96:	436a      	muls	r2, r5
    1d98:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    1d9a:	b2a8      	uxth	r0, r5
    1d9c:	4b6f      	ldr	r3, [pc, #444]	; (1f5c <Cap_Update_Check+0x310>)
    1d9e:	4798      	blx	r3
						if(capacity_volt<3200)
    1da0:	4b77      	ldr	r3, [pc, #476]	; (1f80 <Cap_Update_Check+0x334>)
    1da2:	429d      	cmp	r5, r3
    1da4:	d812      	bhi.n	1dcc <Cap_Update_Check+0x180>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    1da6:	4b6e      	ldr	r3, [pc, #440]	; (1f60 <Cap_Update_Check+0x314>)
    1da8:	7c9b      	ldrb	r3, [r3, #18]
    1daa:	3b05      	subs	r3, #5
    1dac:	4298      	cmp	r0, r3
    1dae:	d21f      	bcs.n	1df0 <Cap_Update_Check+0x1a4>
    1db0:	4b6b      	ldr	r3, [pc, #428]	; (1f60 <Cap_Update_Check+0x314>)
    1db2:	7c9b      	ldrb	r3, [r3, #18]
    1db4:	b2db      	uxtb	r3, r3
    1db6:	2b05      	cmp	r3, #5
    1db8:	d91a      	bls.n	1df0 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    1dba:	4a62      	ldr	r2, [pc, #392]	; (1f44 <Cap_Update_Check+0x2f8>)
    1dbc:	7851      	ldrb	r1, [r2, #1]
    1dbe:	2302      	movs	r3, #2
    1dc0:	430b      	orrs	r3, r1
    1dc2:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    1dc4:	2205      	movs	r2, #5
    1dc6:	4b69      	ldr	r3, [pc, #420]	; (1f6c <Cap_Update_Check+0x320>)
    1dc8:	701a      	strb	r2, [r3, #0]
    1dca:	e011      	b.n	1df0 <Cap_Update_Check+0x1a4>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    1dcc:	4b64      	ldr	r3, [pc, #400]	; (1f60 <Cap_Update_Check+0x314>)
    1dce:	7c9b      	ldrb	r3, [r3, #18]
    1dd0:	3b0f      	subs	r3, #15
    1dd2:	4298      	cmp	r0, r3
    1dd4:	d20c      	bcs.n	1df0 <Cap_Update_Check+0x1a4>
    1dd6:	4b62      	ldr	r3, [pc, #392]	; (1f60 <Cap_Update_Check+0x314>)
    1dd8:	7c9b      	ldrb	r3, [r3, #18]
    1dda:	b2db      	uxtb	r3, r3
    1ddc:	2b0f      	cmp	r3, #15
    1dde:	d907      	bls.n	1df0 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    1de0:	4a58      	ldr	r2, [pc, #352]	; (1f44 <Cap_Update_Check+0x2f8>)
    1de2:	7851      	ldrb	r1, [r2, #1]
    1de4:	2302      	movs	r3, #2
    1de6:	430b      	orrs	r3, r1
    1de8:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    1dea:	220f      	movs	r2, #15
    1dec:	4b5f      	ldr	r3, [pc, #380]	; (1f6c <Cap_Update_Check+0x320>)
    1dee:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    1df0:	2200      	movs	r2, #0
    1df2:	4b61      	ldr	r3, [pc, #388]	; (1f78 <Cap_Update_Check+0x32c>)
    1df4:	701a      	strb	r2, [r3, #0]
    1df6:	e002      	b.n	1dfe <Cap_Update_Check+0x1b2>
			}
		}
		else
		{
			dch_delay =0;
    1df8:	2200      	movs	r2, #0
    1dfa:	4b5f      	ldr	r3, [pc, #380]	; (1f78 <Cap_Update_Check+0x32c>)
    1dfc:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    1dfe:	3cb7      	subs	r4, #183	; 0xb7
    1e00:	b2a4      	uxth	r4, r4
    1e02:	239f      	movs	r3, #159	; 0x9f
    1e04:	00db      	lsls	r3, r3, #3
    1e06:	429c      	cmp	r4, r3
    1e08:	d838      	bhi.n	1e7c <Cap_Update_Check+0x230>
		{
			if(chg_delay ==0)
    1e0a:	4b5e      	ldr	r3, [pc, #376]	; (1f84 <Cap_Update_Check+0x338>)
    1e0c:	781b      	ldrb	r3, [r3, #0]
    1e0e:	2b00      	cmp	r3, #0
    1e10:	d107      	bne.n	1e22 <Cap_Update_Check+0x1d6>
			{
				vbat_10s_last_val = Total_VBAT;
    1e12:	4b4f      	ldr	r3, [pc, #316]	; (1f50 <Cap_Update_Check+0x304>)
    1e14:	881a      	ldrh	r2, [r3, #0]
    1e16:	4b59      	ldr	r3, [pc, #356]	; (1f7c <Cap_Update_Check+0x330>)
    1e18:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    1e1a:	2201      	movs	r2, #1
    1e1c:	4b59      	ldr	r3, [pc, #356]	; (1f84 <Cap_Update_Check+0x338>)
    1e1e:	701a      	strb	r2, [r3, #0]
    1e20:	e02f      	b.n	1e82 <Cap_Update_Check+0x236>
    1e22:	3301      	adds	r3, #1
    1e24:	b2db      	uxtb	r3, r3
    1e26:	4a57      	ldr	r2, [pc, #348]	; (1f84 <Cap_Update_Check+0x338>)
    1e28:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    1e2a:	2b28      	cmp	r3, #40	; 0x28
    1e2c:	d929      	bls.n	1e82 <Cap_Update_Check+0x236>
			{
				if(vbat_10s_last_val< Total_VBAT)
    1e2e:	4b53      	ldr	r3, [pc, #332]	; (1f7c <Cap_Update_Check+0x330>)
    1e30:	881b      	ldrh	r3, [r3, #0]
    1e32:	4a47      	ldr	r2, [pc, #284]	; (1f50 <Cap_Update_Check+0x304>)
    1e34:	8812      	ldrh	r2, [r2, #0]
    1e36:	4293      	cmp	r3, r2
    1e38:	d21c      	bcs.n	1e74 <Cap_Update_Check+0x228>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    1e3a:	1ad3      	subs	r3, r2, r3
    1e3c:	b29b      	uxth	r3, r3
    1e3e:	21f4      	movs	r1, #244	; 0xf4
    1e40:	31ff      	adds	r1, #255	; 0xff
    1e42:	428b      	cmp	r3, r1
    1e44:	d816      	bhi.n	1e74 <Cap_Update_Check+0x228>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    1e46:	4844      	ldr	r0, [pc, #272]	; (1f58 <Cap_Update_Check+0x30c>)
    1e48:	4350      	muls	r0, r2
    1e4a:	0b80      	lsrs	r0, r0, #14
    1e4c:	4b43      	ldr	r3, [pc, #268]	; (1f5c <Cap_Update_Check+0x310>)
    1e4e:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    1e50:	4b43      	ldr	r3, [pc, #268]	; (1f60 <Cap_Update_Check+0x314>)
    1e52:	7c9b      	ldrb	r3, [r3, #18]
    1e54:	3b0f      	subs	r3, #15
    1e56:	4298      	cmp	r0, r3
    1e58:	d20c      	bcs.n	1e74 <Cap_Update_Check+0x228>
    1e5a:	4b41      	ldr	r3, [pc, #260]	; (1f60 <Cap_Update_Check+0x314>)
    1e5c:	7c9b      	ldrb	r3, [r3, #18]
    1e5e:	b2db      	uxtb	r3, r3
    1e60:	2b0f      	cmp	r3, #15
    1e62:	d907      	bls.n	1e74 <Cap_Update_Check+0x228>
						{
							sys_flags.val.re_cap_update_flag = true;
    1e64:	4a37      	ldr	r2, [pc, #220]	; (1f44 <Cap_Update_Check+0x2f8>)
    1e66:	7851      	ldrb	r1, [r2, #1]
    1e68:	2302      	movs	r3, #2
    1e6a:	430b      	orrs	r3, r1
    1e6c:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    1e6e:	220f      	movs	r2, #15
    1e70:	4b3e      	ldr	r3, [pc, #248]	; (1f6c <Cap_Update_Check+0x320>)
    1e72:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    1e74:	2200      	movs	r2, #0
    1e76:	4b43      	ldr	r3, [pc, #268]	; (1f84 <Cap_Update_Check+0x338>)
    1e78:	701a      	strb	r2, [r3, #0]
    1e7a:	e002      	b.n	1e82 <Cap_Update_Check+0x236>
			}
		}
		else
		{
			chg_delay =0;
    1e7c:	2200      	movs	r2, #0
    1e7e:	4b41      	ldr	r3, [pc, #260]	; (1f84 <Cap_Update_Check+0x338>)
    1e80:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    1e82:	4b30      	ldr	r3, [pc, #192]	; (1f44 <Cap_Update_Check+0x2f8>)
    1e84:	785b      	ldrb	r3, [r3, #1]
    1e86:	079b      	lsls	r3, r3, #30
    1e88:	d558      	bpl.n	1f3c <Cap_Update_Check+0x2f0>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    1e8a:	4b31      	ldr	r3, [pc, #196]	; (1f50 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    1e8c:	8818      	ldrh	r0, [r3, #0]
    1e8e:	4b32      	ldr	r3, [pc, #200]	; (1f58 <Cap_Update_Check+0x30c>)
    1e90:	4358      	muls	r0, r3
    1e92:	0b80      	lsrs	r0, r0, #14
    1e94:	4b31      	ldr	r3, [pc, #196]	; (1f5c <Cap_Update_Check+0x310>)
    1e96:	4798      	blx	r3
    1e98:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    1e9a:	492a      	ldr	r1, [pc, #168]	; (1f44 <Cap_Update_Check+0x2f8>)
    1e9c:	784c      	ldrb	r4, [r1, #1]
    1e9e:	2310      	movs	r3, #16
    1ea0:	4323      	orrs	r3, r4
    1ea2:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    1ea4:	4b2e      	ldr	r3, [pc, #184]	; (1f60 <Cap_Update_Check+0x314>)
    1ea6:	7c9b      	ldrb	r3, [r3, #18]
    1ea8:	4930      	ldr	r1, [pc, #192]	; (1f6c <Cap_Update_Check+0x320>)
    1eaa:	7809      	ldrb	r1, [r1, #0]
    1eac:	1ac3      	subs	r3, r0, r3
    1eae:	428b      	cmp	r3, r1
    1eb0:	dd1a      	ble.n	1ee8 <Cap_Update_Check+0x29c>
    1eb2:	4b2b      	ldr	r3, [pc, #172]	; (1f60 <Cap_Update_Check+0x314>)
    1eb4:	7c9b      	ldrb	r3, [r3, #18]
    1eb6:	b2db      	uxtb	r3, r3
    1eb8:	4298      	cmp	r0, r3
    1eba:	d915      	bls.n	1ee8 <Cap_Update_Check+0x29c>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    1ebc:	4b28      	ldr	r3, [pc, #160]	; (1f60 <Cap_Update_Check+0x314>)
    1ebe:	7c9b      	ldrb	r3, [r3, #18]
    1ec0:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    1ec2:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    1ec4:	d005      	beq.n	1ed2 <Cap_Update_Check+0x286>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    1ec6:	4d1f      	ldr	r5, [pc, #124]	; (1f44 <Cap_Update_Check+0x2f8>)
    1ec8:	786c      	ldrb	r4, [r5, #1]
    1eca:	2610      	movs	r6, #16
    1ecc:	43b4      	bics	r4, r6
    1ece:	706c      	strb	r4, [r5, #1]
    1ed0:	e000      	b.n	1ed4 <Cap_Update_Check+0x288>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    1ed2:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    1ed4:	4d22      	ldr	r5, [pc, #136]	; (1f60 <Cap_Update_Check+0x314>)
    1ed6:	7dec      	ldrb	r4, [r5, #23]
    1ed8:	b2db      	uxtb	r3, r3
    1eda:	1ae4      	subs	r4, r4, r3
    1edc:	b264      	sxtb	r4, r4
    1ede:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    1ee0:	7cac      	ldrb	r4, [r5, #18]
    1ee2:	18e3      	adds	r3, r4, r3
    1ee4:	b2db      	uxtb	r3, r3
    1ee6:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    1ee8:	4b1d      	ldr	r3, [pc, #116]	; (1f60 <Cap_Update_Check+0x314>)
    1eea:	7c9b      	ldrb	r3, [r3, #18]
    1eec:	1a1b      	subs	r3, r3, r0
    1eee:	4299      	cmp	r1, r3
    1ef0:	da1f      	bge.n	1f32 <Cap_Update_Check+0x2e6>
    1ef2:	4b1b      	ldr	r3, [pc, #108]	; (1f60 <Cap_Update_Check+0x314>)
    1ef4:	7c9b      	ldrb	r3, [r3, #18]
    1ef6:	b2db      	uxtb	r3, r3
    1ef8:	429a      	cmp	r2, r3
    1efa:	d21a      	bcs.n	1f32 <Cap_Update_Check+0x2e6>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    1efc:	4b18      	ldr	r3, [pc, #96]	; (1f60 <Cap_Update_Check+0x314>)
    1efe:	7c9b      	ldrb	r3, [r3, #18]
    1f00:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    1f02:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    1f04:	d005      	beq.n	1f12 <Cap_Update_Check+0x2c6>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    1f06:	4a0f      	ldr	r2, [pc, #60]	; (1f44 <Cap_Update_Check+0x2f8>)
    1f08:	7853      	ldrb	r3, [r2, #1]
    1f0a:	2110      	movs	r1, #16
    1f0c:	438b      	bics	r3, r1
    1f0e:	7053      	strb	r3, [r2, #1]
    1f10:	e005      	b.n	1f1e <Cap_Update_Check+0x2d2>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    1f12:	4a0c      	ldr	r2, [pc, #48]	; (1f44 <Cap_Update_Check+0x2f8>)
    1f14:	7851      	ldrb	r1, [r2, #1]
    1f16:	2310      	movs	r3, #16
    1f18:	430b      	orrs	r3, r1
    1f1a:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    1f1c:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    1f1e:	4a10      	ldr	r2, [pc, #64]	; (1f60 <Cap_Update_Check+0x314>)
    1f20:	7dd3      	ldrb	r3, [r2, #23]
    1f22:	b2c0      	uxtb	r0, r0
    1f24:	181b      	adds	r3, r3, r0
    1f26:	b25b      	sxtb	r3, r3
    1f28:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    1f2a:	7c93      	ldrb	r3, [r2, #18]
    1f2c:	1a18      	subs	r0, r3, r0
    1f2e:	b2c0      	uxtb	r0, r0
    1f30:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    1f32:	4a04      	ldr	r2, [pc, #16]	; (1f44 <Cap_Update_Check+0x2f8>)
    1f34:	7853      	ldrb	r3, [r2, #1]
    1f36:	2102      	movs	r1, #2
    1f38:	438b      	bics	r3, r1
    1f3a:	7053      	strb	r3, [r2, #1]
	}
}
    1f3c:	bd70      	pop	{r4, r5, r6, pc}
    1f3e:	46c0      	nop			; (mov r8, r8)
    1f40:	2000035e 	.word	0x2000035e
    1f44:	20000360 	.word	0x20000360
    1f48:	200000d2 	.word	0x200000d2
    1f4c:	200000c4 	.word	0x200000c4
    1f50:	2000031c 	.word	0x2000031c
    1f54:	200000c8 	.word	0x200000c8
    1f58:	00001388 	.word	0x00001388
    1f5c:	00001bfd 	.word	0x00001bfd
    1f60:	20000320 	.word	0x20000320
    1f64:	200001b8 	.word	0x200001b8
    1f68:	0000524d 	.word	0x0000524d
    1f6c:	200000c1 	.word	0x200000c1
    1f70:	20000268 	.word	0x20000268
    1f74:	000005af 	.word	0x000005af
    1f78:	200000c6 	.word	0x200000c6
    1f7c:	200000d0 	.word	0x200000d0
    1f80:	00000c7f 	.word	0x00000c7f
    1f84:	200000c0 	.word	0x200000c0

00001f88 <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    1f88:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    1f8a:	4b57      	ldr	r3, [pc, #348]	; (20e8 <STACK_SIZE+0xe8>)
    1f8c:	2200      	movs	r2, #0
    1f8e:	5e9b      	ldrsh	r3, [r3, r2]
    1f90:	001a      	movs	r2, r3
    1f92:	32b6      	adds	r2, #182	; 0xb6
    1f94:	da3a      	bge.n	200c <STACK_SIZE+0xc>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    1f96:	4b55      	ldr	r3, [pc, #340]	; (20ec <STACK_SIZE+0xec>)
    1f98:	881b      	ldrh	r3, [r3, #0]
    1f9a:	2b27      	cmp	r3, #39	; 0x27
    1f9c:	d827      	bhi.n	1fee <FullCap_Update+0x66>
    1f9e:	4b54      	ldr	r3, [pc, #336]	; (20f0 <STACK_SIZE+0xf0>)
    1fa0:	881b      	ldrh	r3, [r3, #0]
    1fa2:	2b0a      	cmp	r3, #10
    1fa4:	d923      	bls.n	1fee <FullCap_Update+0x66>
		{
			temp_soc_err_cnt =0;
    1fa6:	2200      	movs	r2, #0
    1fa8:	4b52      	ldr	r3, [pc, #328]	; (20f4 <STACK_SIZE+0xf4>)
    1faa:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    1fac:	4b52      	ldr	r3, [pc, #328]	; (20f8 <STACK_SIZE+0xf8>)
    1fae:	785b      	ldrb	r3, [r3, #1]
    1fb0:	06db      	lsls	r3, r3, #27
    1fb2:	d400      	bmi.n	1fb6 <FullCap_Update+0x2e>
    1fb4:	e097      	b.n	20e6 <STACK_SIZE+0xe6>
			{
				
				if(soc_fcc_save ==0)
    1fb6:	4b51      	ldr	r3, [pc, #324]	; (20fc <STACK_SIZE+0xfc>)
    1fb8:	781b      	ldrb	r3, [r3, #0]
    1fba:	2b00      	cmp	r3, #0
    1fbc:	d10e      	bne.n	1fdc <FullCap_Update+0x54>
				{
					soc_fcc_save = 1;
    1fbe:	3201      	adds	r2, #1
    1fc0:	4b4e      	ldr	r3, [pc, #312]	; (20fc <STACK_SIZE+0xfc>)
    1fc2:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    1fc4:	2300      	movs	r3, #0
    1fc6:	4a4e      	ldr	r2, [pc, #312]	; (2100 <STACK_SIZE+0x100>)
    1fc8:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    1fca:	4a4e      	ldr	r2, [pc, #312]	; (2104 <STACK_SIZE+0x104>)
    1fcc:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    1fce:	4b4e      	ldr	r3, [pc, #312]	; (2108 <STACK_SIZE+0x108>)
    1fd0:	685a      	ldr	r2, [r3, #4]
    1fd2:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    1fd4:	7c9a      	ldrb	r2, [r3, #18]
    1fd6:	b2d2      	uxtb	r2, r2
    1fd8:	74da      	strb	r2, [r3, #19]
    1fda:	e084      	b.n	20e6 <STACK_SIZE+0xe6>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    1fdc:	4b48      	ldr	r3, [pc, #288]	; (2100 <STACK_SIZE+0x100>)
    1fde:	781b      	ldrb	r3, [r3, #0]
    1fe0:	2b01      	cmp	r3, #1
    1fe2:	d000      	beq.n	1fe6 <FullCap_Update+0x5e>
    1fe4:	e07f      	b.n	20e6 <STACK_SIZE+0xe6>
					{
						soc_fcc_save = 0;
    1fe6:	2200      	movs	r2, #0
    1fe8:	4b44      	ldr	r3, [pc, #272]	; (20fc <STACK_SIZE+0xfc>)
    1fea:	701a      	strb	r2, [r3, #0]
    1fec:	e07b      	b.n	20e6 <STACK_SIZE+0xe6>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    1fee:	4b41      	ldr	r3, [pc, #260]	; (20f4 <STACK_SIZE+0xf4>)
    1ff0:	781b      	ldrb	r3, [r3, #0]
    1ff2:	3301      	adds	r3, #1
    1ff4:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    1ff6:	2b03      	cmp	r3, #3
    1ff8:	d802      	bhi.n	2000 <STACK_SIZE>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    1ffa:	4a3e      	ldr	r2, [pc, #248]	; (20f4 <STACK_SIZE+0xf4>)
    1ffc:	7013      	strb	r3, [r2, #0]
    1ffe:	e072      	b.n	20e6 <STACK_SIZE+0xe6>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    2000:	2300      	movs	r3, #0
    2002:	4a3c      	ldr	r2, [pc, #240]	; (20f4 <STACK_SIZE+0xf4>)
    2004:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    2006:	4a3d      	ldr	r2, [pc, #244]	; (20fc <STACK_SIZE+0xfc>)
    2008:	7013      	strb	r3, [r2, #0]
    200a:	e06c      	b.n	20e6 <STACK_SIZE+0xe6>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    200c:	2bb5      	cmp	r3, #181	; 0xb5
    200e:	dc65      	bgt.n	20dc <STACK_SIZE+0xdc>
		{
			if(soc_fcc_save == 1)
    2010:	4b3a      	ldr	r3, [pc, #232]	; (20fc <STACK_SIZE+0xfc>)
    2012:	781b      	ldrb	r3, [r3, #0]
    2014:	2b01      	cmp	r3, #1
    2016:	d166      	bne.n	20e6 <STACK_SIZE+0xe6>
			{
				soc_fcc_reload = 1;
    2018:	2201      	movs	r2, #1
    201a:	4b39      	ldr	r3, [pc, #228]	; (2100 <STACK_SIZE+0x100>)
    201c:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    201e:	4b36      	ldr	r3, [pc, #216]	; (20f8 <STACK_SIZE+0xf8>)
    2020:	785b      	ldrb	r3, [r3, #1]
    2022:	06db      	lsls	r3, r3, #27
    2024:	d55f      	bpl.n	20e6 <STACK_SIZE+0xe6>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    2026:	4938      	ldr	r1, [pc, #224]	; (2108 <STACK_SIZE+0x108>)
    2028:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    202a:	688b      	ldr	r3, [r1, #8]
    202c:	6849      	ldr	r1, [r1, #4]
    202e:	08d2      	lsrs	r2, r2, #3
    2030:	1a5b      	subs	r3, r3, r1
    2032:	429a      	cmp	r2, r3
    2034:	d243      	bcs.n	20be <STACK_SIZE+0xbe>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    2036:	2200      	movs	r2, #0
    2038:	4b30      	ldr	r3, [pc, #192]	; (20fc <STACK_SIZE+0xfc>)
    203a:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    203c:	4b33      	ldr	r3, [pc, #204]	; (210c <STACK_SIZE+0x10c>)
    203e:	785b      	ldrb	r3, [r3, #1]
    2040:	07db      	lsls	r3, r3, #31
    2042:	d406      	bmi.n	2052 <STACK_SIZE+0x52>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    2044:	4b30      	ldr	r3, [pc, #192]	; (2108 <STACK_SIZE+0x108>)
    2046:	6859      	ldr	r1, [r3, #4]
    2048:	4a31      	ldr	r2, [pc, #196]	; (2110 <STACK_SIZE+0x110>)
    204a:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    204c:	7c9a      	ldrb	r2, [r3, #18]
    204e:	4b31      	ldr	r3, [pc, #196]	; (2114 <STACK_SIZE+0x114>)
    2050:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    2052:	4c2d      	ldr	r4, [pc, #180]	; (2108 <STACK_SIZE+0x108>)
    2054:	68a2      	ldr	r2, [r4, #8]
    2056:	68e0      	ldr	r0, [r4, #12]
    2058:	4b2d      	ldr	r3, [pc, #180]	; (2110 <STACK_SIZE+0x110>)
    205a:	681b      	ldr	r3, [r3, #0]
    205c:	1ad3      	subs	r3, r2, r3
    205e:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    2060:	2064      	movs	r0, #100	; 0x64
    2062:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    2064:	7ce3      	ldrb	r3, [r4, #19]
    2066:	4a2b      	ldr	r2, [pc, #172]	; (2114 <STACK_SIZE+0x114>)
    2068:	7811      	ldrb	r1, [r2, #0]
    206a:	1a59      	subs	r1, r3, r1
    206c:	4b2a      	ldr	r3, [pc, #168]	; (2118 <STACK_SIZE+0x118>)
    206e:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    2070:	8823      	ldrh	r3, [r4, #0]
    2072:	b29b      	uxth	r3, r3
    2074:	4298      	cmp	r0, r3
    2076:	d910      	bls.n	209a <STACK_SIZE+0x9a>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    2078:	8823      	ldrh	r3, [r4, #0]
    207a:	1ac3      	subs	r3, r0, r3
    207c:	4a27      	ldr	r2, [pc, #156]	; (211c <STACK_SIZE+0x11c>)
    207e:	4293      	cmp	r3, r2
    2080:	d808      	bhi.n	2094 <STACK_SIZE+0x94>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    2082:	b280      	uxth	r0, r0
    2084:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    2086:	8821      	ldrh	r1, [r4, #0]
    2088:	b289      	uxth	r1, r1
    208a:	2201      	movs	r2, #1
    208c:	2002      	movs	r0, #2
    208e:	4b24      	ldr	r3, [pc, #144]	; (2120 <STACK_SIZE+0x120>)
    2090:	4798      	blx	r3
    2092:	e014      	b.n	20be <STACK_SIZE+0xbe>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    2094:	4b1c      	ldr	r3, [pc, #112]	; (2108 <STACK_SIZE+0x108>)
    2096:	881b      	ldrh	r3, [r3, #0]
    2098:	e011      	b.n	20be <STACK_SIZE+0xbe>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    209a:	4b1b      	ldr	r3, [pc, #108]	; (2108 <STACK_SIZE+0x108>)
    209c:	881b      	ldrh	r3, [r3, #0]
    209e:	1a1b      	subs	r3, r3, r0
    20a0:	4a1e      	ldr	r2, [pc, #120]	; (211c <STACK_SIZE+0x11c>)
    20a2:	4293      	cmp	r3, r2
    20a4:	d809      	bhi.n	20ba <STACK_SIZE+0xba>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    20a6:	b280      	uxth	r0, r0
    20a8:	4b17      	ldr	r3, [pc, #92]	; (2108 <STACK_SIZE+0x108>)
    20aa:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    20ac:	8819      	ldrh	r1, [r3, #0]
    20ae:	b289      	uxth	r1, r1
    20b0:	2201      	movs	r2, #1
    20b2:	2002      	movs	r0, #2
    20b4:	4b1a      	ldr	r3, [pc, #104]	; (2120 <STACK_SIZE+0x120>)
    20b6:	4798      	blx	r3
    20b8:	e001      	b.n	20be <STACK_SIZE+0xbe>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    20ba:	4b13      	ldr	r3, [pc, #76]	; (2108 <STACK_SIZE+0x108>)
    20bc:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    20be:	4b11      	ldr	r3, [pc, #68]	; (2104 <STACK_SIZE+0x104>)
    20c0:	781b      	ldrb	r3, [r3, #0]
    20c2:	3301      	adds	r3, #1
    20c4:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    20c6:	2b14      	cmp	r3, #20
    20c8:	d802      	bhi.n	20d0 <STACK_SIZE+0xd0>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    20ca:	4a0e      	ldr	r2, [pc, #56]	; (2104 <STACK_SIZE+0x104>)
    20cc:	7013      	strb	r3, [r2, #0]
    20ce:	e00a      	b.n	20e6 <STACK_SIZE+0xe6>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    20d0:	2300      	movs	r3, #0
    20d2:	4a0c      	ldr	r2, [pc, #48]	; (2104 <STACK_SIZE+0x104>)
    20d4:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    20d6:	4a09      	ldr	r2, [pc, #36]	; (20fc <STACK_SIZE+0xfc>)
    20d8:	7013      	strb	r3, [r2, #0]
    20da:	e004      	b.n	20e6 <STACK_SIZE+0xe6>

			}
		}
		else
		{
			soc_fcc_save = 0;
    20dc:	2300      	movs	r3, #0
    20de:	4a07      	ldr	r2, [pc, #28]	; (20fc <STACK_SIZE+0xfc>)
    20e0:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    20e2:	4a07      	ldr	r2, [pc, #28]	; (2100 <STACK_SIZE+0x100>)
    20e4:	7013      	strb	r3, [r2, #0]
		}
	}
}
    20e6:	bd10      	pop	{r4, pc}
    20e8:	2000035e 	.word	0x2000035e
    20ec:	200003c4 	.word	0x200003c4
    20f0:	20000268 	.word	0x20000268
    20f4:	200000cf 	.word	0x200000cf
    20f8:	20000360 	.word	0x20000360
    20fc:	200000bf 	.word	0x200000bf
    2100:	200000c2 	.word	0x200000c2
    2104:	200000ca 	.word	0x200000ca
    2108:	20000320 	.word	0x20000320
    210c:	200003cc 	.word	0x200003cc
    2110:	200000d4 	.word	0x200000d4
    2114:	200000ce 	.word	0x200000ce
    2118:	00005139 	.word	0x00005139
    211c:	000004af 	.word	0x000004af
    2120:	0000118d 	.word	0x0000118d

00002124 <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    2124:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    2126:	4a21      	ldr	r2, [pc, #132]	; (21ac <SOC_FLASH_Save+0x88>)
    2128:	7c93      	ldrb	r3, [r2, #18]
    212a:	7d12      	ldrb	r2, [r2, #20]
    212c:	b2db      	uxtb	r3, r3
    212e:	4293      	cmp	r3, r2
    2130:	d91a      	bls.n	2168 <SOC_FLASH_Save+0x44>
    2132:	4a1e      	ldr	r2, [pc, #120]	; (21ac <SOC_FLASH_Save+0x88>)
    2134:	7c93      	ldrb	r3, [r2, #18]
    2136:	7d12      	ldrb	r2, [r2, #20]
    2138:	1a9b      	subs	r3, r3, r2
    213a:	2b00      	cmp	r3, #0
    213c:	dd14      	ble.n	2168 <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    213e:	4b1c      	ldr	r3, [pc, #112]	; (21b0 <SOC_FLASH_Save+0x8c>)
    2140:	781b      	ldrb	r3, [r3, #0]
    2142:	3301      	adds	r3, #1
    2144:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    2146:	2b0a      	cmp	r3, #10
    2148:	d802      	bhi.n	2150 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    214a:	4a19      	ldr	r2, [pc, #100]	; (21b0 <SOC_FLASH_Save+0x8c>)
    214c:	7013      	strb	r3, [r2, #0]
    214e:	e00b      	b.n	2168 <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    2150:	2200      	movs	r2, #0
    2152:	4b17      	ldr	r3, [pc, #92]	; (21b0 <SOC_FLASH_Save+0x8c>)
    2154:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    2156:	4b15      	ldr	r3, [pc, #84]	; (21ac <SOC_FLASH_Save+0x88>)
    2158:	7c9a      	ldrb	r2, [r3, #18]
    215a:	b2d2      	uxtb	r2, r2
    215c:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    215e:	7c99      	ldrb	r1, [r3, #18]
    2160:	2200      	movs	r2, #0
    2162:	2001      	movs	r0, #1
    2164:	4b13      	ldr	r3, [pc, #76]	; (21b4 <SOC_FLASH_Save+0x90>)
    2166:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    2168:	4a10      	ldr	r2, [pc, #64]	; (21ac <SOC_FLASH_Save+0x88>)
    216a:	7c93      	ldrb	r3, [r2, #18]
    216c:	7d12      	ldrb	r2, [r2, #20]
    216e:	b2db      	uxtb	r3, r3
    2170:	4293      	cmp	r3, r2
    2172:	d21a      	bcs.n	21aa <SOC_FLASH_Save+0x86>
    2174:	4a0d      	ldr	r2, [pc, #52]	; (21ac <SOC_FLASH_Save+0x88>)
    2176:	7d13      	ldrb	r3, [r2, #20]
    2178:	7c92      	ldrb	r2, [r2, #18]
    217a:	1a9b      	subs	r3, r3, r2
    217c:	2b00      	cmp	r3, #0
    217e:	dd14      	ble.n	21aa <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    2180:	4b0b      	ldr	r3, [pc, #44]	; (21b0 <SOC_FLASH_Save+0x8c>)
    2182:	781b      	ldrb	r3, [r3, #0]
    2184:	3301      	adds	r3, #1
    2186:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    2188:	2b0a      	cmp	r3, #10
    218a:	d802      	bhi.n	2192 <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    218c:	4a08      	ldr	r2, [pc, #32]	; (21b0 <SOC_FLASH_Save+0x8c>)
    218e:	7013      	strb	r3, [r2, #0]
    2190:	e00b      	b.n	21aa <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    2192:	2200      	movs	r2, #0
    2194:	4b06      	ldr	r3, [pc, #24]	; (21b0 <SOC_FLASH_Save+0x8c>)
    2196:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    2198:	4b04      	ldr	r3, [pc, #16]	; (21ac <SOC_FLASH_Save+0x88>)
    219a:	7c9a      	ldrb	r2, [r3, #18]
    219c:	b2d2      	uxtb	r2, r2
    219e:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    21a0:	7c99      	ldrb	r1, [r3, #18]
    21a2:	2200      	movs	r2, #0
    21a4:	2001      	movs	r0, #1
    21a6:	4b03      	ldr	r3, [pc, #12]	; (21b4 <SOC_FLASH_Save+0x90>)
    21a8:	4798      	blx	r3
		}
	}
}
    21aa:	bd10      	pop	{r4, pc}
    21ac:	20000320 	.word	0x20000320
    21b0:	200000c7 	.word	0x200000c7
    21b4:	0000118d 	.word	0x0000118d

000021b8 <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    21b8:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    21ba:	4b86      	ldr	r3, [pc, #536]	; (23d4 <BatCycleProc+0x21c>)
    21bc:	7e1b      	ldrb	r3, [r3, #24]
    21be:	2b00      	cmp	r3, #0
    21c0:	d131      	bne.n	2226 <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    21c2:	4a84      	ldr	r2, [pc, #528]	; (23d4 <BatCycleProc+0x21c>)
    21c4:	7d93      	ldrb	r3, [r2, #22]
    21c6:	7c92      	ldrb	r2, [r2, #18]
    21c8:	b2db      	uxtb	r3, r3
    21ca:	4293      	cmp	r3, r2
    21cc:	d204      	bcs.n	21d8 <BatCycleProc+0x20>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    21ce:	4a81      	ldr	r2, [pc, #516]	; (23d4 <BatCycleProc+0x21c>)
    21d0:	7c93      	ldrb	r3, [r2, #18]
    21d2:	b2db      	uxtb	r3, r3
    21d4:	7593      	strb	r3, [r2, #22]
    21d6:	e029      	b.n	222c <BatCycleProc+0x74>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    21d8:	497e      	ldr	r1, [pc, #504]	; (23d4 <BatCycleProc+0x21c>)
    21da:	7d88      	ldrb	r0, [r1, #22]
    21dc:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    21de:	7dca      	ldrb	r2, [r1, #23]
    21e0:	b252      	sxtb	r2, r2
    21e2:	1ad3      	subs	r3, r2, r3
    21e4:	18c3      	adds	r3, r0, r3
    21e6:	b25b      	sxtb	r3, r3
    21e8:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    21ea:	7c8b      	ldrb	r3, [r1, #18]
    21ec:	b2db      	uxtb	r3, r3
    21ee:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    21f0:	7dcb      	ldrb	r3, [r1, #23]
    21f2:	b25b      	sxtb	r3, r3
    21f4:	2b06      	cmp	r3, #6
    21f6:	dd19      	ble.n	222c <BatCycleProc+0x74>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    21f8:	7dcb      	ldrb	r3, [r1, #23]
    21fa:	b25b      	sxtb	r3, r3
    21fc:	2b64      	cmp	r3, #100	; 0x64
    21fe:	dd01      	ble.n	2204 <BatCycleProc+0x4c>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    2200:	2200      	movs	r2, #0
    2202:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    2204:	4c73      	ldr	r4, [pc, #460]	; (23d4 <BatCycleProc+0x21c>)
    2206:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    2208:	3301      	adds	r3, #1
    220a:	b29b      	uxth	r3, r3
    220c:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    220e:	2300      	movs	r3, #0
    2210:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    2212:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    2214:	b289      	uxth	r1, r1
    2216:	2201      	movs	r2, #1
    2218:	2004      	movs	r0, #4
    221a:	4b6f      	ldr	r3, [pc, #444]	; (23d8 <BatCycleProc+0x220>)
    221c:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    221e:	7ca3      	ldrb	r3, [r4, #18]
    2220:	b2db      	uxtb	r3, r3
    2222:	7623      	strb	r3, [r4, #24]
    2224:	e002      	b.n	222c <BatCycleProc+0x74>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    2226:	2200      	movs	r2, #0
    2228:	4b6a      	ldr	r3, [pc, #424]	; (23d4 <BatCycleProc+0x21c>)
    222a:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    222c:	4b6b      	ldr	r3, [pc, #428]	; (23dc <BatCycleProc+0x224>)
    222e:	2200      	movs	r2, #0
    2230:	5e9b      	ldrsh	r3, [r3, r2]
    2232:	2bb6      	cmp	r3, #182	; 0xb6
    2234:	dd11      	ble.n	225a <BatCycleProc+0xa2>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    2236:	4b67      	ldr	r3, [pc, #412]	; (23d4 <BatCycleProc+0x21c>)
    2238:	7e1b      	ldrb	r3, [r3, #24]
    223a:	2b00      	cmp	r3, #0
    223c:	d00d      	beq.n	225a <BatCycleProc+0xa2>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    223e:	4a68      	ldr	r2, [pc, #416]	; (23e0 <BatCycleProc+0x228>)
    2240:	8813      	ldrh	r3, [r2, #0]
    2242:	3301      	adds	r3, #1
    2244:	b29b      	uxth	r3, r3
    2246:	8013      	strh	r3, [r2, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    2248:	2296      	movs	r2, #150	; 0x96
    224a:	0112      	lsls	r2, r2, #4
    224c:	4293      	cmp	r3, r2
    224e:	d904      	bls.n	225a <BatCycleProc+0xa2>
			{
				g_sys_cap.val.cycle_record_flag =0;
    2250:	2300      	movs	r3, #0
    2252:	4a60      	ldr	r2, [pc, #384]	; (23d4 <BatCycleProc+0x21c>)
    2254:	7613      	strb	r3, [r2, #24]
				chg_record_cnt =0;
    2256:	4a62      	ldr	r2, [pc, #392]	; (23e0 <BatCycleProc+0x228>)
    2258:	8013      	strh	r3, [r2, #0]
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    225a:	4a5e      	ldr	r2, [pc, #376]	; (23d4 <BatCycleProc+0x21c>)
    225c:	7e53      	ldrb	r3, [r2, #25]
    225e:	7c92      	ldrb	r2, [r2, #18]
    2260:	b2db      	uxtb	r3, r3
    2262:	4293      	cmp	r3, r2
    2264:	d203      	bcs.n	226e <BatCycleProc+0xb6>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    2266:	4a5b      	ldr	r2, [pc, #364]	; (23d4 <BatCycleProc+0x21c>)
    2268:	7c93      	ldrb	r3, [r2, #18]
    226a:	b2db      	uxtb	r3, r3
    226c:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    226e:	4959      	ldr	r1, [pc, #356]	; (23d4 <BatCycleProc+0x21c>)
    2270:	7e4a      	ldrb	r2, [r1, #25]
    2272:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    2274:	7e8b      	ldrb	r3, [r1, #26]
    2276:	189b      	adds	r3, r3, r2
    2278:	1a1b      	subs	r3, r3, r0
    227a:	b2db      	uxtb	r3, r3
    227c:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    227e:	7e8b      	ldrb	r3, [r1, #26]
    2280:	b2db      	uxtb	r3, r3
    2282:	2b32      	cmp	r3, #50	; 0x32
    2284:	d90b      	bls.n	229e <BatCycleProc+0xe6>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    2286:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    2288:	3301      	adds	r3, #1
    228a:	b29b      	uxth	r3, r3
    228c:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    228e:	2300      	movs	r3, #0
    2290:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    2292:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    2294:	b289      	uxth	r1, r1
    2296:	2201      	movs	r2, #1
    2298:	2006      	movs	r0, #6
    229a:	4b4f      	ldr	r3, [pc, #316]	; (23d8 <BatCycleProc+0x220>)
    229c:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    229e:	4b51      	ldr	r3, [pc, #324]	; (23e4 <BatCycleProc+0x22c>)
    22a0:	881b      	ldrh	r3, [r3, #0]
    22a2:	4a51      	ldr	r2, [pc, #324]	; (23e8 <BatCycleProc+0x230>)
    22a4:	4293      	cmp	r3, r2
    22a6:	d821      	bhi.n	22ec <BatCycleProc+0x134>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    22a8:	4b4a      	ldr	r3, [pc, #296]	; (23d4 <BatCycleProc+0x21c>)
    22aa:	7edb      	ldrb	r3, [r3, #27]
    22ac:	b2db      	uxtb	r3, r3
    22ae:	2bc7      	cmp	r3, #199	; 0xc7
    22b0:	d804      	bhi.n	22bc <BatCycleProc+0x104>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    22b2:	4a48      	ldr	r2, [pc, #288]	; (23d4 <BatCycleProc+0x21c>)
    22b4:	7ed3      	ldrb	r3, [r2, #27]
    22b6:	3301      	adds	r3, #1
    22b8:	b2db      	uxtb	r3, r3
    22ba:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    22bc:	4b45      	ldr	r3, [pc, #276]	; (23d4 <BatCycleProc+0x21c>)
    22be:	7edb      	ldrb	r3, [r3, #27]
    22c0:	b2db      	uxtb	r3, r3
    22c2:	2b32      	cmp	r3, #50	; 0x32
    22c4:	d921      	bls.n	230a <BatCycleProc+0x152>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    22c6:	4b43      	ldr	r3, [pc, #268]	; (23d4 <BatCycleProc+0x21c>)
    22c8:	7edb      	ldrb	r3, [r3, #27]
    22ca:	b2db      	uxtb	r3, r3
    22cc:	2b63      	cmp	r3, #99	; 0x63
    22ce:	d81c      	bhi.n	230a <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    22d0:	4a40      	ldr	r2, [pc, #256]	; (23d4 <BatCycleProc+0x21c>)
    22d2:	23c8      	movs	r3, #200	; 0xc8
    22d4:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    22d6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    22d8:	3301      	adds	r3, #1
    22da:	b29b      	uxth	r3, r3
    22dc:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    22de:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    22e0:	b289      	uxth	r1, r1
    22e2:	2201      	movs	r2, #1
    22e4:	2006      	movs	r0, #6
    22e6:	4b3c      	ldr	r3, [pc, #240]	; (23d8 <BatCycleProc+0x220>)
    22e8:	4798      	blx	r3
    22ea:	e00e      	b.n	230a <BatCycleProc+0x152>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    22ec:	4a3f      	ldr	r2, [pc, #252]	; (23ec <BatCycleProc+0x234>)
    22ee:	4293      	cmp	r3, r2
    22f0:	d903      	bls.n	22fa <BatCycleProc+0x142>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    22f2:	2200      	movs	r2, #0
    22f4:	4b37      	ldr	r3, [pc, #220]	; (23d4 <BatCycleProc+0x21c>)
    22f6:	76da      	strb	r2, [r3, #27]
    22f8:	e007      	b.n	230a <BatCycleProc+0x152>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    22fa:	4b36      	ldr	r3, [pc, #216]	; (23d4 <BatCycleProc+0x21c>)
    22fc:	7edb      	ldrb	r3, [r3, #27]
    22fe:	b2db      	uxtb	r3, r3
    2300:	2bc7      	cmp	r3, #199	; 0xc7
    2302:	d802      	bhi.n	230a <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    2304:	2200      	movs	r2, #0
    2306:	4b33      	ldr	r3, [pc, #204]	; (23d4 <BatCycleProc+0x21c>)
    2308:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    230a:	4b34      	ldr	r3, [pc, #208]	; (23dc <BatCycleProc+0x224>)
    230c:	2200      	movs	r2, #0
    230e:	5e9b      	ldrsh	r3, [r3, r2]
    2310:	2bb6      	cmp	r3, #182	; 0xb6
    2312:	dd22      	ble.n	235a <BatCycleProc+0x1a2>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    2314:	4a2f      	ldr	r2, [pc, #188]	; (23d4 <BatCycleProc+0x21c>)
    2316:	7f13      	ldrb	r3, [r2, #28]
    2318:	7c92      	ldrb	r2, [r2, #18]
    231a:	b2db      	uxtb	r3, r3
    231c:	4293      	cmp	r3, r2
    231e:	d903      	bls.n	2328 <BatCycleProc+0x170>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    2320:	4a2c      	ldr	r2, [pc, #176]	; (23d4 <BatCycleProc+0x21c>)
    2322:	7c93      	ldrb	r3, [r2, #18]
    2324:	b2db      	uxtb	r3, r3
    2326:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    2328:	492a      	ldr	r1, [pc, #168]	; (23d4 <BatCycleProc+0x21c>)
    232a:	7c8a      	ldrb	r2, [r1, #18]
    232c:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    232e:	7f4b      	ldrb	r3, [r1, #29]
    2330:	189b      	adds	r3, r3, r2
    2332:	1a1b      	subs	r3, r3, r0
    2334:	b2db      	uxtb	r3, r3
    2336:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    2338:	7f4b      	ldrb	r3, [r1, #29]
    233a:	b2db      	uxtb	r3, r3
    233c:	2b32      	cmp	r3, #50	; 0x32
    233e:	d911      	bls.n	2364 <BatCycleProc+0x1ac>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    2340:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    2342:	3301      	adds	r3, #1
    2344:	b29b      	uxth	r3, r3
    2346:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    2348:	2300      	movs	r3, #0
    234a:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    234c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    234e:	b289      	uxth	r1, r1
    2350:	2201      	movs	r2, #1
    2352:	2008      	movs	r0, #8
    2354:	4b20      	ldr	r3, [pc, #128]	; (23d8 <BatCycleProc+0x220>)
    2356:	4798      	blx	r3
    2358:	e004      	b.n	2364 <BatCycleProc+0x1ac>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    235a:	4b1e      	ldr	r3, [pc, #120]	; (23d4 <BatCycleProc+0x21c>)
    235c:	2264      	movs	r2, #100	; 0x64
    235e:	771a      	strb	r2, [r3, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    2360:	2200      	movs	r2, #0
    2362:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    2364:	4b22      	ldr	r3, [pc, #136]	; (23f0 <BatCycleProc+0x238>)
    2366:	881b      	ldrh	r3, [r3, #0]
    2368:	4a22      	ldr	r2, [pc, #136]	; (23f4 <BatCycleProc+0x23c>)
    236a:	4293      	cmp	r3, r2
    236c:	d921      	bls.n	23b2 <BatCycleProc+0x1fa>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    236e:	4b19      	ldr	r3, [pc, #100]	; (23d4 <BatCycleProc+0x21c>)
    2370:	7f9b      	ldrb	r3, [r3, #30]
    2372:	b2db      	uxtb	r3, r3
    2374:	2bc7      	cmp	r3, #199	; 0xc7
    2376:	d804      	bhi.n	2382 <BatCycleProc+0x1ca>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    2378:	4a16      	ldr	r2, [pc, #88]	; (23d4 <BatCycleProc+0x21c>)
    237a:	7f93      	ldrb	r3, [r2, #30]
    237c:	3301      	adds	r3, #1
    237e:	b2db      	uxtb	r3, r3
    2380:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    2382:	4b14      	ldr	r3, [pc, #80]	; (23d4 <BatCycleProc+0x21c>)
    2384:	7f9b      	ldrb	r3, [r3, #30]
    2386:	b2db      	uxtb	r3, r3
    2388:	2b32      	cmp	r3, #50	; 0x32
    238a:	d921      	bls.n	23d0 <BatCycleProc+0x218>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    238c:	4b11      	ldr	r3, [pc, #68]	; (23d4 <BatCycleProc+0x21c>)
    238e:	7f9b      	ldrb	r3, [r3, #30]
    2390:	b2db      	uxtb	r3, r3
    2392:	2b63      	cmp	r3, #99	; 0x63
    2394:	d81c      	bhi.n	23d0 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    2396:	4a0f      	ldr	r2, [pc, #60]	; (23d4 <BatCycleProc+0x21c>)
    2398:	23c8      	movs	r3, #200	; 0xc8
    239a:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    239c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    239e:	3301      	adds	r3, #1
    23a0:	b29b      	uxth	r3, r3
    23a2:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    23a4:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    23a6:	b289      	uxth	r1, r1
    23a8:	2201      	movs	r2, #1
    23aa:	2008      	movs	r0, #8
    23ac:	4b0a      	ldr	r3, [pc, #40]	; (23d8 <BatCycleProc+0x220>)
    23ae:	4798      	blx	r3
    23b0:	e00e      	b.n	23d0 <BatCycleProc+0x218>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    23b2:	4a11      	ldr	r2, [pc, #68]	; (23f8 <BatCycleProc+0x240>)
    23b4:	4293      	cmp	r3, r2
    23b6:	d803      	bhi.n	23c0 <BatCycleProc+0x208>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    23b8:	2200      	movs	r2, #0
    23ba:	4b06      	ldr	r3, [pc, #24]	; (23d4 <BatCycleProc+0x21c>)
    23bc:	779a      	strb	r2, [r3, #30]
    23be:	e007      	b.n	23d0 <BatCycleProc+0x218>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    23c0:	4b04      	ldr	r3, [pc, #16]	; (23d4 <BatCycleProc+0x21c>)
    23c2:	7f9b      	ldrb	r3, [r3, #30]
    23c4:	b2db      	uxtb	r3, r3
    23c6:	2bc7      	cmp	r3, #199	; 0xc7
    23c8:	d802      	bhi.n	23d0 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    23ca:	2200      	movs	r2, #0
    23cc:	4b01      	ldr	r3, [pc, #4]	; (23d4 <BatCycleProc+0x21c>)
    23ce:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    23d0:	bd10      	pop	{r4, pc}
    23d2:	46c0      	nop			; (mov r8, r8)
    23d4:	20000320 	.word	0x20000320
    23d8:	0000118d 	.word	0x0000118d
    23dc:	2000035e 	.word	0x2000035e
    23e0:	200000cc 	.word	0x200000cc
    23e4:	2000031e 	.word	0x2000031e
    23e8:	00002665 	.word	0x00002665
    23ec:	00002cc9 	.word	0x00002cc9
    23f0:	2000034c 	.word	0x2000034c
    23f4:	00003479 	.word	0x00003479
    23f8:	00002f5b 	.word	0x00002f5b

000023fc <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    23fc:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    23fe:	4b47      	ldr	r3, [pc, #284]	; (251c <NormalCapacityProc+0x120>)
    2400:	881b      	ldrh	r3, [r3, #0]
    2402:	4a47      	ldr	r2, [pc, #284]	; (2520 <NormalCapacityProc+0x124>)
    2404:	4293      	cmp	r3, r2
    2406:	d92a      	bls.n	245e <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    2408:	4a46      	ldr	r2, [pc, #280]	; (2524 <NormalCapacityProc+0x128>)
    240a:	7812      	ldrb	r2, [r2, #0]
    240c:	2a00      	cmp	r2, #0
    240e:	d126      	bne.n	245e <NormalCapacityProc+0x62>
    2410:	4a45      	ldr	r2, [pc, #276]	; (2528 <NormalCapacityProc+0x12c>)
    2412:	7852      	ldrb	r2, [r2, #1]
    2414:	07d2      	lsls	r2, r2, #31
    2416:	d422      	bmi.n	245e <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    2418:	4a44      	ldr	r2, [pc, #272]	; (252c <NormalCapacityProc+0x130>)
    241a:	7812      	ldrb	r2, [r2, #0]
    241c:	07d2      	lsls	r2, r2, #31
    241e:	d411      	bmi.n	2444 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    2420:	4843      	ldr	r0, [pc, #268]	; (2530 <NormalCapacityProc+0x134>)
    2422:	4358      	muls	r0, r3
    2424:	0b80      	lsrs	r0, r0, #14
    2426:	4b43      	ldr	r3, [pc, #268]	; (2534 <NormalCapacityProc+0x138>)
    2428:	4798      	blx	r3
    242a:	4c43      	ldr	r4, [pc, #268]	; (2538 <NormalCapacityProc+0x13c>)
    242c:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    242e:	7ca1      	ldrb	r1, [r4, #18]
    2430:	2200      	movs	r2, #0
    2432:	2001      	movs	r0, #1
    2434:	4b41      	ldr	r3, [pc, #260]	; (253c <NormalCapacityProc+0x140>)
    2436:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    2438:	7ca3      	ldrb	r3, [r4, #18]
    243a:	b2db      	uxtb	r3, r3
    243c:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    243e:	7ca3      	ldrb	r3, [r4, #18]
    2440:	b2db      	uxtb	r3, r3
    2442:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    2444:	4c3c      	ldr	r4, [pc, #240]	; (2538 <NormalCapacityProc+0x13c>)
    2446:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    2448:	8823      	ldrh	r3, [r4, #0]
    244a:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    244c:	2164      	movs	r1, #100	; 0x64
    244e:	4b3c      	ldr	r3, [pc, #240]	; (2540 <NormalCapacityProc+0x144>)
    2450:	4798      	blx	r3
    2452:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    2454:	2300      	movs	r3, #0
    2456:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    2458:	2201      	movs	r2, #1
    245a:	4b32      	ldr	r3, [pc, #200]	; (2524 <NormalCapacityProc+0x128>)
    245c:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    245e:	4b39      	ldr	r3, [pc, #228]	; (2544 <NormalCapacityProc+0x148>)
    2460:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    2462:	4b39      	ldr	r3, [pc, #228]	; (2548 <NormalCapacityProc+0x14c>)
    2464:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    2466:	4b2d      	ldr	r3, [pc, #180]	; (251c <NormalCapacityProc+0x120>)
    2468:	881a      	ldrh	r2, [r3, #0]
    246a:	4b2d      	ldr	r3, [pc, #180]	; (2520 <NormalCapacityProc+0x124>)
    246c:	429a      	cmp	r2, r3
    246e:	d93c      	bls.n	24ea <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    2470:	4b31      	ldr	r3, [pc, #196]	; (2538 <NormalCapacityProc+0x13c>)
    2472:	685a      	ldr	r2, [r3, #4]
    2474:	881b      	ldrh	r3, [r3, #0]
    2476:	b29b      	uxth	r3, r3
    2478:	429a      	cmp	r2, r3
    247a:	dd03      	ble.n	2484 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    247c:	4a2e      	ldr	r2, [pc, #184]	; (2538 <NormalCapacityProc+0x13c>)
    247e:	8813      	ldrh	r3, [r2, #0]
    2480:	b29b      	uxth	r3, r3
    2482:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    2484:	4b28      	ldr	r3, [pc, #160]	; (2528 <NormalCapacityProc+0x12c>)
    2486:	785b      	ldrb	r3, [r3, #1]
    2488:	07db      	lsls	r3, r3, #31
    248a:	d50b      	bpl.n	24a4 <NormalCapacityProc+0xa8>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    248c:	4b2a      	ldr	r3, [pc, #168]	; (2538 <NormalCapacityProc+0x13c>)
    248e:	6859      	ldr	r1, [r3, #4]
    2490:	4a2e      	ldr	r2, [pc, #184]	; (254c <NormalCapacityProc+0x150>)
    2492:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    2494:	2200      	movs	r2, #0
    2496:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    2498:	7c9a      	ldrb	r2, [r3, #18]
    249a:	b2d2      	uxtb	r2, r2
    249c:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    249e:	7c9a      	ldrb	r2, [r3, #18]
    24a0:	4b2b      	ldr	r3, [pc, #172]	; (2550 <NormalCapacityProc+0x154>)
    24a2:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    24a4:	4d24      	ldr	r5, [pc, #144]	; (2538 <NormalCapacityProc+0x13c>)
    24a6:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    24a8:	8829      	ldrh	r1, [r5, #0]
    24aa:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    24ac:	7cac      	ldrb	r4, [r5, #18]
    24ae:	b2e4      	uxtb	r4, r4
    24b0:	2364      	movs	r3, #100	; 0x64
    24b2:	4358      	muls	r0, r3
    24b4:	4b22      	ldr	r3, [pc, #136]	; (2540 <NormalCapacityProc+0x144>)
    24b6:	4798      	blx	r3
    24b8:	b2c0      	uxtb	r0, r0
    24ba:	7d6b      	ldrb	r3, [r5, #21]
    24bc:	1ae4      	subs	r4, r4, r3
    24be:	1904      	adds	r4, r0, r4
    24c0:	b2e4      	uxtb	r4, r4
    24c2:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    24c4:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    24c6:	7cab      	ldrb	r3, [r5, #18]
    24c8:	b2db      	uxtb	r3, r3
    24ca:	2bc8      	cmp	r3, #200	; 0xc8
    24cc:	d802      	bhi.n	24d4 <NormalCapacityProc+0xd8>
    24ce:	686b      	ldr	r3, [r5, #4]
    24d0:	2b00      	cmp	r3, #0
    24d2:	d102      	bne.n	24da <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    24d4:	2200      	movs	r2, #0
    24d6:	4b18      	ldr	r3, [pc, #96]	; (2538 <NormalCapacityProc+0x13c>)
    24d8:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    24da:	4b17      	ldr	r3, [pc, #92]	; (2538 <NormalCapacityProc+0x13c>)
    24dc:	7c9b      	ldrb	r3, [r3, #18]
    24de:	b2db      	uxtb	r3, r3
    24e0:	2b64      	cmp	r3, #100	; 0x64
    24e2:	d902      	bls.n	24ea <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    24e4:	2264      	movs	r2, #100	; 0x64
    24e6:	4b14      	ldr	r3, [pc, #80]	; (2538 <NormalCapacityProc+0x13c>)
    24e8:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    24ea:	4b13      	ldr	r3, [pc, #76]	; (2538 <NormalCapacityProc+0x13c>)
    24ec:	7e1b      	ldrb	r3, [r3, #24]
    24ee:	2b00      	cmp	r3, #0
    24f0:	d00e      	beq.n	2510 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    24f2:	4a11      	ldr	r2, [pc, #68]	; (2538 <NormalCapacityProc+0x13c>)
    24f4:	7e13      	ldrb	r3, [r2, #24]
    24f6:	7c92      	ldrb	r2, [r2, #18]
    24f8:	b2db      	uxtb	r3, r3
    24fa:	4293      	cmp	r3, r2
    24fc:	d208      	bcs.n	2510 <NormalCapacityProc+0x114>
    24fe:	4a0e      	ldr	r2, [pc, #56]	; (2538 <NormalCapacityProc+0x13c>)
    2500:	7c93      	ldrb	r3, [r2, #18]
    2502:	7e12      	ldrb	r2, [r2, #24]
    2504:	1a9b      	subs	r3, r3, r2
    2506:	2b07      	cmp	r3, #7
    2508:	dd02      	ble.n	2510 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    250a:	2200      	movs	r2, #0
    250c:	4b0a      	ldr	r3, [pc, #40]	; (2538 <NormalCapacityProc+0x13c>)
    250e:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    2510:	4b10      	ldr	r3, [pc, #64]	; (2554 <NormalCapacityProc+0x158>)
    2512:	4798      	blx	r3
	BatCycleProc();
    2514:	4b10      	ldr	r3, [pc, #64]	; (2558 <NormalCapacityProc+0x15c>)
    2516:	4798      	blx	r3
}
    2518:	bd70      	pop	{r4, r5, r6, pc}
    251a:	46c0      	nop			; (mov r8, r8)
    251c:	2000031c 	.word	0x2000031c
    2520:	00001999 	.word	0x00001999
    2524:	200000be 	.word	0x200000be
    2528:	200003cc 	.word	0x200003cc
    252c:	200003c8 	.word	0x200003c8
    2530:	00001388 	.word	0x00001388
    2534:	00001bfd 	.word	0x00001bfd
    2538:	20000320 	.word	0x20000320
    253c:	0000118d 	.word	0x0000118d
    2540:	00005139 	.word	0x00005139
    2544:	00001c4d 	.word	0x00001c4d
    2548:	00001f89 	.word	0x00001f89
    254c:	200000d4 	.word	0x200000d4
    2550:	200000ce 	.word	0x200000ce
    2554:	00002125 	.word	0x00002125
    2558:	000021b9 	.word	0x000021b9

0000255c <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    255c:	4a02      	ldr	r2, [pc, #8]	; (2568 <ADIRQ2_Extint_Callback+0xc>)
    255e:	7851      	ldrb	r1, [r2, #1]
    2560:	2301      	movs	r3, #1
    2562:	430b      	orrs	r3, r1
    2564:	7053      	strb	r3, [r2, #1]
}
    2566:	4770      	bx	lr
    2568:	20000360 	.word	0x20000360

0000256c <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    256c:	b510      	push	{r4, lr}
    256e:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    2570:	0001      	movs	r1, r0
    2572:	4802      	ldr	r0, [pc, #8]	; (257c <SPI_Write_Buff+0x10>)
    2574:	4b02      	ldr	r3, [pc, #8]	; (2580 <SPI_Write_Buff+0x14>)
    2576:	4798      	blx	r3
}
    2578:	bd10      	pop	{r4, pc}
    257a:	46c0      	nop			; (mov r8, r8)
    257c:	200001bc 	.word	0x200001bc
    2580:	00003f99 	.word	0x00003f99

00002584 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    2584:	b510      	push	{r4, lr}
    2586:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    2588:	2300      	movs	r3, #0
    258a:	0001      	movs	r1, r0
    258c:	4801      	ldr	r0, [pc, #4]	; (2594 <SPI_Read_Buff+0x10>)
    258e:	4c02      	ldr	r4, [pc, #8]	; (2598 <SPI_Read_Buff+0x14>)
    2590:	47a0      	blx	r4
}
    2592:	bd10      	pop	{r4, pc}
    2594:	200001bc 	.word	0x200001bc
    2598:	00003dad 	.word	0x00003dad

0000259c <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    259c:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    259e:	2201      	movs	r2, #1
    25a0:	4902      	ldr	r1, [pc, #8]	; (25ac <SPI_Slave_Low+0x10>)
    25a2:	4803      	ldr	r0, [pc, #12]	; (25b0 <SPI_Slave_Low+0x14>)
    25a4:	4b03      	ldr	r3, [pc, #12]	; (25b4 <SPI_Slave_Low+0x18>)
    25a6:	4798      	blx	r3
}
    25a8:	bd10      	pop	{r4, pc}
    25aa:	46c0      	nop			; (mov r8, r8)
    25ac:	200001c8 	.word	0x200001c8
    25b0:	200001bc 	.word	0x200001bc
    25b4:	00003ea5 	.word	0x00003ea5

000025b8 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    25b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    25ba:	4647      	mov	r7, r8
    25bc:	b480      	push	{r7}
    25be:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    25c0:	4c45      	ldr	r4, [pc, #276]	; (26d8 <Configure_Spi_Master+0x120>)
    25c2:	2311      	movs	r3, #17
    25c4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    25c6:	2300      	movs	r3, #0
    25c8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    25ca:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    25cc:	2201      	movs	r2, #1
    25ce:	4669      	mov	r1, sp
    25d0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    25d2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    25d4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    25d6:	2011      	movs	r0, #17
    25d8:	4b40      	ldr	r3, [pc, #256]	; (26dc <Configure_Spi_Master+0x124>)
    25da:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    25dc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25de:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    25e0:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25e2:	2a00      	cmp	r2, #0
    25e4:	d105      	bne.n	25f2 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    25e6:	0959      	lsrs	r1, r3, #5
    25e8:	01c9      	lsls	r1, r1, #7
    25ea:	2282      	movs	r2, #130	; 0x82
    25ec:	05d2      	lsls	r2, r2, #23
    25ee:	4694      	mov	ip, r2
    25f0:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    25f2:	221f      	movs	r2, #31
    25f4:	4013      	ands	r3, r2
    25f6:	3a1e      	subs	r2, #30
    25f8:	0010      	movs	r0, r2
    25fa:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    25fc:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    25fe:	ac04      	add	r4, sp, #16
    2600:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    2602:	2300      	movs	r3, #0
    2604:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    2606:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    2608:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    260a:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    260c:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    260e:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    2610:	3223      	adds	r2, #35	; 0x23
    2612:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    2614:	3a18      	subs	r2, #24
    2616:	2100      	movs	r1, #0
    2618:	a80a      	add	r0, sp, #40	; 0x28
    261a:	4b31      	ldr	r3, [pc, #196]	; (26e0 <Configure_Spi_Master+0x128>)
    261c:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    261e:	4b31      	ldr	r3, [pc, #196]	; (26e4 <Configure_Spi_Master+0x12c>)
    2620:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    2622:	2380      	movs	r3, #128	; 0x80
    2624:	055b      	lsls	r3, r3, #21
    2626:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    2628:	2380      	movs	r3, #128	; 0x80
    262a:	025b      	lsls	r3, r3, #9
    262c:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    262e:	4b2e      	ldr	r3, [pc, #184]	; (26e8 <Configure_Spi_Master+0x130>)
    2630:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    2632:	2301      	movs	r3, #1
    2634:	425b      	negs	r3, r3
    2636:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    2638:	4b2c      	ldr	r3, [pc, #176]	; (26ec <Configure_Spi_Master+0x134>)
    263a:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    263c:	4b2c      	ldr	r3, [pc, #176]	; (26f0 <Configure_Spi_Master+0x138>)
    263e:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    2640:	4d2c      	ldr	r5, [pc, #176]	; (26f4 <Configure_Spi_Master+0x13c>)
    2642:	0022      	movs	r2, r4
    2644:	492c      	ldr	r1, [pc, #176]	; (26f8 <Configure_Spi_Master+0x140>)
    2646:	0028      	movs	r0, r5
    2648:	4b2c      	ldr	r3, [pc, #176]	; (26fc <Configure_Spi_Master+0x144>)
    264a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    264c:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    264e:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    2650:	2b00      	cmp	r3, #0
    2652:	d1fc      	bne.n	264e <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    2654:	6811      	ldr	r1, [r2, #0]
    2656:	3302      	adds	r3, #2
    2658:	430b      	orrs	r3, r1
    265a:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    265c:	4b28      	ldr	r3, [pc, #160]	; (2700 <Configure_Spi_Master+0x148>)
    265e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2660:	ac03      	add	r4, sp, #12
    2662:	2500      	movs	r5, #0
    2664:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    2666:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    2668:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    266a:	0021      	movs	r1, r4
    266c:	2030      	movs	r0, #48	; 0x30
    266e:	4b1b      	ldr	r3, [pc, #108]	; (26dc <Configure_Spi_Master+0x124>)
    2670:	4698      	mov	r8, r3
    2672:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2674:	2701      	movs	r7, #1
    2676:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    2678:	0021      	movs	r1, r4
    267a:	2007      	movs	r0, #7
    267c:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    267e:	2682      	movs	r6, #130	; 0x82
    2680:	05f6      	lsls	r6, r6, #23
    2682:	2380      	movs	r3, #128	; 0x80
    2684:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2686:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    2688:	0021      	movs	r1, r4
    268a:	200a      	movs	r0, #10
    268c:	47c0      	blx	r8
    268e:	2380      	movs	r3, #128	; 0x80
    2690:	00db      	lsls	r3, r3, #3
    2692:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2694:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    2696:	0021      	movs	r1, r4
    2698:	2031      	movs	r0, #49	; 0x31
    269a:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    269c:	3680      	adds	r6, #128	; 0x80
    269e:	2380      	movs	r3, #128	; 0x80
    26a0:	029b      	lsls	r3, r3, #10
    26a2:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    26a4:	4668      	mov	r0, sp
    26a6:	4b17      	ldr	r3, [pc, #92]	; (2704 <Configure_Spi_Master+0x14c>)
    26a8:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    26aa:	230d      	movs	r3, #13
    26ac:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    26ae:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    26b0:	466b      	mov	r3, sp
    26b2:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    26b4:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    26b6:	4669      	mov	r1, sp
    26b8:	200d      	movs	r0, #13
    26ba:	4b13      	ldr	r3, [pc, #76]	; (2708 <Configure_Spi_Master+0x150>)
    26bc:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    26be:	2200      	movs	r2, #0
    26c0:	210d      	movs	r1, #13
    26c2:	4812      	ldr	r0, [pc, #72]	; (270c <Configure_Spi_Master+0x154>)
    26c4:	4b12      	ldr	r3, [pc, #72]	; (2710 <Configure_Spi_Master+0x158>)
    26c6:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    26c8:	2100      	movs	r1, #0
    26ca:	200d      	movs	r0, #13
    26cc:	4b11      	ldr	r3, [pc, #68]	; (2714 <Configure_Spi_Master+0x15c>)
    26ce:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    26d0:	b012      	add	sp, #72	; 0x48
    26d2:	bc04      	pop	{r2}
    26d4:	4690      	mov	r8, r2
    26d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26d8:	200001c8 	.word	0x200001c8
    26dc:	00003591 	.word	0x00003591
    26e0:	000054db 	.word	0x000054db
    26e4:	000186a0 	.word	0x000186a0
    26e8:	00100002 	.word	0x00100002
    26ec:	00120002 	.word	0x00120002
    26f0:	00130002 	.word	0x00130002
    26f4:	200001bc 	.word	0x200001bc
    26f8:	42000800 	.word	0x42000800
    26fc:	00003a85 	.word	0x00003a85
    2700:	0000259d 	.word	0x0000259d
    2704:	000031e1 	.word	0x000031e1
    2708:	000031f5 	.word	0x000031f5
    270c:	0000255d 	.word	0x0000255d
    2710:	00003069 	.word	0x00003069
    2714:	00003095 	.word	0x00003095

00002718 <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    2718:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    271a:	2200      	movs	r2, #0
    271c:	4902      	ldr	r1, [pc, #8]	; (2728 <SPI_Slave_High+0x10>)
    271e:	4803      	ldr	r0, [pc, #12]	; (272c <SPI_Slave_High+0x14>)
    2720:	4b03      	ldr	r3, [pc, #12]	; (2730 <SPI_Slave_High+0x18>)
    2722:	4798      	blx	r3
}
    2724:	bd10      	pop	{r4, pc}
    2726:	46c0      	nop			; (mov r8, r8)
    2728:	200001c8 	.word	0x200001c8
    272c:	200001bc 	.word	0x200001bc
    2730:	00003ea5 	.word	0x00003ea5

00002734 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    2734:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    2736:	466b      	mov	r3, sp
    2738:	2200      	movs	r2, #0
    273a:	71da      	strb	r2, [r3, #7]
    273c:	3307      	adds	r3, #7
    273e:	781b      	ldrb	r3, [r3, #0]
    2740:	b2db      	uxtb	r3, r3
    2742:	2b07      	cmp	r3, #7
    2744:	d809      	bhi.n	275a <vSPI_Wait+0x26>
    2746:	466b      	mov	r3, sp
    2748:	1dda      	adds	r2, r3, #7
    274a:	7813      	ldrb	r3, [r2, #0]
    274c:	3301      	adds	r3, #1
    274e:	b2db      	uxtb	r3, r3
    2750:	7013      	strb	r3, [r2, #0]
    2752:	7813      	ldrb	r3, [r2, #0]
    2754:	b2db      	uxtb	r3, r3
    2756:	2b07      	cmp	r3, #7
    2758:	d9f7      	bls.n	274a <vSPI_Wait+0x16>
}
    275a:	b002      	add	sp, #8
    275c:	4770      	bx	lr
    275e:	46c0      	nop			; (mov r8, r8)

00002760 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    2760:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    2762:	2800      	cmp	r0, #0
    2764:	d00d      	beq.n	2782 <ucCRC_Calc+0x22>
    2766:	000b      	movs	r3, r1
    2768:	3801      	subs	r0, #1
    276a:	b2c0      	uxtb	r0, r0
    276c:	3001      	adds	r0, #1
    276e:	1809      	adds	r1, r1, r0
    2770:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    2772:	4c05      	ldr	r4, [pc, #20]	; (2788 <ucCRC_Calc+0x28>)
    2774:	781a      	ldrb	r2, [r3, #0]
    2776:	4050      	eors	r0, r2
    2778:	5c20      	ldrb	r0, [r4, r0]
    277a:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    277c:	428b      	cmp	r3, r1
    277e:	d1f9      	bne.n	2774 <ucCRC_Calc+0x14>
    2780:	e000      	b.n	2784 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    2782:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    2784:	bd10      	pop	{r4, pc}
    2786:	46c0      	nop			; (mov r8, r8)
    2788:	00006864 	.word	0x00006864

0000278c <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    278c:	b5f0      	push	{r4, r5, r6, r7, lr}
    278e:	465f      	mov	r7, fp
    2790:	4656      	mov	r6, sl
    2792:	464d      	mov	r5, r9
    2794:	4644      	mov	r4, r8
    2796:	b4f0      	push	{r4, r5, r6, r7}
    2798:	b083      	sub	sp, #12
    279a:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    279c:	0040      	lsls	r0, r0, #1
    279e:	271e      	movs	r7, #30
    27a0:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    27a2:	004b      	lsls	r3, r1, #1
    27a4:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    27a6:	0a13      	lsrs	r3, r2, #8
    27a8:	469b      	mov	fp, r3
    27aa:	2609      	movs	r6, #9
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    27ac:	4b25      	ldr	r3, [pc, #148]	; (2844 <ucSPI_Write+0xb8>)
    27ae:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    27b0:	4d25      	ldr	r5, [pc, #148]	; (2848 <ucSPI_Write+0xbc>)
    27b2:	3f3e      	subs	r7, #62	; 0x3e
    27b4:	4307      	orrs	r7, r0
    27b6:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    27b8:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    27ba:	466b      	mov	r3, sp
    27bc:	791b      	ldrb	r3, [r3, #4]
    27be:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    27c0:	4643      	mov	r3, r8
    27c2:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    27c4:	465b      	mov	r3, fp
    27c6:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    27c8:	464b      	mov	r3, r9
    27ca:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    27cc:	0029      	movs	r1, r5
    27ce:	2004      	movs	r0, #4
    27d0:	4b1e      	ldr	r3, [pc, #120]	; (284c <ucSPI_Write+0xc0>)
    27d2:	4798      	blx	r3
    27d4:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    27d6:	2105      	movs	r1, #5
    27d8:	0028      	movs	r0, r5
    27da:	4b1d      	ldr	r3, [pc, #116]	; (2850 <ucSPI_Write+0xc4>)
    27dc:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    27de:	4b1d      	ldr	r3, [pc, #116]	; (2854 <ucSPI_Write+0xc8>)
    27e0:	6a1c      	ldr	r4, [r3, #32]
    27e2:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    27e4:	03e4      	lsls	r4, r4, #15
    27e6:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    27e8:	03db      	lsls	r3, r3, #15
    27ea:	d40e      	bmi.n	280a <ucSPI_Write+0x7e>
    27ec:	4b1a      	ldr	r3, [pc, #104]	; (2858 <ucSPI_Write+0xcc>)
    27ee:	4a19      	ldr	r2, [pc, #100]	; (2854 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    27f0:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    27f2:	2180      	movs	r1, #128	; 0x80
    27f4:	0249      	lsls	r1, r1, #9
    27f6:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    27f8:	0c24      	lsrs	r4, r4, #16
    27fa:	4004      	ands	r4, r0
    27fc:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    27fe:	420f      	tst	r7, r1
    2800:	d103      	bne.n	280a <ucSPI_Write+0x7e>
    2802:	3b01      	subs	r3, #1
    2804:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    2806:	2b00      	cmp	r3, #0
    2808:	d1f5      	bne.n	27f6 <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    280a:	2064      	movs	r0, #100	; 0x64
    280c:	4b13      	ldr	r3, [pc, #76]	; (285c <ucSPI_Write+0xd0>)
    280e:	4798      	blx	r3
		if(SDI_VAL ==1)
    2810:	2c01      	cmp	r4, #1
    2812:	d103      	bne.n	281c <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    2814:	4b12      	ldr	r3, [pc, #72]	; (2860 <ucSPI_Write+0xd4>)
    2816:	4798      	blx	r3
			return 0;
    2818:	2000      	movs	r0, #0
    281a:	e00b      	b.n	2834 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    281c:	2064      	movs	r0, #100	; 0x64
    281e:	4b0f      	ldr	r3, [pc, #60]	; (285c <ucSPI_Write+0xd0>)
    2820:	4798      	blx	r3
		
		SPI_Slave_Low();
    2822:	4b0f      	ldr	r3, [pc, #60]	; (2860 <ucSPI_Write+0xd4>)
    2824:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    2826:	4b0f      	ldr	r3, [pc, #60]	; (2864 <ucSPI_Write+0xd8>)
    2828:	4798      	blx	r3
    282a:	3e01      	subs	r6, #1
    282c:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    282e:	2e00      	cmp	r6, #0
    2830:	d1c2      	bne.n	27b8 <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    2832:	2001      	movs	r0, #1
}
    2834:	b003      	add	sp, #12
    2836:	bc3c      	pop	{r2, r3, r4, r5}
    2838:	4690      	mov	r8, r2
    283a:	4699      	mov	r9, r3
    283c:	46a2      	mov	sl, r4
    283e:	46ab      	mov	fp, r5
    2840:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2842:	46c0      	nop			; (mov r8, r8)
    2844:	00002719 	.word	0x00002719
    2848:	200000d8 	.word	0x200000d8
    284c:	00002761 	.word	0x00002761
    2850:	0000256d 	.word	0x0000256d
    2854:	41000080 	.word	0x41000080
    2858:	0000270f 	.word	0x0000270f
    285c:	00002ad5 	.word	0x00002ad5
    2860:	0000259d 	.word	0x0000259d
    2864:	00002735 	.word	0x00002735

00002868 <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    2868:	b5f0      	push	{r4, r5, r6, r7, lr}
    286a:	4657      	mov	r7, sl
    286c:	464e      	mov	r6, r9
    286e:	4645      	mov	r5, r8
    2870:	b4e0      	push	{r5, r6, r7}
    2872:	b082      	sub	sp, #8
    2874:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    2876:	0040      	lsls	r0, r0, #1
    2878:	271e      	movs	r7, #30
    287a:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    287c:	004b      	lsls	r3, r1, #1
    287e:	4698      	mov	r8, r3
    2880:	2609      	movs	r6, #9

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    2882:	4b2c      	ldr	r3, [pc, #176]	; (2934 <ucSPI_Read+0xcc>)
    2884:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2886:	4c2c      	ldr	r4, [pc, #176]	; (2938 <ucSPI_Read+0xd0>)
    2888:	3f3d      	subs	r7, #61	; 0x3d
    288a:	4307      	orrs	r7, r0
    288c:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    288e:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2890:	464b      	mov	r3, r9
    2892:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    2894:	4643      	mov	r3, r8
    2896:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    2898:	0021      	movs	r1, r4
    289a:	2002      	movs	r0, #2
    289c:	4b27      	ldr	r3, [pc, #156]	; (293c <ucSPI_Read+0xd4>)
    289e:	4798      	blx	r3
    28a0:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    28a2:	2103      	movs	r1, #3
    28a4:	0020      	movs	r0, r4
    28a6:	4b26      	ldr	r3, [pc, #152]	; (2940 <ucSPI_Read+0xd8>)
    28a8:	4798      	blx	r3
    28aa:	4b26      	ldr	r3, [pc, #152]	; (2944 <ucSPI_Read+0xdc>)
    28ac:	6a1a      	ldr	r2, [r3, #32]
    28ae:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    28b0:	03d2      	lsls	r2, r2, #15
    28b2:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    28b4:	03db      	lsls	r3, r3, #15
    28b6:	d40f      	bmi.n	28d8 <ucSPI_Read+0x70>
    28b8:	4b23      	ldr	r3, [pc, #140]	; (2948 <ucSPI_Read+0xe0>)
    28ba:	4922      	ldr	r1, [pc, #136]	; (2944 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    28bc:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    28be:	2080      	movs	r0, #128	; 0x80
    28c0:	0240      	lsls	r0, r0, #9
    28c2:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    28c4:	0c12      	lsrs	r2, r2, #16
    28c6:	403a      	ands	r2, r7
    28c8:	0015      	movs	r5, r2
    28ca:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    28cc:	4202      	tst	r2, r0
    28ce:	d103      	bne.n	28d8 <ucSPI_Read+0x70>
    28d0:	3b01      	subs	r3, #1
    28d2:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    28d4:	2b00      	cmp	r3, #0
    28d6:	d1f4      	bne.n	28c2 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    28d8:	2064      	movs	r0, #100	; 0x64
    28da:	4b1c      	ldr	r3, [pc, #112]	; (294c <ucSPI_Read+0xe4>)
    28dc:	4798      	blx	r3
		if(SDI_VAL ==1)
    28de:	2d01      	cmp	r5, #1
    28e0:	d118      	bne.n	2914 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    28e2:	4c1b      	ldr	r4, [pc, #108]	; (2950 <ucSPI_Read+0xe8>)
    28e4:	2103      	movs	r1, #3
    28e6:	0020      	movs	r0, r4
    28e8:	4b1a      	ldr	r3, [pc, #104]	; (2954 <ucSPI_Read+0xec>)
    28ea:	4798      	blx	r3

			SPI_Slave_Low();
    28ec:	4b1a      	ldr	r3, [pc, #104]	; (2958 <ucSPI_Read+0xf0>)
    28ee:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    28f0:	0021      	movs	r1, r4
    28f2:	2002      	movs	r0, #2
    28f4:	4b11      	ldr	r3, [pc, #68]	; (293c <ucSPI_Read+0xd4>)
    28f6:	4798      	blx	r3
    28f8:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    28fa:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    28fc:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    28fe:	429a      	cmp	r2, r3
    2900:	d111      	bne.n	2926 <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    2902:	4a13      	ldr	r2, [pc, #76]	; (2950 <ucSPI_Read+0xe8>)
    2904:	7813      	ldrb	r3, [r2, #0]
    2906:	021b      	lsls	r3, r3, #8
    2908:	7852      	ldrb	r2, [r2, #1]
    290a:	18d3      	adds	r3, r2, r3
    290c:	9a01      	ldr	r2, [sp, #4]
    290e:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    2910:	2000      	movs	r0, #0
    2912:	e008      	b.n	2926 <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    2914:	4b10      	ldr	r3, [pc, #64]	; (2958 <ucSPI_Read+0xf0>)
    2916:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    2918:	4b10      	ldr	r3, [pc, #64]	; (295c <ucSPI_Read+0xf4>)
    291a:	4798      	blx	r3
    291c:	3e01      	subs	r6, #1
    291e:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    2920:	2e00      	cmp	r6, #0
    2922:	d1b4      	bne.n	288e <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    2924:	2001      	movs	r0, #1
}
    2926:	b002      	add	sp, #8
    2928:	bc1c      	pop	{r2, r3, r4}
    292a:	4690      	mov	r8, r2
    292c:	4699      	mov	r9, r3
    292e:	46a2      	mov	sl, r4
    2930:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2932:	46c0      	nop			; (mov r8, r8)
    2934:	00002719 	.word	0x00002719
    2938:	200000d8 	.word	0x200000d8
    293c:	00002761 	.word	0x00002761
    2940:	0000256d 	.word	0x0000256d
    2944:	41000080 	.word	0x41000080
    2948:	0000270f 	.word	0x0000270f
    294c:	00002ad5 	.word	0x00002ad5
    2950:	200000e0 	.word	0x200000e0
    2954:	00002585 	.word	0x00002585
    2958:	0000259d 	.word	0x0000259d
    295c:	00002735 	.word	0x00002735

00002960 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    2960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2962:	465f      	mov	r7, fp
    2964:	4656      	mov	r6, sl
    2966:	464d      	mov	r5, r9
    2968:	4644      	mov	r4, r8
    296a:	b4f0      	push	{r4, r5, r6, r7}
    296c:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    296e:	0040      	lsls	r0, r0, #1
    2970:	261e      	movs	r6, #30
    2972:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    2974:	004b      	lsls	r3, r1, #1
    2976:	469b      	mov	fp, r3
    2978:	2509      	movs	r5, #9
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    297a:	4b36      	ldr	r3, [pc, #216]	; (2a54 <ucSPI_Continue_Read+0xf4>)
    297c:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    297e:	4c36      	ldr	r4, [pc, #216]	; (2a58 <ucSPI_Continue_Read+0xf8>)
    2980:	3e3d      	subs	r6, #61	; 0x3d
    2982:	4306      	orrs	r6, r0
    2984:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    2986:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2988:	4653      	mov	r3, sl
    298a:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    298c:	2301      	movs	r3, #1
    298e:	465a      	mov	r2, fp
    2990:	4313      	orrs	r3, r2
    2992:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    2994:	237f      	movs	r3, #127	; 0x7f
    2996:	464a      	mov	r2, r9
    2998:	4013      	ands	r3, r2
    299a:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    299c:	0021      	movs	r1, r4
    299e:	2003      	movs	r0, #3
    29a0:	4b2e      	ldr	r3, [pc, #184]	; (2a5c <ucSPI_Continue_Read+0xfc>)
    29a2:	4798      	blx	r3
    29a4:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    29a6:	2104      	movs	r1, #4
    29a8:	0020      	movs	r0, r4
    29aa:	4b2d      	ldr	r3, [pc, #180]	; (2a60 <ucSPI_Continue_Read+0x100>)
    29ac:	4798      	blx	r3
    29ae:	4b2d      	ldr	r3, [pc, #180]	; (2a64 <ucSPI_Continue_Read+0x104>)
    29b0:	6a1a      	ldr	r2, [r3, #32]
    29b2:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    29b4:	03d2      	lsls	r2, r2, #15
    29b6:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    29b8:	03db      	lsls	r3, r3, #15
    29ba:	d40f      	bmi.n	29dc <ucSPI_Continue_Read+0x7c>
    29bc:	4b2a      	ldr	r3, [pc, #168]	; (2a68 <ucSPI_Continue_Read+0x108>)
    29be:	4929      	ldr	r1, [pc, #164]	; (2a64 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    29c0:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    29c2:	2080      	movs	r0, #128	; 0x80
    29c4:	0240      	lsls	r0, r0, #9
    29c6:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    29c8:	0c12      	lsrs	r2, r2, #16
    29ca:	403a      	ands	r2, r7
    29cc:	0016      	movs	r6, r2
    29ce:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    29d0:	4202      	tst	r2, r0
    29d2:	d103      	bne.n	29dc <ucSPI_Continue_Read+0x7c>
    29d4:	3b01      	subs	r3, #1
    29d6:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    29d8:	2b00      	cmp	r3, #0
    29da:	d1f4      	bne.n	29c6 <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    29dc:	2064      	movs	r0, #100	; 0x64
    29de:	4b23      	ldr	r3, [pc, #140]	; (2a6c <ucSPI_Continue_Read+0x10c>)
    29e0:	4798      	blx	r3
		if(SDI_VAL ==1)
    29e2:	2e01      	cmp	r6, #1
    29e4:	d129      	bne.n	2a3a <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    29e6:	4c22      	ldr	r4, [pc, #136]	; (2a70 <ucSPI_Continue_Read+0x110>)
    29e8:	21ad      	movs	r1, #173	; 0xad
    29ea:	0020      	movs	r0, r4
    29ec:	4b21      	ldr	r3, [pc, #132]	; (2a74 <ucSPI_Continue_Read+0x114>)
    29ee:	4798      	blx	r3
			
			SPI_Slave_Low();
    29f0:	4b21      	ldr	r3, [pc, #132]	; (2a78 <ucSPI_Continue_Read+0x118>)
    29f2:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    29f4:	4b21      	ldr	r3, [pc, #132]	; (2a7c <ucSPI_Continue_Read+0x11c>)
    29f6:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    29f8:	78e3      	ldrb	r3, [r4, #3]
    29fa:	2b3b      	cmp	r3, #59	; 0x3b
    29fc:	d109      	bne.n	2a12 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    29fe:	2200      	movs	r2, #0
    2a00:	4b1f      	ldr	r3, [pc, #124]	; (2a80 <ucSPI_Continue_Read+0x120>)
    2a02:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    2a04:	4a1f      	ldr	r2, [pc, #124]	; (2a84 <ucSPI_Continue_Read+0x124>)
    2a06:	7811      	ldrb	r1, [r2, #0]
    2a08:	2301      	movs	r3, #1
    2a0a:	430b      	orrs	r3, r1
    2a0c:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    2a0e:	2000      	movs	r0, #0
    2a10:	e01a      	b.n	2a48 <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    2a12:	4b1b      	ldr	r3, [pc, #108]	; (2a80 <ucSPI_Continue_Read+0x120>)
    2a14:	781b      	ldrb	r3, [r3, #0]
    2a16:	3301      	adds	r3, #1
    2a18:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    2a1a:	2b08      	cmp	r3, #8
    2a1c:	d003      	beq.n	2a26 <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    2a1e:	4a18      	ldr	r2, [pc, #96]	; (2a80 <ucSPI_Continue_Read+0x120>)
    2a20:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    2a22:	2000      	movs	r0, #0
    2a24:	e010      	b.n	2a48 <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    2a26:	2200      	movs	r2, #0
    2a28:	4b15      	ldr	r3, [pc, #84]	; (2a80 <ucSPI_Continue_Read+0x120>)
    2a2a:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    2a2c:	4a15      	ldr	r2, [pc, #84]	; (2a84 <ucSPI_Continue_Read+0x124>)
    2a2e:	7813      	ldrb	r3, [r2, #0]
    2a30:	2101      	movs	r1, #1
    2a32:	438b      	bics	r3, r1
    2a34:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    2a36:	2000      	movs	r0, #0
    2a38:	e006      	b.n	2a48 <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    2a3a:	4b0f      	ldr	r3, [pc, #60]	; (2a78 <ucSPI_Continue_Read+0x118>)
    2a3c:	4798      	blx	r3
    2a3e:	3d01      	subs	r5, #1
    2a40:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    2a42:	2d00      	cmp	r5, #0
    2a44:	d19f      	bne.n	2986 <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    2a46:	2001      	movs	r0, #1
    2a48:	bc3c      	pop	{r2, r3, r4, r5}
    2a4a:	4690      	mov	r8, r2
    2a4c:	4699      	mov	r9, r3
    2a4e:	46a2      	mov	sl, r4
    2a50:	46ab      	mov	fp, r5
    2a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2a54:	00002719 	.word	0x00002719
    2a58:	200000d8 	.word	0x200000d8
    2a5c:	00002761 	.word	0x00002761
    2a60:	0000256d 	.word	0x0000256d
    2a64:	41000080 	.word	0x41000080
    2a68:	0000270f 	.word	0x0000270f
    2a6c:	00002ad5 	.word	0x00002ad5
    2a70:	2000026e 	.word	0x2000026e
    2a74:	00002585 	.word	0x00002585
    2a78:	0000259d 	.word	0x0000259d
    2a7c:	00002735 	.word	0x00002735
    2a80:	200000dd 	.word	0x200000dd
    2a84:	20000360 	.word	0x20000360

00002a88 <Wdt_Clear>:
  * @param  None
  * @retval None
  */

void Wdt_Clear(void)
{
    2a88:	b510      	push	{r4, lr}
	wdt_reset_count();
    2a8a:	4b01      	ldr	r3, [pc, #4]	; (2a90 <Wdt_Clear+0x8>)
    2a8c:	4798      	blx	r3
}
    2a8e:	bd10      	pop	{r4, pc}
    2a90:	00004759 	.word	0x00004759

00002a94 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    2a94:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    2a96:	2000      	movs	r0, #0
    2a98:	4b08      	ldr	r3, [pc, #32]	; (2abc <delay_init+0x28>)
    2a9a:	4798      	blx	r3
    2a9c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    2a9e:	4c08      	ldr	r4, [pc, #32]	; (2ac0 <delay_init+0x2c>)
    2aa0:	21fa      	movs	r1, #250	; 0xfa
    2aa2:	0089      	lsls	r1, r1, #2
    2aa4:	47a0      	blx	r4
    2aa6:	4b07      	ldr	r3, [pc, #28]	; (2ac4 <delay_init+0x30>)
    2aa8:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    2aaa:	4907      	ldr	r1, [pc, #28]	; (2ac8 <delay_init+0x34>)
    2aac:	0028      	movs	r0, r5
    2aae:	47a0      	blx	r4
    2ab0:	4b06      	ldr	r3, [pc, #24]	; (2acc <delay_init+0x38>)
    2ab2:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    2ab4:	2205      	movs	r2, #5
    2ab6:	4b06      	ldr	r3, [pc, #24]	; (2ad0 <delay_init+0x3c>)
    2ab8:	601a      	str	r2, [r3, #0]
}
    2aba:	bd70      	pop	{r4, r5, r6, pc}
    2abc:	00004d59 	.word	0x00004d59
    2ac0:	00005139 	.word	0x00005139
    2ac4:	20000004 	.word	0x20000004
    2ac8:	000f4240 	.word	0x000f4240
    2acc:	20000000 	.word	0x20000000
    2ad0:	e000e010 	.word	0xe000e010

00002ad4 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    2ad4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    2ad6:	4b08      	ldr	r3, [pc, #32]	; (2af8 <delay_cycles_us+0x24>)
    2ad8:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    2ada:	4a08      	ldr	r2, [pc, #32]	; (2afc <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    2adc:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2ade:	2180      	movs	r1, #128	; 0x80
    2ae0:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    2ae2:	e006      	b.n	2af2 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    2ae4:	2c00      	cmp	r4, #0
    2ae6:	d004      	beq.n	2af2 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    2ae8:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    2aea:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2aec:	6813      	ldr	r3, [r2, #0]
    2aee:	420b      	tst	r3, r1
    2af0:	d0fc      	beq.n	2aec <delay_cycles_us+0x18>
    2af2:	3801      	subs	r0, #1
    2af4:	d2f6      	bcs.n	2ae4 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    2af6:	bd30      	pop	{r4, r5, pc}
    2af8:	20000000 	.word	0x20000000
    2afc:	e000e010 	.word	0xe000e010

00002b00 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    2b00:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    2b02:	4b08      	ldr	r3, [pc, #32]	; (2b24 <delay_cycles_ms+0x24>)
    2b04:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    2b06:	4a08      	ldr	r2, [pc, #32]	; (2b28 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    2b08:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2b0a:	2180      	movs	r1, #128	; 0x80
    2b0c:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    2b0e:	e006      	b.n	2b1e <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    2b10:	2c00      	cmp	r4, #0
    2b12:	d004      	beq.n	2b1e <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    2b14:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    2b16:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2b18:	6813      	ldr	r3, [r2, #0]
    2b1a:	420b      	tst	r3, r1
    2b1c:	d0fc      	beq.n	2b18 <delay_cycles_ms+0x18>
    2b1e:	3801      	subs	r0, #1
    2b20:	d2f6      	bcs.n	2b10 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    2b22:	bd30      	pop	{r4, r5, pc}
    2b24:	20000004 	.word	0x20000004
    2b28:	e000e010 	.word	0xe000e010

00002b2c <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    2b2c:	b510      	push	{r4, lr}
    2b2e:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    2b30:	466a      	mov	r2, sp
    2b32:	4b08      	ldr	r3, [pc, #32]	; (2b54 <_adc_get_inst_index+0x28>)
    2b34:	cb12      	ldmia	r3!, {r1, r4}
    2b36:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    2b38:	9b00      	ldr	r3, [sp, #0]
    2b3a:	4298      	cmp	r0, r3
    2b3c:	d005      	beq.n	2b4a <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    2b3e:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    2b40:	9a01      	ldr	r2, [sp, #4]
    2b42:	4282      	cmp	r2, r0
    2b44:	d103      	bne.n	2b4e <_adc_get_inst_index+0x22>
    2b46:	3301      	adds	r3, #1
    2b48:	e000      	b.n	2b4c <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    2b4a:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    2b4c:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    2b4e:	0018      	movs	r0, r3
    2b50:	b002      	add	sp, #8
    2b52:	bd10      	pop	{r4, pc}
    2b54:	00006a38 	.word	0x00006a38

00002b58 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    2b58:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    2b5a:	2300      	movs	r3, #0
    2b5c:	2200      	movs	r2, #0
    2b5e:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    2b60:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    2b62:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    2b64:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    2b66:	2100      	movs	r1, #0
    2b68:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    2b6a:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    2b6c:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    2b6e:	2401      	movs	r4, #1
    2b70:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    2b72:	24c0      	movs	r4, #192	; 0xc0
    2b74:	0164      	lsls	r4, r4, #5
    2b76:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    2b78:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    2b7a:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    2b7c:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    2b7e:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    2b80:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    2b82:	242a      	movs	r4, #42	; 0x2a
    2b84:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    2b86:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    2b88:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    2b8a:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    2b8c:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    2b8e:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    2b90:	3c06      	subs	r4, #6
    2b92:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    2b94:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    2b96:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    2b98:	7541      	strb	r1, [r0, #21]
}
    2b9a:	bd10      	pop	{r4, pc}

00002b9c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    2b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b9e:	465f      	mov	r7, fp
    2ba0:	4656      	mov	r6, sl
    2ba2:	464d      	mov	r5, r9
    2ba4:	4644      	mov	r4, r8
    2ba6:	b4f0      	push	{r4, r5, r6, r7}
    2ba8:	b09d      	sub	sp, #116	; 0x74
    2baa:	0005      	movs	r5, r0
    2bac:	000e      	movs	r6, r1
    2bae:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    2bb0:	0008      	movs	r0, r1
    2bb2:	4bc6      	ldr	r3, [pc, #792]	; (2ecc <adc_init+0x330>)
    2bb4:	4798      	blx	r3
    2bb6:	0004      	movs	r4, r0
    2bb8:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    2bba:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    2bbc:	4ac4      	ldr	r2, [pc, #784]	; (2ed0 <adc_init+0x334>)
    2bbe:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    2bc0:	0080      	lsls	r0, r0, #2
    2bc2:	4bc4      	ldr	r3, [pc, #784]	; (2ed4 <adc_init+0x338>)
    2bc4:	58c3      	ldr	r3, [r0, r3]
    2bc6:	430b      	orrs	r3, r1
    2bc8:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2bca:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2bcc:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2bce:	07db      	lsls	r3, r3, #31
    2bd0:	d500      	bpl.n	2bd4 <adc_init+0x38>
    2bd2:	e235      	b.n	3040 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2bd4:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2bd6:	8c13      	ldrh	r3, [r2, #32]
    2bd8:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    2bda:	2b00      	cmp	r3, #0
    2bdc:	d1fb      	bne.n	2bd6 <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    2bde:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    2be0:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    2be2:	079b      	lsls	r3, r3, #30
    2be4:	d500      	bpl.n	2be8 <adc_init+0x4c>
    2be6:	e22b      	b.n	3040 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    2be8:	787b      	ldrb	r3, [r7, #1]
    2bea:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    2bec:	2b00      	cmp	r3, #0
    2bee:	d104      	bne.n	2bfa <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    2bf0:	4ab9      	ldr	r2, [pc, #740]	; (2ed8 <adc_init+0x33c>)
    2bf2:	69d1      	ldr	r1, [r2, #28]
    2bf4:	3304      	adds	r3, #4
    2bf6:	430b      	orrs	r3, r1
    2bf8:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    2bfa:	682b      	ldr	r3, [r5, #0]
    2bfc:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    2bfe:	783b      	ldrb	r3, [r7, #0]
    2c00:	aa02      	add	r2, sp, #8
    2c02:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    2c04:	4bb5      	ldr	r3, [pc, #724]	; (2edc <adc_init+0x340>)
    2c06:	5d1e      	ldrb	r6, [r3, r4]
    2c08:	0011      	movs	r1, r2
    2c0a:	0030      	movs	r0, r6
    2c0c:	4bb4      	ldr	r3, [pc, #720]	; (2ee0 <adc_init+0x344>)
    2c0e:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    2c10:	0030      	movs	r0, r6
    2c12:	4bb4      	ldr	r3, [pc, #720]	; (2ee4 <adc_init+0x348>)
    2c14:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    2c16:	793b      	ldrb	r3, [r7, #4]
    2c18:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    2c1a:	ae04      	add	r6, sp, #16
    2c1c:	4bb2      	ldr	r3, [pc, #712]	; (2ee8 <adc_init+0x34c>)
    2c1e:	469c      	mov	ip, r3
    2c20:	001a      	movs	r2, r3
    2c22:	3208      	adds	r2, #8
    2c24:	0031      	movs	r1, r6
    2c26:	ca49      	ldmia	r2!, {r0, r3, r6}
    2c28:	c149      	stmia	r1!, {r0, r3, r6}
    2c2a:	ca49      	ldmia	r2!, {r0, r3, r6}
    2c2c:	c149      	stmia	r1!, {r0, r3, r6}
    2c2e:	ca49      	ldmia	r2!, {r0, r3, r6}
    2c30:	c149      	stmia	r1!, {r0, r3, r6}
    2c32:	ca49      	ldmia	r2!, {r0, r3, r6}
    2c34:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    2c36:	a910      	add	r1, sp, #64	; 0x40
    2c38:	4663      	mov	r3, ip
    2c3a:	3338      	adds	r3, #56	; 0x38
    2c3c:	000a      	movs	r2, r1
    2c3e:	cb43      	ldmia	r3!, {r0, r1, r6}
    2c40:	c243      	stmia	r2!, {r0, r1, r6}
    2c42:	cb43      	ldmia	r3!, {r0, r1, r6}
    2c44:	c243      	stmia	r2!, {r0, r1, r6}
    2c46:	cb43      	ldmia	r3!, {r0, r1, r6}
    2c48:	c243      	stmia	r2!, {r0, r1, r6}
    2c4a:	cb43      	ldmia	r3!, {r0, r1, r6}
    2c4c:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    2c4e:	9b00      	ldr	r3, [sp, #0]
    2c50:	2b00      	cmp	r3, #0
    2c52:	d003      	beq.n	2c5c <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    2c54:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    2c56:	2b01      	cmp	r3, #1
    2c58:	d003      	beq.n	2c62 <adc_init+0xc6>
    2c5a:	e001      	b.n	2c60 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    2c5c:	a904      	add	r1, sp, #16
    2c5e:	e000      	b.n	2c62 <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    2c60:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    2c62:	00a3      	lsls	r3, r4, #2
    2c64:	4aa1      	ldr	r2, [pc, #644]	; (2eec <adc_init+0x350>)
    2c66:	589b      	ldr	r3, [r3, r2]
    2c68:	4699      	mov	r9, r3
    2c6a:	4598      	cmp	r8, r3
    2c6c:	d80c      	bhi.n	2c88 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2c6e:	4643      	mov	r3, r8
    2c70:	0098      	lsls	r0, r3, #2
    2c72:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2c74:	a903      	add	r1, sp, #12
    2c76:	2300      	movs	r3, #0
    2c78:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2c7a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2c7c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2c7e:	3301      	adds	r3, #1
    2c80:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2c82:	b2c0      	uxtb	r0, r0
    2c84:	4b9a      	ldr	r3, [pc, #616]	; (2ef0 <adc_init+0x354>)
    2c86:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    2c88:	88fb      	ldrh	r3, [r7, #6]
    2c8a:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    2c8c:	ae04      	add	r6, sp, #16
    2c8e:	4b96      	ldr	r3, [pc, #600]	; (2ee8 <adc_init+0x34c>)
    2c90:	469c      	mov	ip, r3
    2c92:	001a      	movs	r2, r3
    2c94:	3208      	adds	r2, #8
    2c96:	0031      	movs	r1, r6
    2c98:	ca49      	ldmia	r2!, {r0, r3, r6}
    2c9a:	c149      	stmia	r1!, {r0, r3, r6}
    2c9c:	ca49      	ldmia	r2!, {r0, r3, r6}
    2c9e:	c149      	stmia	r1!, {r0, r3, r6}
    2ca0:	ca49      	ldmia	r2!, {r0, r3, r6}
    2ca2:	c149      	stmia	r1!, {r0, r3, r6}
    2ca4:	ca49      	ldmia	r2!, {r0, r3, r6}
    2ca6:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    2ca8:	a910      	add	r1, sp, #64	; 0x40
    2caa:	4663      	mov	r3, ip
    2cac:	3338      	adds	r3, #56	; 0x38
    2cae:	000a      	movs	r2, r1
    2cb0:	cb43      	ldmia	r3!, {r0, r1, r6}
    2cb2:	c243      	stmia	r2!, {r0, r1, r6}
    2cb4:	cb43      	ldmia	r3!, {r0, r1, r6}
    2cb6:	c243      	stmia	r2!, {r0, r1, r6}
    2cb8:	cb43      	ldmia	r3!, {r0, r1, r6}
    2cba:	c243      	stmia	r2!, {r0, r1, r6}
    2cbc:	cb43      	ldmia	r3!, {r0, r1, r6}
    2cbe:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    2cc0:	9a00      	ldr	r2, [sp, #0]
    2cc2:	2a00      	cmp	r2, #0
    2cc4:	d003      	beq.n	2cce <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    2cc6:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    2cc8:	2a01      	cmp	r2, #1
    2cca:	d003      	beq.n	2cd4 <adc_init+0x138>
    2ccc:	e001      	b.n	2cd2 <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    2cce:	ab04      	add	r3, sp, #16
    2cd0:	e000      	b.n	2cd4 <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    2cd2:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    2cd4:	45c8      	cmp	r8, r9
    2cd6:	d900      	bls.n	2cda <adc_init+0x13e>
    2cd8:	e1ac      	b.n	3034 <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2cda:	4642      	mov	r2, r8
    2cdc:	0090      	lsls	r0, r2, #2
    2cde:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2ce0:	a903      	add	r1, sp, #12
    2ce2:	2300      	movs	r3, #0
    2ce4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2ce6:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2ce8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2cea:	3301      	adds	r3, #1
    2cec:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2cee:	b2c0      	uxtb	r0, r0
    2cf0:	4b7f      	ldr	r3, [pc, #508]	; (2ef0 <adc_init+0x354>)
    2cf2:	4798      	blx	r3
    2cf4:	e19e      	b.n	3034 <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    2cf6:	465b      	mov	r3, fp
    2cf8:	4642      	mov	r2, r8
    2cfa:	4093      	lsls	r3, r2
    2cfc:	693a      	ldr	r2, [r7, #16]
    2cfe:	421a      	tst	r2, r3
    2d00:	d030      	beq.n	2d64 <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    2d02:	a804      	add	r0, sp, #16
    2d04:	4b78      	ldr	r3, [pc, #480]	; (2ee8 <adc_init+0x34c>)
    2d06:	3308      	adds	r3, #8
    2d08:	0002      	movs	r2, r0
    2d0a:	cb43      	ldmia	r3!, {r0, r1, r6}
    2d0c:	c243      	stmia	r2!, {r0, r1, r6}
    2d0e:	cb43      	ldmia	r3!, {r0, r1, r6}
    2d10:	c243      	stmia	r2!, {r0, r1, r6}
    2d12:	cb43      	ldmia	r3!, {r0, r1, r6}
    2d14:	c243      	stmia	r2!, {r0, r1, r6}
    2d16:	cb43      	ldmia	r3!, {r0, r1, r6}
    2d18:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    2d1a:	a810      	add	r0, sp, #64	; 0x40
    2d1c:	4b72      	ldr	r3, [pc, #456]	; (2ee8 <adc_init+0x34c>)
    2d1e:	3338      	adds	r3, #56	; 0x38
    2d20:	0002      	movs	r2, r0
    2d22:	cb43      	ldmia	r3!, {r0, r1, r6}
    2d24:	c243      	stmia	r2!, {r0, r1, r6}
    2d26:	cb43      	ldmia	r3!, {r0, r1, r6}
    2d28:	c243      	stmia	r2!, {r0, r1, r6}
    2d2a:	cb43      	ldmia	r3!, {r0, r1, r6}
    2d2c:	c243      	stmia	r2!, {r0, r1, r6}
    2d2e:	cb43      	ldmia	r3!, {r0, r1, r6}
    2d30:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    2d32:	9a00      	ldr	r2, [sp, #0]
    2d34:	2a00      	cmp	r2, #0
    2d36:	d003      	beq.n	2d40 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    2d38:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    2d3a:	2a01      	cmp	r2, #1
    2d3c:	d003      	beq.n	2d46 <adc_init+0x1aa>
    2d3e:	e001      	b.n	2d44 <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    2d40:	ab04      	add	r3, sp, #16
    2d42:	e000      	b.n	2d46 <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    2d44:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    2d46:	9a01      	ldr	r2, [sp, #4]
    2d48:	454a      	cmp	r2, r9
    2d4a:	d80b      	bhi.n	2d64 <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2d4c:	0091      	lsls	r1, r2, #2
    2d4e:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2d50:	a903      	add	r1, sp, #12
    2d52:	2300      	movs	r3, #0
    2d54:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2d56:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2d58:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2d5a:	465b      	mov	r3, fp
    2d5c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2d5e:	b2c0      	uxtb	r0, r0
    2d60:	4b63      	ldr	r3, [pc, #396]	; (2ef0 <adc_init+0x354>)
    2d62:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    2d64:	4646      	mov	r6, r8
    2d66:	3601      	adds	r6, #1
    2d68:	b2f3      	uxtb	r3, r6
    2d6a:	4698      	mov	r8, r3
    2d6c:	9301      	str	r3, [sp, #4]
    2d6e:	454b      	cmp	r3, r9
    2d70:	d9c1      	bls.n	2cf6 <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    2d72:	7b7b      	ldrb	r3, [r7, #13]
    2d74:	019a      	lsls	r2, r3, #6
    2d76:	7bbb      	ldrb	r3, [r7, #14]
    2d78:	01db      	lsls	r3, r3, #7
    2d7a:	4313      	orrs	r3, r2
    2d7c:	b2db      	uxtb	r3, r3
    2d7e:	4652      	mov	r2, sl
    2d80:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    2d82:	7d3b      	ldrb	r3, [r7, #20]
    2d84:	01db      	lsls	r3, r3, #7
    2d86:	787a      	ldrb	r2, [r7, #1]
    2d88:	4313      	orrs	r3, r2
    2d8a:	b2db      	uxtb	r3, r3
    2d8c:	4652      	mov	r2, sl
    2d8e:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    2d90:	78fb      	ldrb	r3, [r7, #3]
    2d92:	2b34      	cmp	r3, #52	; 0x34
    2d94:	d900      	bls.n	2d98 <adc_init+0x1fc>
    2d96:	e14b      	b.n	3030 <adc_init+0x494>
    2d98:	009b      	lsls	r3, r3, #2
    2d9a:	4a56      	ldr	r2, [pc, #344]	; (2ef4 <adc_init+0x358>)
    2d9c:	58d3      	ldr	r3, [r2, r3]
    2d9e:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    2da0:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2da2:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    2da4:	2202      	movs	r2, #2
    2da6:	e01a      	b.n	2dde <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    2da8:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    2daa:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2dac:	2110      	movs	r1, #16
    2dae:	e016      	b.n	2dde <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    2db0:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2db2:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    2db4:	2201      	movs	r2, #1
    2db6:	e012      	b.n	2dde <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    2db8:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2dba:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    2dbc:	2200      	movs	r2, #0
    2dbe:	e00e      	b.n	2dde <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2dc0:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    2dc2:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    2dc4:	2200      	movs	r2, #0
    2dc6:	e00a      	b.n	2dde <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2dc8:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    2dca:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    2dcc:	2200      	movs	r2, #0
    2dce:	e006      	b.n	2dde <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2dd0:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    2dd2:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    2dd4:	2200      	movs	r2, #0
    2dd6:	e002      	b.n	2dde <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    2dd8:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2dda:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    2ddc:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    2dde:	0112      	lsls	r2, r2, #4
    2de0:	2370      	movs	r3, #112	; 0x70
    2de2:	4013      	ands	r3, r2
    2de4:	4303      	orrs	r3, r0
    2de6:	4652      	mov	r2, sl
    2de8:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2dea:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2dec:	8c13      	ldrh	r3, [r2, #32]
    2dee:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    2df0:	2b00      	cmp	r3, #0
    2df2:	d1fb      	bne.n	2dec <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2df4:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    2df6:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2df8:	2b3f      	cmp	r3, #63	; 0x3f
    2dfa:	d900      	bls.n	2dfe <adc_init+0x262>
    2dfc:	e120      	b.n	3040 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    2dfe:	7bfa      	ldrb	r2, [r7, #15]
    2e00:	01d2      	lsls	r2, r2, #7
    2e02:	4313      	orrs	r3, r2
    2e04:	b2db      	uxtb	r3, r3
    2e06:	4652      	mov	r2, sl
    2e08:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2e0a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2e0c:	8c13      	ldrh	r3, [r2, #32]
    2e0e:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    2e10:	2b00      	cmp	r3, #0
    2e12:	d1fb      	bne.n	2e0c <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    2e14:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    2e16:	4652      	mov	r2, sl
    2e18:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    2e1a:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    2e1c:	5cfa      	ldrb	r2, [r7, r3]
    2e1e:	00d2      	lsls	r2, r2, #3
    2e20:	7b3b      	ldrb	r3, [r7, #12]
    2e22:	009b      	lsls	r3, r3, #2
    2e24:	4313      	orrs	r3, r2
    2e26:	7afa      	ldrb	r2, [r7, #11]
    2e28:	431a      	orrs	r2, r3
    2e2a:	7abb      	ldrb	r3, [r7, #10]
    2e2c:	005b      	lsls	r3, r3, #1
    2e2e:	4313      	orrs	r3, r2
    2e30:	430b      	orrs	r3, r1
    2e32:	4652      	mov	r2, sl
    2e34:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2e36:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2e38:	8c13      	ldrh	r3, [r2, #32]
    2e3a:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    2e3c:	2b00      	cmp	r3, #0
    2e3e:	d1fb      	bne.n	2e38 <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    2e40:	8b3b      	ldrh	r3, [r7, #24]
    2e42:	2b00      	cmp	r3, #0
    2e44:	d100      	bne.n	2e48 <adc_init+0x2ac>
    2e46:	e091      	b.n	2f6c <adc_init+0x3d0>
		switch (resolution) {
    2e48:	2910      	cmp	r1, #16
    2e4a:	d075      	beq.n	2f38 <adc_init+0x39c>
    2e4c:	d802      	bhi.n	2e54 <adc_init+0x2b8>
    2e4e:	2900      	cmp	r1, #0
    2e50:	d054      	beq.n	2efc <adc_init+0x360>
    2e52:	e08b      	b.n	2f6c <adc_init+0x3d0>
    2e54:	2920      	cmp	r1, #32
    2e56:	d01a      	beq.n	2e8e <adc_init+0x2f2>
    2e58:	2930      	cmp	r1, #48	; 0x30
    2e5a:	d000      	beq.n	2e5e <adc_init+0x2c2>
    2e5c:	e086      	b.n	2f6c <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    2e5e:	7afa      	ldrb	r2, [r7, #11]
    2e60:	2a00      	cmp	r2, #0
    2e62:	d00a      	beq.n	2e7a <adc_init+0x2de>
    2e64:	69fa      	ldr	r2, [r7, #28]
    2e66:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2e68:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    2e6a:	2aff      	cmp	r2, #255	; 0xff
    2e6c:	d900      	bls.n	2e70 <adc_init+0x2d4>
    2e6e:	e0e7      	b.n	3040 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    2e70:	6a3a      	ldr	r2, [r7, #32]
    2e72:	3280      	adds	r2, #128	; 0x80
    2e74:	2aff      	cmp	r2, #255	; 0xff
    2e76:	d900      	bls.n	2e7a <adc_init+0x2de>
    2e78:	e0e2      	b.n	3040 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2e7a:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    2e7c:	69fa      	ldr	r2, [r7, #28]
    2e7e:	2aff      	cmp	r2, #255	; 0xff
    2e80:	dd00      	ble.n	2e84 <adc_init+0x2e8>
    2e82:	e0dd      	b.n	3040 <adc_init+0x4a4>
    2e84:	6a3a      	ldr	r2, [r7, #32]
    2e86:	2aff      	cmp	r2, #255	; 0xff
    2e88:	dd00      	ble.n	2e8c <adc_init+0x2f0>
    2e8a:	e0d9      	b.n	3040 <adc_init+0x4a4>
    2e8c:	e06e      	b.n	2f6c <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    2e8e:	7afa      	ldrb	r2, [r7, #11]
    2e90:	2a00      	cmp	r2, #0
    2e92:	d00f      	beq.n	2eb4 <adc_init+0x318>
    2e94:	69fa      	ldr	r2, [r7, #28]
    2e96:	2180      	movs	r1, #128	; 0x80
    2e98:	0089      	lsls	r1, r1, #2
    2e9a:	468c      	mov	ip, r1
    2e9c:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2e9e:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    2ea0:	4915      	ldr	r1, [pc, #84]	; (2ef8 <adc_init+0x35c>)
    2ea2:	428a      	cmp	r2, r1
    2ea4:	d900      	bls.n	2ea8 <adc_init+0x30c>
    2ea6:	e0cb      	b.n	3040 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    2ea8:	6a3a      	ldr	r2, [r7, #32]
    2eaa:	4462      	add	r2, ip
    2eac:	4912      	ldr	r1, [pc, #72]	; (2ef8 <adc_init+0x35c>)
    2eae:	428a      	cmp	r2, r1
    2eb0:	d900      	bls.n	2eb4 <adc_init+0x318>
    2eb2:	e0c5      	b.n	3040 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2eb4:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    2eb6:	4a10      	ldr	r2, [pc, #64]	; (2ef8 <adc_init+0x35c>)
    2eb8:	69f9      	ldr	r1, [r7, #28]
    2eba:	4291      	cmp	r1, r2
    2ebc:	dd00      	ble.n	2ec0 <adc_init+0x324>
    2ebe:	e0bf      	b.n	3040 <adc_init+0x4a4>
    2ec0:	6a39      	ldr	r1, [r7, #32]
    2ec2:	4291      	cmp	r1, r2
    2ec4:	dd00      	ble.n	2ec8 <adc_init+0x32c>
    2ec6:	e0bb      	b.n	3040 <adc_init+0x4a4>
    2ec8:	e050      	b.n	2f6c <adc_init+0x3d0>
    2eca:	46c0      	nop			; (mov r8, r8)
    2ecc:	00002b2d 	.word	0x00002b2d
    2ed0:	40000800 	.word	0x40000800
    2ed4:	00006aa4 	.word	0x00006aa4
    2ed8:	40001800 	.word	0x40001800
    2edc:	00006ab0 	.word	0x00006ab0
    2ee0:	00004e35 	.word	0x00004e35
    2ee4:	00004dc5 	.word	0x00004dc5
    2ee8:	00006a38 	.word	0x00006a38
    2eec:	00006ab4 	.word	0x00006ab4
    2ef0:	00004f31 	.word	0x00004f31
    2ef4:	00006964 	.word	0x00006964
    2ef8:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2efc:	7afa      	ldrb	r2, [r7, #11]
    2efe:	2a00      	cmp	r2, #0
    2f00:	d00f      	beq.n	2f22 <adc_init+0x386>
    2f02:	69fa      	ldr	r2, [r7, #28]
    2f04:	2180      	movs	r1, #128	; 0x80
    2f06:	0109      	lsls	r1, r1, #4
    2f08:	468c      	mov	ip, r1
    2f0a:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2f0c:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2f0e:	4950      	ldr	r1, [pc, #320]	; (3050 <adc_init+0x4b4>)
    2f10:	428a      	cmp	r2, r1
    2f12:	d900      	bls.n	2f16 <adc_init+0x37a>
    2f14:	e094      	b.n	3040 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    2f16:	6a3a      	ldr	r2, [r7, #32]
    2f18:	4462      	add	r2, ip
    2f1a:	494d      	ldr	r1, [pc, #308]	; (3050 <adc_init+0x4b4>)
    2f1c:	428a      	cmp	r2, r1
    2f1e:	d900      	bls.n	2f22 <adc_init+0x386>
    2f20:	e08e      	b.n	3040 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2f22:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    2f24:	4a4a      	ldr	r2, [pc, #296]	; (3050 <adc_init+0x4b4>)
    2f26:	69f9      	ldr	r1, [r7, #28]
    2f28:	4291      	cmp	r1, r2
    2f2a:	dd00      	ble.n	2f2e <adc_init+0x392>
    2f2c:	e088      	b.n	3040 <adc_init+0x4a4>
    2f2e:	6a39      	ldr	r1, [r7, #32]
    2f30:	4291      	cmp	r1, r2
    2f32:	dd00      	ble.n	2f36 <adc_init+0x39a>
    2f34:	e084      	b.n	3040 <adc_init+0x4a4>
    2f36:	e019      	b.n	2f6c <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2f38:	7afa      	ldrb	r2, [r7, #11]
    2f3a:	2a00      	cmp	r2, #0
    2f3c:	d00e      	beq.n	2f5c <adc_init+0x3c0>
    2f3e:	69fa      	ldr	r2, [r7, #28]
    2f40:	2180      	movs	r1, #128	; 0x80
    2f42:	0209      	lsls	r1, r1, #8
    2f44:	468c      	mov	ip, r1
    2f46:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2f48:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2f4a:	4942      	ldr	r1, [pc, #264]	; (3054 <adc_init+0x4b8>)
    2f4c:	428a      	cmp	r2, r1
    2f4e:	d900      	bls.n	2f52 <adc_init+0x3b6>
    2f50:	e076      	b.n	3040 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    2f52:	6a3a      	ldr	r2, [r7, #32]
    2f54:	4462      	add	r2, ip
    2f56:	493f      	ldr	r1, [pc, #252]	; (3054 <adc_init+0x4b8>)
    2f58:	428a      	cmp	r2, r1
    2f5a:	d871      	bhi.n	3040 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2f5c:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    2f5e:	4a3d      	ldr	r2, [pc, #244]	; (3054 <adc_init+0x4b8>)
    2f60:	69f9      	ldr	r1, [r7, #28]
    2f62:	4291      	cmp	r1, r2
    2f64:	dc6c      	bgt.n	3040 <adc_init+0x4a4>
    2f66:	6a39      	ldr	r1, [r7, #32]
    2f68:	4291      	cmp	r1, r2
    2f6a:	dc69      	bgt.n	3040 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    2f6c:	4652      	mov	r2, sl
    2f6e:	8952      	ldrh	r2, [r2, #10]
    2f70:	4313      	orrs	r3, r2
    2f72:	4652      	mov	r2, sl
    2f74:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2f76:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2f78:	8c13      	ldrh	r3, [r2, #32]
    2f7a:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    2f7c:	2b00      	cmp	r3, #0
    2f7e:	d1fb      	bne.n	2f78 <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    2f80:	8bbb      	ldrh	r3, [r7, #28]
    2f82:	4652      	mov	r2, sl
    2f84:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2f86:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2f88:	8c13      	ldrh	r3, [r2, #32]
    2f8a:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    2f8c:	2b00      	cmp	r3, #0
    2f8e:	d1fb      	bne.n	2f88 <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    2f90:	8c3b      	ldrh	r3, [r7, #32]
    2f92:	4652      	mov	r2, sl
    2f94:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2f96:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2f98:	8c13      	ldrh	r3, [r2, #32]
    2f9a:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    2f9c:	2b00      	cmp	r3, #0
    2f9e:	d1fb      	bne.n	2f98 <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    2fa0:	793a      	ldrb	r2, [r7, #4]
    2fa2:	88fb      	ldrh	r3, [r7, #6]
    2fa4:	4313      	orrs	r3, r2
    2fa6:	4652      	mov	r2, sl
    2fa8:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2faa:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2fac:	8c13      	ldrh	r3, [r2, #32]
    2fae:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    2fb0:	2b00      	cmp	r3, #0
    2fb2:	d1fb      	bne.n	2fac <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    2fb4:	332a      	adds	r3, #42	; 0x2a
    2fb6:	5cfb      	ldrb	r3, [r7, r3]
    2fb8:	4652      	mov	r2, sl
    2fba:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    2fbc:	2307      	movs	r3, #7
    2fbe:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    2fc0:	331d      	adds	r3, #29
    2fc2:	5cfb      	ldrb	r3, [r7, r3]
    2fc4:	2b00      	cmp	r3, #0
    2fc6:	d01b      	beq.n	3000 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    2fc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    2fca:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    2fcc:	4a20      	ldr	r2, [pc, #128]	; (3050 <adc_init+0x4b4>)
    2fce:	4293      	cmp	r3, r2
    2fd0:	d836      	bhi.n	3040 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    2fd2:	4652      	mov	r2, sl
    2fd4:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2fd6:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2fd8:	8c13      	ldrh	r3, [r2, #32]
    2fda:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    2fdc:	2b00      	cmp	r3, #0
    2fde:	d1fb      	bne.n	2fd8 <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    2fe0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    2fe2:	2380      	movs	r3, #128	; 0x80
    2fe4:	011b      	lsls	r3, r3, #4
    2fe6:	18d3      	adds	r3, r2, r3
    2fe8:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    2fea:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    2fec:	4918      	ldr	r1, [pc, #96]	; (3050 <adc_init+0x4b4>)
    2fee:	428b      	cmp	r3, r1
    2ff0:	d826      	bhi.n	3040 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2ff2:	4653      	mov	r3, sl
    2ff4:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2ff6:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    2ff8:	8c13      	ldrh	r3, [r2, #32]
    2ffa:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    2ffc:	2b00      	cmp	r3, #0
    2ffe:	d1fb      	bne.n	2ff8 <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    3000:	00a2      	lsls	r2, r4, #2
    3002:	4b15      	ldr	r3, [pc, #84]	; (3058 <adc_init+0x4bc>)
    3004:	58d3      	ldr	r3, [r2, r3]
    3006:	4915      	ldr	r1, [pc, #84]	; (305c <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3008:	5d09      	ldrb	r1, [r1, r4]
    300a:	681b      	ldr	r3, [r3, #0]
    300c:	40cb      	lsrs	r3, r1
    300e:	021b      	lsls	r3, r3, #8
    3010:	21e0      	movs	r1, #224	; 0xe0
    3012:	00c9      	lsls	r1, r1, #3
    3014:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    3016:	4b12      	ldr	r3, [pc, #72]	; (3060 <adc_init+0x4c4>)
    3018:	58d3      	ldr	r3, [r2, r3]
    301a:	4a12      	ldr	r2, [pc, #72]	; (3064 <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    301c:	5d12      	ldrb	r2, [r2, r4]
    301e:	681b      	ldr	r3, [r3, #0]
    3020:	40d3      	lsrs	r3, r2
    3022:	2207      	movs	r2, #7
    3024:	4013      	ands	r3, r2
    3026:	430b      	orrs	r3, r1
    3028:	4652      	mov	r2, sl
    302a:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    302c:	2000      	movs	r0, #0
    302e:	e007      	b.n	3040 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    3030:	2017      	movs	r0, #23
    3032:	e005      	b.n	3040 <adc_init+0x4a4>
    3034:	2300      	movs	r3, #0
    3036:	9301      	str	r3, [sp, #4]
    3038:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    303a:	3301      	adds	r3, #1
    303c:	469b      	mov	fp, r3
    303e:	e65a      	b.n	2cf6 <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    3040:	b01d      	add	sp, #116	; 0x74
    3042:	bc3c      	pop	{r2, r3, r4, r5}
    3044:	4690      	mov	r8, r2
    3046:	4699      	mov	r9, r3
    3048:	46a2      	mov	sl, r4
    304a:	46ab      	mov	fp, r5
    304c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    304e:	46c0      	nop			; (mov r8, r8)
    3050:	00000fff 	.word	0x00000fff
    3054:	0000ffff 	.word	0x0000ffff
    3058:	00006ac4 	.word	0x00006ac4
    305c:	00006aa0 	.word	0x00006aa0
    3060:	00006abc 	.word	0x00006abc
    3064:	00006aac 	.word	0x00006aac

00003068 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3068:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    306a:	2a00      	cmp	r2, #0
    306c:	d10d      	bne.n	308a <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    306e:	008b      	lsls	r3, r1, #2
    3070:	4a07      	ldr	r2, [pc, #28]	; (3090 <extint_register_callback+0x28>)
    3072:	589b      	ldr	r3, [r3, r2]
    3074:	2b00      	cmp	r3, #0
    3076:	d103      	bne.n	3080 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    3078:	0089      	lsls	r1, r1, #2
    307a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    307c:	2300      	movs	r3, #0
    307e:	e004      	b.n	308a <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    3080:	4283      	cmp	r3, r0
    3082:	d001      	beq.n	3088 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    3084:	231d      	movs	r3, #29
    3086:	e000      	b.n	308a <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    3088:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    308a:	0018      	movs	r0, r3
    308c:	4770      	bx	lr
    308e:	46c0      	nop			; (mov r8, r8)
    3090:	200001cc 	.word	0x200001cc

00003094 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3094:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    3096:	2900      	cmp	r1, #0
    3098:	d107      	bne.n	30aa <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    309a:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    309c:	281f      	cmp	r0, #31
    309e:	d800      	bhi.n	30a2 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    30a0:	4a03      	ldr	r2, [pc, #12]	; (30b0 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    30a2:	2301      	movs	r3, #1
    30a4:	4083      	lsls	r3, r0
    30a6:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    30a8:	2300      	movs	r3, #0
}
    30aa:	0018      	movs	r0, r3
    30ac:	4770      	bx	lr
    30ae:	46c0      	nop			; (mov r8, r8)
    30b0:	40002800 	.word	0x40002800

000030b4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    30b4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    30b6:	2200      	movs	r2, #0
    30b8:	4b15      	ldr	r3, [pc, #84]	; (3110 <EIC_Handler+0x5c>)
    30ba:	701a      	strb	r2, [r3, #0]
    30bc:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    30be:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    30c0:	4e14      	ldr	r6, [pc, #80]	; (3114 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    30c2:	4c13      	ldr	r4, [pc, #76]	; (3110 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    30c4:	2b1f      	cmp	r3, #31
    30c6:	d919      	bls.n	30fc <EIC_Handler+0x48>
    30c8:	e00f      	b.n	30ea <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    30ca:	2100      	movs	r1, #0
    30cc:	e000      	b.n	30d0 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    30ce:	4912      	ldr	r1, [pc, #72]	; (3118 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    30d0:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    30d2:	009b      	lsls	r3, r3, #2
    30d4:	599b      	ldr	r3, [r3, r6]
    30d6:	2b00      	cmp	r3, #0
    30d8:	d000      	beq.n	30dc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    30da:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    30dc:	7823      	ldrb	r3, [r4, #0]
    30de:	3301      	adds	r3, #1
    30e0:	b2db      	uxtb	r3, r3
    30e2:	7023      	strb	r3, [r4, #0]
    30e4:	2b0f      	cmp	r3, #15
    30e6:	d9ed      	bls.n	30c4 <EIC_Handler+0x10>
    30e8:	e011      	b.n	310e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    30ea:	0029      	movs	r1, r5
    30ec:	4019      	ands	r1, r3
    30ee:	2201      	movs	r2, #1
    30f0:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    30f2:	2100      	movs	r1, #0
    30f4:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    30f6:	4211      	tst	r1, r2
    30f8:	d1e7      	bne.n	30ca <EIC_Handler+0x16>
    30fa:	e7ef      	b.n	30dc <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    30fc:	0029      	movs	r1, r5
    30fe:	4019      	ands	r1, r3
    3100:	2201      	movs	r2, #1
    3102:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    3104:	4904      	ldr	r1, [pc, #16]	; (3118 <EIC_Handler+0x64>)
    3106:	6949      	ldr	r1, [r1, #20]
    3108:	4211      	tst	r1, r2
    310a:	d1e0      	bne.n	30ce <EIC_Handler+0x1a>
    310c:	e7e6      	b.n	30dc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    310e:	bd70      	pop	{r4, r5, r6, pc}
    3110:	200001cb 	.word	0x200001cb
    3114:	200001cc 	.word	0x200001cc
    3118:	40002800 	.word	0x40002800

0000311c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    311c:	4a06      	ldr	r2, [pc, #24]	; (3138 <_extint_enable+0x1c>)
    311e:	7811      	ldrb	r1, [r2, #0]
    3120:	2302      	movs	r3, #2
    3122:	430b      	orrs	r3, r1
    3124:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3126:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3128:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    312a:	6853      	ldr	r3, [r2, #4]
    312c:	4219      	tst	r1, r3
    312e:	d1fc      	bne.n	312a <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3130:	6853      	ldr	r3, [r2, #4]
    3132:	4218      	tst	r0, r3
    3134:	d1f9      	bne.n	312a <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3136:	4770      	bx	lr
    3138:	40002800 	.word	0x40002800

0000313c <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    313c:	4a06      	ldr	r2, [pc, #24]	; (3158 <_extint_disable+0x1c>)
    313e:	7813      	ldrb	r3, [r2, #0]
    3140:	2102      	movs	r1, #2
    3142:	438b      	bics	r3, r1
    3144:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3146:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3148:	6853      	ldr	r3, [r2, #4]
    314a:	4219      	tst	r1, r3
    314c:	d1fc      	bne.n	3148 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    314e:	6853      	ldr	r3, [r2, #4]
    3150:	4218      	tst	r0, r3
    3152:	d1f9      	bne.n	3148 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3154:	4770      	bx	lr
    3156:	46c0      	nop			; (mov r8, r8)
    3158:	40002800 	.word	0x40002800

0000315c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    315c:	b500      	push	{lr}
    315e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    3160:	4a18      	ldr	r2, [pc, #96]	; (31c4 <_system_extint_init+0x68>)
    3162:	6953      	ldr	r3, [r2, #20]
    3164:	2180      	movs	r1, #128	; 0x80
    3166:	00c9      	lsls	r1, r1, #3
    3168:	430b      	orrs	r3, r1
    316a:	6153      	str	r3, [r2, #20]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    316c:	a901      	add	r1, sp, #4
    316e:	2300      	movs	r3, #0
    3170:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3172:	2002      	movs	r0, #2
    3174:	4b14      	ldr	r3, [pc, #80]	; (31c8 <_system_extint_init+0x6c>)
    3176:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    3178:	2002      	movs	r0, #2
    317a:	4b14      	ldr	r3, [pc, #80]	; (31cc <_system_extint_init+0x70>)
    317c:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    317e:	4a14      	ldr	r2, [pc, #80]	; (31d0 <_system_extint_init+0x74>)
    3180:	7811      	ldrb	r1, [r2, #0]
    3182:	2301      	movs	r3, #1
    3184:	430b      	orrs	r3, r1
    3186:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3188:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    318a:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    318c:	6853      	ldr	r3, [r2, #4]
    318e:	4219      	tst	r1, r3
    3190:	d1fc      	bne.n	318c <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3192:	6853      	ldr	r3, [r2, #4]
    3194:	4218      	tst	r0, r3
    3196:	d009      	beq.n	31ac <_system_extint_init+0x50>
    3198:	e7f8      	b.n	318c <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    319a:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    319c:	428b      	cmp	r3, r1
    319e:	d1fc      	bne.n	319a <_system_extint_init+0x3e>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    31a0:	2208      	movs	r2, #8
    31a2:	4b0c      	ldr	r3, [pc, #48]	; (31d4 <_system_extint_init+0x78>)
    31a4:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    31a6:	4b0c      	ldr	r3, [pc, #48]	; (31d8 <_system_extint_init+0x7c>)
    31a8:	4798      	blx	r3
}
    31aa:	e009      	b.n	31c0 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    31ac:	4a08      	ldr	r2, [pc, #32]	; (31d0 <_system_extint_init+0x74>)
    31ae:	7813      	ldrb	r3, [r2, #0]
    31b0:	2110      	movs	r1, #16
    31b2:	438b      	bics	r3, r1
    31b4:	7013      	strb	r3, [r2, #0]
    31b6:	4b09      	ldr	r3, [pc, #36]	; (31dc <_system_extint_init+0x80>)
    31b8:	0019      	movs	r1, r3
    31ba:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    31bc:	2200      	movs	r2, #0
    31be:	e7ec      	b.n	319a <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    31c0:	b003      	add	sp, #12
    31c2:	bd00      	pop	{pc}
    31c4:	40000800 	.word	0x40000800
    31c8:	00004e35 	.word	0x00004e35
    31cc:	00004dc5 	.word	0x00004dc5
    31d0:	40002800 	.word	0x40002800
    31d4:	e000e100 	.word	0xe000e100
    31d8:	0000311d 	.word	0x0000311d
    31dc:	200001cc 	.word	0x200001cc

000031e0 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    31e0:	2300      	movs	r3, #0
    31e2:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    31e4:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    31e6:	2201      	movs	r2, #1
    31e8:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    31ea:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    31ec:	3201      	adds	r2, #1
    31ee:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    31f0:	7243      	strb	r3, [r0, #9]
}
    31f2:	4770      	bx	lr

000031f4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    31f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    31f6:	b083      	sub	sp, #12
    31f8:	0005      	movs	r5, r0
    31fa:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    31fc:	4b1b      	ldr	r3, [pc, #108]	; (326c <extint_chan_set_config+0x78>)
    31fe:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3200:	a901      	add	r1, sp, #4
    3202:	2300      	movs	r3, #0
    3204:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    3206:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    3208:	7923      	ldrb	r3, [r4, #4]
    320a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    320c:	7a23      	ldrb	r3, [r4, #8]
    320e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    3210:	7820      	ldrb	r0, [r4, #0]
    3212:	4b17      	ldr	r3, [pc, #92]	; (3270 <extint_chan_set_config+0x7c>)
    3214:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3216:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    3218:	2d1f      	cmp	r5, #31
    321a:	d800      	bhi.n	321e <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    321c:	4815      	ldr	r0, [pc, #84]	; (3274 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    321e:	2107      	movs	r1, #7
    3220:	4029      	ands	r1, r5
    3222:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    3224:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    3226:	7aa3      	ldrb	r3, [r4, #10]
    3228:	2b00      	cmp	r3, #0
    322a:	d001      	beq.n	3230 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    322c:	2308      	movs	r3, #8
    322e:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    3230:	08eb      	lsrs	r3, r5, #3
    3232:	009b      	lsls	r3, r3, #2
    3234:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    3236:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3238:	270f      	movs	r7, #15
    323a:	408f      	lsls	r7, r1
    323c:	43be      	bics	r6, r7
    323e:	408a      	lsls	r2, r1
    3240:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    3242:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    3244:	7a63      	ldrb	r3, [r4, #9]
    3246:	2b00      	cmp	r3, #0
    3248:	d005      	beq.n	3256 <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    324a:	6982      	ldr	r2, [r0, #24]
    324c:	2301      	movs	r3, #1
    324e:	40ab      	lsls	r3, r5
    3250:	4313      	orrs	r3, r2
    3252:	6183      	str	r3, [r0, #24]
    3254:	e006      	b.n	3264 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    3256:	6983      	ldr	r3, [r0, #24]
    3258:	2201      	movs	r2, #1
    325a:	40aa      	lsls	r2, r5
    325c:	041b      	lsls	r3, r3, #16
    325e:	0c1b      	lsrs	r3, r3, #16
    3260:	4393      	bics	r3, r2
    3262:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    3264:	4b04      	ldr	r3, [pc, #16]	; (3278 <extint_chan_set_config+0x84>)
    3266:	4798      	blx	r3
}
    3268:	b003      	add	sp, #12
    326a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    326c:	0000313d 	.word	0x0000313d
    3270:	00004f31 	.word	0x00004f31
    3274:	40002800 	.word	0x40002800
    3278:	0000311d 	.word	0x0000311d

0000327c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    327c:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    327e:	4a1f      	ldr	r2, [pc, #124]	; (32fc <nvm_set_config+0x80>)
    3280:	6991      	ldr	r1, [r2, #24]
    3282:	2304      	movs	r3, #4
    3284:	430b      	orrs	r3, r1
    3286:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    3288:	4b1d      	ldr	r3, [pc, #116]	; (3300 <nvm_set_config+0x84>)
    328a:	2220      	movs	r2, #32
    328c:	32ff      	adds	r2, #255	; 0xff
    328e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    3290:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3292:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3294:	07d2      	lsls	r2, r2, #31
    3296:	d52e      	bpl.n	32f6 <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    3298:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    329a:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    329c:	2b00      	cmp	r3, #0
    329e:	d000      	beq.n	32a2 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    32a0:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    32a2:	7803      	ldrb	r3, [r0, #0]
    32a4:	021b      	lsls	r3, r3, #8
    32a6:	22c0      	movs	r2, #192	; 0xc0
    32a8:	0092      	lsls	r2, r2, #2
    32aa:	4013      	ands	r3, r2
    32ac:	7842      	ldrb	r2, [r0, #1]
    32ae:	01d2      	lsls	r2, r2, #7
    32b0:	21ff      	movs	r1, #255	; 0xff
    32b2:	400a      	ands	r2, r1
    32b4:	4313      	orrs	r3, r2
    32b6:	0019      	movs	r1, r3
    32b8:	7882      	ldrb	r2, [r0, #2]
    32ba:	0052      	lsls	r2, r2, #1
    32bc:	231e      	movs	r3, #30
    32be:	401a      	ands	r2, r3
    32c0:	000b      	movs	r3, r1
    32c2:	4313      	orrs	r3, r2
    32c4:	7942      	ldrb	r2, [r0, #5]
    32c6:	0412      	lsls	r2, r2, #16
    32c8:	21c0      	movs	r1, #192	; 0xc0
    32ca:	0289      	lsls	r1, r1, #10
    32cc:	400a      	ands	r2, r1
    32ce:	4313      	orrs	r3, r2
    32d0:	04a4      	lsls	r4, r4, #18
    32d2:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    32d4:	4a0a      	ldr	r2, [pc, #40]	; (3300 <nvm_set_config+0x84>)
    32d6:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    32d8:	6893      	ldr	r3, [r2, #8]
    32da:	035b      	lsls	r3, r3, #13
    32dc:	0f5b      	lsrs	r3, r3, #29
    32de:	4909      	ldr	r1, [pc, #36]	; (3304 <nvm_set_config+0x88>)
    32e0:	2408      	movs	r4, #8
    32e2:	409c      	lsls	r4, r3
    32e4:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    32e6:	6893      	ldr	r3, [r2, #8]
    32e8:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    32ea:	7843      	ldrb	r3, [r0, #1]
    32ec:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    32ee:	8b13      	ldrh	r3, [r2, #24]
    32f0:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    32f2:	0fdb      	lsrs	r3, r3, #31
    32f4:	011b      	lsls	r3, r3, #4
}
    32f6:	0018      	movs	r0, r3
    32f8:	bd10      	pop	{r4, pc}
    32fa:	46c0      	nop			; (mov r8, r8)
    32fc:	40000800 	.word	0x40000800
    3300:	41004000 	.word	0x41004000
    3304:	200000e4 	.word	0x200000e4

00003308 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    3308:	b530      	push	{r4, r5, lr}
    330a:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    330c:	4a26      	ldr	r2, [pc, #152]	; (33a8 <nvm_execute_command+0xa0>)
    330e:	8810      	ldrh	r0, [r2, #0]
    3310:	8853      	ldrh	r3, [r2, #2]
    3312:	4343      	muls	r3, r0
    3314:	428b      	cmp	r3, r1
    3316:	d20b      	bcs.n	3330 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    3318:	2280      	movs	r2, #128	; 0x80
    331a:	0192      	lsls	r2, r2, #6
    331c:	4b23      	ldr	r3, [pc, #140]	; (33ac <nvm_execute_command+0xa4>)
    331e:	18cb      	adds	r3, r1, r3
    3320:	4293      	cmp	r3, r2
    3322:	d905      	bls.n	3330 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    3324:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    3326:	4a22      	ldr	r2, [pc, #136]	; (33b0 <nvm_execute_command+0xa8>)
    3328:	4b22      	ldr	r3, [pc, #136]	; (33b4 <nvm_execute_command+0xac>)
    332a:	18cb      	adds	r3, r1, r3
    332c:	4293      	cmp	r3, r2
    332e:	d839      	bhi.n	33a4 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    3330:	4a21      	ldr	r2, [pc, #132]	; (33b8 <nvm_execute_command+0xb0>)
    3332:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    3334:	4b21      	ldr	r3, [pc, #132]	; (33bc <nvm_execute_command+0xb4>)
    3336:	402b      	ands	r3, r5
    3338:	2080      	movs	r0, #128	; 0x80
    333a:	02c0      	lsls	r0, r0, #11
    333c:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    333e:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    3340:	2320      	movs	r3, #32
    3342:	33ff      	adds	r3, #255	; 0xff
    3344:	8313      	strh	r3, [r2, #24]
    3346:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3348:	07db      	lsls	r3, r3, #31
    334a:	d402      	bmi.n	3352 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    334c:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    334e:	2005      	movs	r0, #5
    3350:	e028      	b.n	33a4 <nvm_execute_command+0x9c>
	}

	switch (command) {
    3352:	2c45      	cmp	r4, #69	; 0x45
    3354:	d815      	bhi.n	3382 <nvm_execute_command+0x7a>
    3356:	00a3      	lsls	r3, r4, #2
    3358:	4a19      	ldr	r2, [pc, #100]	; (33c0 <nvm_execute_command+0xb8>)
    335a:	58d3      	ldr	r3, [r2, r3]
    335c:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    335e:	4b16      	ldr	r3, [pc, #88]	; (33b8 <nvm_execute_command+0xb0>)
    3360:	8b1b      	ldrh	r3, [r3, #24]
    3362:	05db      	lsls	r3, r3, #23
    3364:	d503      	bpl.n	336e <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    3366:	4b14      	ldr	r3, [pc, #80]	; (33b8 <nvm_execute_command+0xb0>)
    3368:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    336a:	2010      	movs	r0, #16
    336c:	e01a      	b.n	33a4 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    336e:	0889      	lsrs	r1, r1, #2
    3370:	0049      	lsls	r1, r1, #1
    3372:	4b11      	ldr	r3, [pc, #68]	; (33b8 <nvm_execute_command+0xb0>)
    3374:	61d9      	str	r1, [r3, #28]
			break;
    3376:	e008      	b.n	338a <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    3378:	0889      	lsrs	r1, r1, #2
    337a:	0049      	lsls	r1, r1, #1
    337c:	4b0e      	ldr	r3, [pc, #56]	; (33b8 <nvm_execute_command+0xb0>)
    337e:	61d9      	str	r1, [r3, #28]
			break;
    3380:	e003      	b.n	338a <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    3382:	4b0d      	ldr	r3, [pc, #52]	; (33b8 <nvm_execute_command+0xb0>)
    3384:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    3386:	2017      	movs	r0, #23
    3388:	e00c      	b.n	33a4 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    338a:	20a5      	movs	r0, #165	; 0xa5
    338c:	0200      	lsls	r0, r0, #8
    338e:	4304      	orrs	r4, r0
    3390:	4b09      	ldr	r3, [pc, #36]	; (33b8 <nvm_execute_command+0xb0>)
    3392:	801c      	strh	r4, [r3, #0]
    3394:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    3396:	2201      	movs	r2, #1
    3398:	7d0b      	ldrb	r3, [r1, #20]
    339a:	4213      	tst	r3, r2
    339c:	d0fc      	beq.n	3398 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    339e:	4b06      	ldr	r3, [pc, #24]	; (33b8 <nvm_execute_command+0xb0>)
    33a0:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    33a2:	2000      	movs	r0, #0
}
    33a4:	bd30      	pop	{r4, r5, pc}
    33a6:	46c0      	nop			; (mov r8, r8)
    33a8:	200000e4 	.word	0x200000e4
    33ac:	ff7fc000 	.word	0xff7fc000
    33b0:	00001fff 	.word	0x00001fff
    33b4:	ffc00000 	.word	0xffc00000
    33b8:	41004000 	.word	0x41004000
    33bc:	fff3ffff 	.word	0xfff3ffff
    33c0:	00006acc 	.word	0x00006acc

000033c4 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    33c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    33c6:	4b2d      	ldr	r3, [pc, #180]	; (347c <nvm_write_buffer+0xb8>)
    33c8:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    33ca:	885b      	ldrh	r3, [r3, #2]
    33cc:	4363      	muls	r3, r4
    33ce:	4283      	cmp	r3, r0
    33d0:	d207      	bcs.n	33e2 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    33d2:	2518      	movs	r5, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    33d4:	4e2a      	ldr	r6, [pc, #168]	; (3480 <nvm_write_buffer+0xbc>)
    33d6:	4b2b      	ldr	r3, [pc, #172]	; (3484 <nvm_write_buffer+0xc0>)
    33d8:	18c3      	adds	r3, r0, r3
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    33da:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    33dc:	42b3      	cmp	r3, r6
    33de:	d901      	bls.n	33e4 <nvm_write_buffer+0x20>
    33e0:	e04a      	b.n	3478 <nvm_write_buffer+0xb4>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    33e2:	2700      	movs	r7, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    33e4:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    33e6:	2518      	movs	r5, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    33e8:	4218      	tst	r0, r3
    33ea:	d145      	bne.n	3478 <nvm_write_buffer+0xb4>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    33ec:	3d01      	subs	r5, #1
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    33ee:	4294      	cmp	r4, r2
    33f0:	d342      	bcc.n	3478 <nvm_write_buffer+0xb4>
    33f2:	4b25      	ldr	r3, [pc, #148]	; (3488 <nvm_write_buffer+0xc4>)
    33f4:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    33f6:	3d12      	subs	r5, #18

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    33f8:	07db      	lsls	r3, r3, #31
    33fa:	d53d      	bpl.n	3478 <nvm_write_buffer+0xb4>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    33fc:	4c23      	ldr	r4, [pc, #140]	; (348c <nvm_write_buffer+0xc8>)
    33fe:	4b22      	ldr	r3, [pc, #136]	; (3488 <nvm_write_buffer+0xc4>)
    3400:	801c      	strh	r4, [r3, #0]
    3402:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    3404:	2401      	movs	r4, #1
    3406:	7d2b      	ldrb	r3, [r5, #20]
    3408:	4223      	tst	r3, r4
    340a:	d0fc      	beq.n	3406 <nvm_write_buffer+0x42>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    340c:	2420      	movs	r4, #32
    340e:	34ff      	adds	r4, #255	; 0xff
    3410:	4b1d      	ldr	r3, [pc, #116]	; (3488 <nvm_write_buffer+0xc4>)
    3412:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    3414:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3416:	2a00      	cmp	r2, #0
    3418:	d029      	beq.n	346e <nvm_write_buffer+0xaa>
    341a:	0076      	lsls	r6, r6, #1
    341c:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    341e:	1e54      	subs	r4, r2, #1
    3420:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    3422:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3424:	4563      	cmp	r3, ip
    3426:	db01      	blt.n	342c <nvm_write_buffer+0x68>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    3428:	b2ac      	uxth	r4, r5
    342a:	e003      	b.n	3434 <nvm_write_buffer+0x70>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    342c:	18cc      	adds	r4, r1, r3
    342e:	7864      	ldrb	r4, [r4, #1]
    3430:	0224      	lsls	r4, r4, #8
    3432:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    3434:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3436:	3302      	adds	r3, #2
    3438:	b29b      	uxth	r3, r3
    343a:	3602      	adds	r6, #2
    343c:	429a      	cmp	r2, r3
    343e:	d8f0      	bhi.n	3422 <nvm_write_buffer+0x5e>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    3440:	4b0e      	ldr	r3, [pc, #56]	; (347c <nvm_write_buffer+0xb8>)
    3442:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    3444:	2500      	movs	r5, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    3446:	2b00      	cmp	r3, #0
    3448:	d116      	bne.n	3478 <nvm_write_buffer+0xb4>
    344a:	2a3f      	cmp	r2, #63	; 0x3f
    344c:	d814      	bhi.n	3478 <nvm_write_buffer+0xb4>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    344e:	2f00      	cmp	r7, #0
    3450:	d006      	beq.n	3460 <nvm_write_buffer+0x9c>
    3452:	2200      	movs	r2, #0
    3454:	0001      	movs	r1, r0
    3456:	201c      	movs	r0, #28
    3458:	4b0d      	ldr	r3, [pc, #52]	; (3490 <nvm_write_buffer+0xcc>)
    345a:	4798      	blx	r3
    345c:	0005      	movs	r5, r0
    345e:	e00b      	b.n	3478 <nvm_write_buffer+0xb4>
    3460:	2200      	movs	r2, #0
    3462:	0001      	movs	r1, r0
    3464:	2004      	movs	r0, #4
    3466:	4b0a      	ldr	r3, [pc, #40]	; (3490 <nvm_write_buffer+0xcc>)
    3468:	4798      	blx	r3
    346a:	0005      	movs	r5, r0
    346c:	e004      	b.n	3478 <nvm_write_buffer+0xb4>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    346e:	4b03      	ldr	r3, [pc, #12]	; (347c <nvm_write_buffer+0xb8>)
    3470:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    3472:	2500      	movs	r5, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    3474:	2b00      	cmp	r3, #0
    3476:	d0ea      	beq.n	344e <nvm_write_buffer+0x8a>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    3478:	0028      	movs	r0, r5
    347a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    347c:	200000e4 	.word	0x200000e4
    3480:	00001fff 	.word	0x00001fff
    3484:	ffc00000 	.word	0xffc00000
    3488:	41004000 	.word	0x41004000
    348c:	ffffa544 	.word	0xffffa544
    3490:	00003309 	.word	0x00003309

00003494 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    3494:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3496:	4b19      	ldr	r3, [pc, #100]	; (34fc <nvm_read_buffer+0x68>)
    3498:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    349a:	885b      	ldrh	r3, [r3, #2]
    349c:	4363      	muls	r3, r4
    349e:	4283      	cmp	r3, r0
    34a0:	d205      	bcs.n	34ae <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    34a2:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    34a4:	4e16      	ldr	r6, [pc, #88]	; (3500 <nvm_read_buffer+0x6c>)
    34a6:	4d17      	ldr	r5, [pc, #92]	; (3504 <nvm_read_buffer+0x70>)
    34a8:	1945      	adds	r5, r0, r5
    34aa:	42b5      	cmp	r5, r6
    34ac:	d823      	bhi.n	34f6 <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    34ae:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    34b0:	4294      	cmp	r4, r2
    34b2:	d320      	bcc.n	34f6 <nvm_read_buffer+0x62>
    34b4:	4b14      	ldr	r3, [pc, #80]	; (3508 <nvm_read_buffer+0x74>)
    34b6:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    34b8:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    34ba:	07e4      	lsls	r4, r4, #31
    34bc:	d51b      	bpl.n	34f6 <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    34be:	2420      	movs	r4, #32
    34c0:	34ff      	adds	r4, #255	; 0xff
    34c2:	4b11      	ldr	r3, [pc, #68]	; (3508 <nvm_read_buffer+0x74>)
    34c4:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    34c6:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    34c8:	2a00      	cmp	r2, #0
    34ca:	d013      	beq.n	34f4 <nvm_read_buffer+0x60>
    34cc:	0040      	lsls	r0, r0, #1
    34ce:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    34d0:	1e56      	subs	r6, r2, #1
    34d2:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    34d4:	881c      	ldrh	r4, [r3, #0]
    34d6:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    34d8:	042b      	lsls	r3, r5, #16
    34da:	0c1b      	lsrs	r3, r3, #16
    34dc:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    34de:	42b3      	cmp	r3, r6
    34e0:	da02      	bge.n	34e8 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    34e2:	18cb      	adds	r3, r1, r3
    34e4:	0a24      	lsrs	r4, r4, #8
    34e6:	705c      	strb	r4, [r3, #1]
    34e8:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    34ea:	b2ab      	uxth	r3, r5
    34ec:	429a      	cmp	r2, r3
    34ee:	d8f0      	bhi.n	34d2 <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    34f0:	2300      	movs	r3, #0
    34f2:	e000      	b.n	34f6 <nvm_read_buffer+0x62>
    34f4:	2300      	movs	r3, #0
}
    34f6:	0018      	movs	r0, r3
    34f8:	bd70      	pop	{r4, r5, r6, pc}
    34fa:	46c0      	nop			; (mov r8, r8)
    34fc:	200000e4 	.word	0x200000e4
    3500:	00001fff 	.word	0x00001fff
    3504:	ffc00000 	.word	0xffc00000
    3508:	41004000 	.word	0x41004000

0000350c <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    350c:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    350e:	4a1a      	ldr	r2, [pc, #104]	; (3578 <nvm_erase_row+0x6c>)
    3510:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    3512:	8852      	ldrh	r2, [r2, #2]
    3514:	435a      	muls	r2, r3
    3516:	4282      	cmp	r2, r0
    3518:	d207      	bcs.n	352a <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    351a:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    351c:	4c17      	ldr	r4, [pc, #92]	; (357c <nvm_erase_row+0x70>)
    351e:	4918      	ldr	r1, [pc, #96]	; (3580 <nvm_erase_row+0x74>)
    3520:	1841      	adds	r1, r0, r1
    3522:	42a1      	cmp	r1, r4
    3524:	d826      	bhi.n	3574 <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    3526:	2101      	movs	r1, #1
    3528:	e000      	b.n	352c <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    352a:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    352c:	009b      	lsls	r3, r3, #2
    352e:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    3530:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    3532:	4218      	tst	r0, r3
    3534:	d11e      	bne.n	3574 <nvm_erase_row+0x68>
    3536:	4b13      	ldr	r3, [pc, #76]	; (3584 <nvm_erase_row+0x78>)
    3538:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    353a:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    353c:	07db      	lsls	r3, r3, #31
    353e:	d519      	bpl.n	3574 <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    3540:	4b10      	ldr	r3, [pc, #64]	; (3584 <nvm_erase_row+0x78>)
    3542:	2220      	movs	r2, #32
    3544:	32ff      	adds	r2, #255	; 0xff
    3546:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    3548:	0880      	lsrs	r0, r0, #2
    354a:	0040      	lsls	r0, r0, #1
    354c:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    354e:	2900      	cmp	r1, #0
    3550:	d101      	bne.n	3556 <nvm_erase_row+0x4a>
    3552:	4a0d      	ldr	r2, [pc, #52]	; (3588 <nvm_erase_row+0x7c>)
    3554:	e000      	b.n	3558 <nvm_erase_row+0x4c>
    3556:	4a0d      	ldr	r2, [pc, #52]	; (358c <nvm_erase_row+0x80>)
    3558:	4b0a      	ldr	r3, [pc, #40]	; (3584 <nvm_erase_row+0x78>)
    355a:	801a      	strh	r2, [r3, #0]
    355c:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    355e:	2201      	movs	r2, #1
    3560:	7d0b      	ldrb	r3, [r1, #20]
    3562:	4213      	tst	r3, r2
    3564:	d0fc      	beq.n	3560 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    3566:	4b07      	ldr	r3, [pc, #28]	; (3584 <nvm_erase_row+0x78>)
    3568:	8b1a      	ldrh	r2, [r3, #24]
    356a:	231c      	movs	r3, #28
    356c:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    356e:	1e50      	subs	r0, r2, #1
    3570:	4182      	sbcs	r2, r0
    3572:	0092      	lsls	r2, r2, #2
}
    3574:	0010      	movs	r0, r2
    3576:	bd10      	pop	{r4, pc}
    3578:	200000e4 	.word	0x200000e4
    357c:	00001fff 	.word	0x00001fff
    3580:	ffc00000 	.word	0xffc00000
    3584:	41004000 	.word	0x41004000
    3588:	0000a502 	.word	0x0000a502
    358c:	0000a51a 	.word	0x0000a51a

00003590 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    3590:	b500      	push	{lr}
    3592:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3594:	ab01      	add	r3, sp, #4
    3596:	2280      	movs	r2, #128	; 0x80
    3598:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    359a:	780a      	ldrb	r2, [r1, #0]
    359c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    359e:	784a      	ldrb	r2, [r1, #1]
    35a0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    35a2:	788a      	ldrb	r2, [r1, #2]
    35a4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    35a6:	0019      	movs	r1, r3
    35a8:	4b01      	ldr	r3, [pc, #4]	; (35b0 <port_pin_set_config+0x20>)
    35aa:	4798      	blx	r3
}
    35ac:	b003      	add	sp, #12
    35ae:	bd00      	pop	{pc}
    35b0:	00004f31 	.word	0x00004f31

000035b4 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    35b4:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    35b6:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    35b8:	2340      	movs	r3, #64	; 0x40
    35ba:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    35bc:	4281      	cmp	r1, r0
    35be:	d201      	bcs.n	35c4 <_sercom_get_sync_baud_val+0x10>
    35c0:	e00a      	b.n	35d8 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    35c2:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    35c4:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    35c6:	1c63      	adds	r3, r4, #1
    35c8:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    35ca:	4288      	cmp	r0, r1
    35cc:	d9f9      	bls.n	35c2 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    35ce:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    35d0:	2cff      	cmp	r4, #255	; 0xff
    35d2:	d801      	bhi.n	35d8 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    35d4:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    35d6:	2300      	movs	r3, #0
	}
}
    35d8:	0018      	movs	r0, r3
    35da:	bd10      	pop	{r4, pc}

000035dc <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    35dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    35de:	465f      	mov	r7, fp
    35e0:	4656      	mov	r6, sl
    35e2:	464d      	mov	r5, r9
    35e4:	4644      	mov	r4, r8
    35e6:	b4f0      	push	{r4, r5, r6, r7}
    35e8:	b089      	sub	sp, #36	; 0x24
    35ea:	000c      	movs	r4, r1
    35ec:	9205      	str	r2, [sp, #20]
    35ee:	aa12      	add	r2, sp, #72	; 0x48
    35f0:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    35f2:	0002      	movs	r2, r0
    35f4:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    35f6:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    35f8:	42a2      	cmp	r2, r4
    35fa:	d900      	bls.n	35fe <_sercom_get_async_baud_val+0x22>
    35fc:	e0c6      	b.n	378c <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    35fe:	2b00      	cmp	r3, #0
    3600:	d151      	bne.n	36a6 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    3602:	0002      	movs	r2, r0
    3604:	0008      	movs	r0, r1
    3606:	2100      	movs	r1, #0
    3608:	4d64      	ldr	r5, [pc, #400]	; (379c <_sercom_get_async_baud_val+0x1c0>)
    360a:	47a8      	blx	r5
    360c:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    360e:	0026      	movs	r6, r4
    3610:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3612:	2300      	movs	r3, #0
    3614:	2400      	movs	r4, #0
    3616:	9300      	str	r3, [sp, #0]
    3618:	9401      	str	r4, [sp, #4]
    361a:	2200      	movs	r2, #0
    361c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    361e:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    3620:	2120      	movs	r1, #32
    3622:	468c      	mov	ip, r1
    3624:	391f      	subs	r1, #31
    3626:	9602      	str	r6, [sp, #8]
    3628:	9703      	str	r7, [sp, #12]
    362a:	2420      	movs	r4, #32
    362c:	4264      	negs	r4, r4
    362e:	1904      	adds	r4, r0, r4
    3630:	d403      	bmi.n	363a <_sercom_get_async_baud_val+0x5e>
    3632:	000d      	movs	r5, r1
    3634:	40a5      	lsls	r5, r4
    3636:	46a8      	mov	r8, r5
    3638:	e004      	b.n	3644 <_sercom_get_async_baud_val+0x68>
    363a:	4664      	mov	r4, ip
    363c:	1a24      	subs	r4, r4, r0
    363e:	000d      	movs	r5, r1
    3640:	40e5      	lsrs	r5, r4
    3642:	46a8      	mov	r8, r5
    3644:	000c      	movs	r4, r1
    3646:	4084      	lsls	r4, r0
    3648:	46a1      	mov	r9, r4

		r = r << 1;
    364a:	0014      	movs	r4, r2
    364c:	001d      	movs	r5, r3
    364e:	18a4      	adds	r4, r4, r2
    3650:	415d      	adcs	r5, r3
    3652:	0022      	movs	r2, r4
    3654:	002b      	movs	r3, r5

		if (n & bit_shift) {
    3656:	4646      	mov	r6, r8
    3658:	465f      	mov	r7, fp
    365a:	423e      	tst	r6, r7
    365c:	d003      	beq.n	3666 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    365e:	000e      	movs	r6, r1
    3660:	4326      	orrs	r6, r4
    3662:	0032      	movs	r2, r6
    3664:	002b      	movs	r3, r5
		}

		if (r >= d) {
    3666:	9c02      	ldr	r4, [sp, #8]
    3668:	9d03      	ldr	r5, [sp, #12]
    366a:	429d      	cmp	r5, r3
    366c:	d80f      	bhi.n	368e <_sercom_get_async_baud_val+0xb2>
    366e:	d101      	bne.n	3674 <_sercom_get_async_baud_val+0x98>
    3670:	4294      	cmp	r4, r2
    3672:	d80c      	bhi.n	368e <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    3674:	9c02      	ldr	r4, [sp, #8]
    3676:	9d03      	ldr	r5, [sp, #12]
    3678:	1b12      	subs	r2, r2, r4
    367a:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    367c:	464d      	mov	r5, r9
    367e:	9e00      	ldr	r6, [sp, #0]
    3680:	9f01      	ldr	r7, [sp, #4]
    3682:	4335      	orrs	r5, r6
    3684:	003c      	movs	r4, r7
    3686:	4646      	mov	r6, r8
    3688:	4334      	orrs	r4, r6
    368a:	9500      	str	r5, [sp, #0]
    368c:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    368e:	3801      	subs	r0, #1
    3690:	d2cb      	bcs.n	362a <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    3692:	2200      	movs	r2, #0
    3694:	2301      	movs	r3, #1
    3696:	9800      	ldr	r0, [sp, #0]
    3698:	9901      	ldr	r1, [sp, #4]
    369a:	1a12      	subs	r2, r2, r0
    369c:	418b      	sbcs	r3, r1
    369e:	0c12      	lsrs	r2, r2, #16
    36a0:	041b      	lsls	r3, r3, #16
    36a2:	431a      	orrs	r2, r3
    36a4:	e06f      	b.n	3786 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    36a6:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    36a8:	2b01      	cmp	r3, #1
    36aa:	d16c      	bne.n	3786 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    36ac:	0f63      	lsrs	r3, r4, #29
    36ae:	9304      	str	r3, [sp, #16]
    36b0:	00e3      	lsls	r3, r4, #3
    36b2:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    36b4:	000a      	movs	r2, r1
    36b6:	2300      	movs	r3, #0
    36b8:	2100      	movs	r1, #0
    36ba:	4c38      	ldr	r4, [pc, #224]	; (379c <_sercom_get_async_baud_val+0x1c0>)
    36bc:	47a0      	blx	r4
    36be:	0004      	movs	r4, r0
    36c0:	000d      	movs	r5, r1
    36c2:	2300      	movs	r3, #0
    36c4:	469c      	mov	ip, r3
    36c6:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    36c8:	3320      	adds	r3, #32
    36ca:	469b      	mov	fp, r3
    36cc:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    36ce:	4663      	mov	r3, ip
    36d0:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    36d2:	2300      	movs	r3, #0
    36d4:	9302      	str	r3, [sp, #8]
    36d6:	2200      	movs	r2, #0
    36d8:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    36da:	213f      	movs	r1, #63	; 0x3f
    36dc:	9400      	str	r4, [sp, #0]
    36de:	9501      	str	r5, [sp, #4]
    36e0:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    36e2:	2120      	movs	r1, #32
    36e4:	4249      	negs	r1, r1
    36e6:	1879      	adds	r1, r7, r1
    36e8:	d403      	bmi.n	36f2 <_sercom_get_async_baud_val+0x116>
    36ea:	0030      	movs	r0, r6
    36ec:	4088      	lsls	r0, r1
    36ee:	4684      	mov	ip, r0
    36f0:	e004      	b.n	36fc <_sercom_get_async_baud_val+0x120>
    36f2:	4659      	mov	r1, fp
    36f4:	1bc9      	subs	r1, r1, r7
    36f6:	0030      	movs	r0, r6
    36f8:	40c8      	lsrs	r0, r1
    36fa:	4684      	mov	ip, r0
    36fc:	0031      	movs	r1, r6
    36fe:	40b9      	lsls	r1, r7
    3700:	4689      	mov	r9, r1

		r = r << 1;
    3702:	0010      	movs	r0, r2
    3704:	0019      	movs	r1, r3
    3706:	1880      	adds	r0, r0, r2
    3708:	4159      	adcs	r1, r3
    370a:	0002      	movs	r2, r0
    370c:	000b      	movs	r3, r1

		if (n & bit_shift) {
    370e:	4644      	mov	r4, r8
    3710:	464d      	mov	r5, r9
    3712:	402c      	ands	r4, r5
    3714:	46a2      	mov	sl, r4
    3716:	4664      	mov	r4, ip
    3718:	9d04      	ldr	r5, [sp, #16]
    371a:	402c      	ands	r4, r5
    371c:	46a4      	mov	ip, r4
    371e:	4654      	mov	r4, sl
    3720:	4665      	mov	r5, ip
    3722:	432c      	orrs	r4, r5
    3724:	d003      	beq.n	372e <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    3726:	0034      	movs	r4, r6
    3728:	4304      	orrs	r4, r0
    372a:	0022      	movs	r2, r4
    372c:	000b      	movs	r3, r1
		}

		if (r >= d) {
    372e:	9800      	ldr	r0, [sp, #0]
    3730:	9901      	ldr	r1, [sp, #4]
    3732:	4299      	cmp	r1, r3
    3734:	d80a      	bhi.n	374c <_sercom_get_async_baud_val+0x170>
    3736:	d101      	bne.n	373c <_sercom_get_async_baud_val+0x160>
    3738:	4290      	cmp	r0, r2
    373a:	d807      	bhi.n	374c <_sercom_get_async_baud_val+0x170>
			r = r - d;
    373c:	9800      	ldr	r0, [sp, #0]
    373e:	9901      	ldr	r1, [sp, #4]
    3740:	1a12      	subs	r2, r2, r0
    3742:	418b      	sbcs	r3, r1
			q |= bit_shift;
    3744:	9902      	ldr	r1, [sp, #8]
    3746:	4648      	mov	r0, r9
    3748:	4301      	orrs	r1, r0
    374a:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    374c:	3f01      	subs	r7, #1
    374e:	d2c8      	bcs.n	36e2 <_sercom_get_async_baud_val+0x106>
    3750:	9c00      	ldr	r4, [sp, #0]
    3752:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    3754:	9902      	ldr	r1, [sp, #8]
    3756:	9a07      	ldr	r2, [sp, #28]
    3758:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    375a:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    375c:	4910      	ldr	r1, [pc, #64]	; (37a0 <_sercom_get_async_baud_val+0x1c4>)
    375e:	428b      	cmp	r3, r1
    3760:	d90b      	bls.n	377a <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    3762:	9b06      	ldr	r3, [sp, #24]
    3764:	3301      	adds	r3, #1
    3766:	b2db      	uxtb	r3, r3
    3768:	0019      	movs	r1, r3
    376a:	9306      	str	r3, [sp, #24]
    376c:	0013      	movs	r3, r2
    376e:	3301      	adds	r3, #1
    3770:	9307      	str	r3, [sp, #28]
    3772:	2908      	cmp	r1, #8
    3774:	d1ad      	bne.n	36d2 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3776:	2540      	movs	r5, #64	; 0x40
    3778:	e008      	b.n	378c <_sercom_get_async_baud_val+0x1b0>
    377a:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    377c:	9a06      	ldr	r2, [sp, #24]
    377e:	2a08      	cmp	r2, #8
    3780:	d004      	beq.n	378c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    3782:	0352      	lsls	r2, r2, #13
    3784:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    3786:	9b05      	ldr	r3, [sp, #20]
    3788:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    378a:	2500      	movs	r5, #0
}
    378c:	0028      	movs	r0, r5
    378e:	b009      	add	sp, #36	; 0x24
    3790:	bc3c      	pop	{r2, r3, r4, r5}
    3792:	4690      	mov	r8, r2
    3794:	4699      	mov	r9, r3
    3796:	46a2      	mov	sl, r4
    3798:	46ab      	mov	fp, r5
    379a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    379c:	00005425 	.word	0x00005425
    37a0:	00001fff 	.word	0x00001fff

000037a4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    37a4:	b510      	push	{r4, lr}
    37a6:	b082      	sub	sp, #8
    37a8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    37aa:	4b0e      	ldr	r3, [pc, #56]	; (37e4 <sercom_set_gclk_generator+0x40>)
    37ac:	781b      	ldrb	r3, [r3, #0]
    37ae:	2b00      	cmp	r3, #0
    37b0:	d001      	beq.n	37b6 <sercom_set_gclk_generator+0x12>
    37b2:	2900      	cmp	r1, #0
    37b4:	d00d      	beq.n	37d2 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    37b6:	a901      	add	r1, sp, #4
    37b8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    37ba:	2012      	movs	r0, #18
    37bc:	4b0a      	ldr	r3, [pc, #40]	; (37e8 <sercom_set_gclk_generator+0x44>)
    37be:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    37c0:	2012      	movs	r0, #18
    37c2:	4b0a      	ldr	r3, [pc, #40]	; (37ec <sercom_set_gclk_generator+0x48>)
    37c4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    37c6:	4b07      	ldr	r3, [pc, #28]	; (37e4 <sercom_set_gclk_generator+0x40>)
    37c8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    37ca:	2201      	movs	r2, #1
    37cc:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    37ce:	2000      	movs	r0, #0
    37d0:	e006      	b.n	37e0 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    37d2:	4b04      	ldr	r3, [pc, #16]	; (37e4 <sercom_set_gclk_generator+0x40>)
    37d4:	785b      	ldrb	r3, [r3, #1]
    37d6:	4283      	cmp	r3, r0
    37d8:	d001      	beq.n	37de <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    37da:	201d      	movs	r0, #29
    37dc:	e000      	b.n	37e0 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    37de:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    37e0:	b002      	add	sp, #8
    37e2:	bd10      	pop	{r4, pc}
    37e4:	200000ec 	.word	0x200000ec
    37e8:	00004e35 	.word	0x00004e35
    37ec:	00004dc5 	.word	0x00004dc5

000037f0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    37f0:	4b44      	ldr	r3, [pc, #272]	; (3904 <_sercom_get_default_pad+0x114>)
    37f2:	4298      	cmp	r0, r3
    37f4:	d033      	beq.n	385e <_sercom_get_default_pad+0x6e>
    37f6:	d806      	bhi.n	3806 <_sercom_get_default_pad+0x16>
    37f8:	4b43      	ldr	r3, [pc, #268]	; (3908 <_sercom_get_default_pad+0x118>)
    37fa:	4298      	cmp	r0, r3
    37fc:	d00d      	beq.n	381a <_sercom_get_default_pad+0x2a>
    37fe:	4b43      	ldr	r3, [pc, #268]	; (390c <_sercom_get_default_pad+0x11c>)
    3800:	4298      	cmp	r0, r3
    3802:	d01b      	beq.n	383c <_sercom_get_default_pad+0x4c>
    3804:	e06f      	b.n	38e6 <_sercom_get_default_pad+0xf6>
    3806:	4b42      	ldr	r3, [pc, #264]	; (3910 <_sercom_get_default_pad+0x120>)
    3808:	4298      	cmp	r0, r3
    380a:	d04a      	beq.n	38a2 <_sercom_get_default_pad+0xb2>
    380c:	4b41      	ldr	r3, [pc, #260]	; (3914 <_sercom_get_default_pad+0x124>)
    380e:	4298      	cmp	r0, r3
    3810:	d058      	beq.n	38c4 <_sercom_get_default_pad+0xd4>
    3812:	4b41      	ldr	r3, [pc, #260]	; (3918 <_sercom_get_default_pad+0x128>)
    3814:	4298      	cmp	r0, r3
    3816:	d166      	bne.n	38e6 <_sercom_get_default_pad+0xf6>
    3818:	e032      	b.n	3880 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    381a:	2901      	cmp	r1, #1
    381c:	d006      	beq.n	382c <_sercom_get_default_pad+0x3c>
    381e:	2900      	cmp	r1, #0
    3820:	d063      	beq.n	38ea <_sercom_get_default_pad+0xfa>
    3822:	2902      	cmp	r1, #2
    3824:	d006      	beq.n	3834 <_sercom_get_default_pad+0x44>
    3826:	2903      	cmp	r1, #3
    3828:	d006      	beq.n	3838 <_sercom_get_default_pad+0x48>
    382a:	e001      	b.n	3830 <_sercom_get_default_pad+0x40>
    382c:	483b      	ldr	r0, [pc, #236]	; (391c <_sercom_get_default_pad+0x12c>)
    382e:	e067      	b.n	3900 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    3830:	2000      	movs	r0, #0
    3832:	e065      	b.n	3900 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3834:	483a      	ldr	r0, [pc, #232]	; (3920 <_sercom_get_default_pad+0x130>)
    3836:	e063      	b.n	3900 <_sercom_get_default_pad+0x110>
    3838:	483a      	ldr	r0, [pc, #232]	; (3924 <_sercom_get_default_pad+0x134>)
    383a:	e061      	b.n	3900 <_sercom_get_default_pad+0x110>
    383c:	2901      	cmp	r1, #1
    383e:	d006      	beq.n	384e <_sercom_get_default_pad+0x5e>
    3840:	2900      	cmp	r1, #0
    3842:	d054      	beq.n	38ee <_sercom_get_default_pad+0xfe>
    3844:	2902      	cmp	r1, #2
    3846:	d006      	beq.n	3856 <_sercom_get_default_pad+0x66>
    3848:	2903      	cmp	r1, #3
    384a:	d006      	beq.n	385a <_sercom_get_default_pad+0x6a>
    384c:	e001      	b.n	3852 <_sercom_get_default_pad+0x62>
    384e:	4836      	ldr	r0, [pc, #216]	; (3928 <_sercom_get_default_pad+0x138>)
    3850:	e056      	b.n	3900 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    3852:	2000      	movs	r0, #0
    3854:	e054      	b.n	3900 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3856:	4835      	ldr	r0, [pc, #212]	; (392c <_sercom_get_default_pad+0x13c>)
    3858:	e052      	b.n	3900 <_sercom_get_default_pad+0x110>
    385a:	4835      	ldr	r0, [pc, #212]	; (3930 <_sercom_get_default_pad+0x140>)
    385c:	e050      	b.n	3900 <_sercom_get_default_pad+0x110>
    385e:	2901      	cmp	r1, #1
    3860:	d006      	beq.n	3870 <_sercom_get_default_pad+0x80>
    3862:	2900      	cmp	r1, #0
    3864:	d045      	beq.n	38f2 <_sercom_get_default_pad+0x102>
    3866:	2902      	cmp	r1, #2
    3868:	d006      	beq.n	3878 <_sercom_get_default_pad+0x88>
    386a:	2903      	cmp	r1, #3
    386c:	d006      	beq.n	387c <_sercom_get_default_pad+0x8c>
    386e:	e001      	b.n	3874 <_sercom_get_default_pad+0x84>
    3870:	4830      	ldr	r0, [pc, #192]	; (3934 <_sercom_get_default_pad+0x144>)
    3872:	e045      	b.n	3900 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    3874:	2000      	movs	r0, #0
    3876:	e043      	b.n	3900 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3878:	482f      	ldr	r0, [pc, #188]	; (3938 <_sercom_get_default_pad+0x148>)
    387a:	e041      	b.n	3900 <_sercom_get_default_pad+0x110>
    387c:	482f      	ldr	r0, [pc, #188]	; (393c <_sercom_get_default_pad+0x14c>)
    387e:	e03f      	b.n	3900 <_sercom_get_default_pad+0x110>
    3880:	2901      	cmp	r1, #1
    3882:	d006      	beq.n	3892 <_sercom_get_default_pad+0xa2>
    3884:	2900      	cmp	r1, #0
    3886:	d036      	beq.n	38f6 <_sercom_get_default_pad+0x106>
    3888:	2902      	cmp	r1, #2
    388a:	d006      	beq.n	389a <_sercom_get_default_pad+0xaa>
    388c:	2903      	cmp	r1, #3
    388e:	d006      	beq.n	389e <_sercom_get_default_pad+0xae>
    3890:	e001      	b.n	3896 <_sercom_get_default_pad+0xa6>
    3892:	482b      	ldr	r0, [pc, #172]	; (3940 <_sercom_get_default_pad+0x150>)
    3894:	e034      	b.n	3900 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    3896:	2000      	movs	r0, #0
    3898:	e032      	b.n	3900 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    389a:	482a      	ldr	r0, [pc, #168]	; (3944 <_sercom_get_default_pad+0x154>)
    389c:	e030      	b.n	3900 <_sercom_get_default_pad+0x110>
    389e:	482a      	ldr	r0, [pc, #168]	; (3948 <_sercom_get_default_pad+0x158>)
    38a0:	e02e      	b.n	3900 <_sercom_get_default_pad+0x110>
    38a2:	2901      	cmp	r1, #1
    38a4:	d006      	beq.n	38b4 <_sercom_get_default_pad+0xc4>
    38a6:	2900      	cmp	r1, #0
    38a8:	d027      	beq.n	38fa <_sercom_get_default_pad+0x10a>
    38aa:	2902      	cmp	r1, #2
    38ac:	d006      	beq.n	38bc <_sercom_get_default_pad+0xcc>
    38ae:	2903      	cmp	r1, #3
    38b0:	d006      	beq.n	38c0 <_sercom_get_default_pad+0xd0>
    38b2:	e001      	b.n	38b8 <_sercom_get_default_pad+0xc8>
    38b4:	4825      	ldr	r0, [pc, #148]	; (394c <_sercom_get_default_pad+0x15c>)
    38b6:	e023      	b.n	3900 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    38b8:	2000      	movs	r0, #0
    38ba:	e021      	b.n	3900 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    38bc:	4824      	ldr	r0, [pc, #144]	; (3950 <_sercom_get_default_pad+0x160>)
    38be:	e01f      	b.n	3900 <_sercom_get_default_pad+0x110>
    38c0:	4824      	ldr	r0, [pc, #144]	; (3954 <_sercom_get_default_pad+0x164>)
    38c2:	e01d      	b.n	3900 <_sercom_get_default_pad+0x110>
    38c4:	2901      	cmp	r1, #1
    38c6:	d006      	beq.n	38d6 <_sercom_get_default_pad+0xe6>
    38c8:	2900      	cmp	r1, #0
    38ca:	d018      	beq.n	38fe <_sercom_get_default_pad+0x10e>
    38cc:	2902      	cmp	r1, #2
    38ce:	d006      	beq.n	38de <_sercom_get_default_pad+0xee>
    38d0:	2903      	cmp	r1, #3
    38d2:	d006      	beq.n	38e2 <_sercom_get_default_pad+0xf2>
    38d4:	e001      	b.n	38da <_sercom_get_default_pad+0xea>
    38d6:	4820      	ldr	r0, [pc, #128]	; (3958 <_sercom_get_default_pad+0x168>)
    38d8:	e012      	b.n	3900 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    38da:	2000      	movs	r0, #0
    38dc:	e010      	b.n	3900 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    38de:	481f      	ldr	r0, [pc, #124]	; (395c <_sercom_get_default_pad+0x16c>)
    38e0:	e00e      	b.n	3900 <_sercom_get_default_pad+0x110>
    38e2:	481f      	ldr	r0, [pc, #124]	; (3960 <_sercom_get_default_pad+0x170>)
    38e4:	e00c      	b.n	3900 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    38e6:	2000      	movs	r0, #0
    38e8:	e00a      	b.n	3900 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    38ea:	481e      	ldr	r0, [pc, #120]	; (3964 <_sercom_get_default_pad+0x174>)
    38ec:	e008      	b.n	3900 <_sercom_get_default_pad+0x110>
    38ee:	481e      	ldr	r0, [pc, #120]	; (3968 <_sercom_get_default_pad+0x178>)
    38f0:	e006      	b.n	3900 <_sercom_get_default_pad+0x110>
    38f2:	481e      	ldr	r0, [pc, #120]	; (396c <_sercom_get_default_pad+0x17c>)
    38f4:	e004      	b.n	3900 <_sercom_get_default_pad+0x110>
    38f6:	481e      	ldr	r0, [pc, #120]	; (3970 <_sercom_get_default_pad+0x180>)
    38f8:	e002      	b.n	3900 <_sercom_get_default_pad+0x110>
    38fa:	481e      	ldr	r0, [pc, #120]	; (3974 <_sercom_get_default_pad+0x184>)
    38fc:	e000      	b.n	3900 <_sercom_get_default_pad+0x110>
    38fe:	481e      	ldr	r0, [pc, #120]	; (3978 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    3900:	4770      	bx	lr
    3902:	46c0      	nop			; (mov r8, r8)
    3904:	42000c00 	.word	0x42000c00
    3908:	42000400 	.word	0x42000400
    390c:	42000800 	.word	0x42000800
    3910:	42001400 	.word	0x42001400
    3914:	42001800 	.word	0x42001800
    3918:	42001000 	.word	0x42001000
    391c:	00050003 	.word	0x00050003
    3920:	00060003 	.word	0x00060003
    3924:	00070003 	.word	0x00070003
    3928:	00110002 	.word	0x00110002
    392c:	00120002 	.word	0x00120002
    3930:	00130002 	.word	0x00130002
    3934:	000d0002 	.word	0x000d0002
    3938:	000e0002 	.word	0x000e0002
    393c:	000f0002 	.word	0x000f0002
    3940:	00170002 	.word	0x00170002
    3944:	00180002 	.word	0x00180002
    3948:	00190002 	.word	0x00190002
    394c:	00290003 	.word	0x00290003
    3950:	002a0003 	.word	0x002a0003
    3954:	002b0003 	.word	0x002b0003
    3958:	00230003 	.word	0x00230003
    395c:	00200003 	.word	0x00200003
    3960:	00210003 	.word	0x00210003
    3964:	00040003 	.word	0x00040003
    3968:	00100002 	.word	0x00100002
    396c:	000c0002 	.word	0x000c0002
    3970:	00160002 	.word	0x00160002
    3974:	00280003 	.word	0x00280003
    3978:	00220003 	.word	0x00220003

0000397c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    397c:	b530      	push	{r4, r5, lr}
    397e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    3980:	4b0c      	ldr	r3, [pc, #48]	; (39b4 <_sercom_get_sercom_inst_index+0x38>)
    3982:	466a      	mov	r2, sp
    3984:	cb32      	ldmia	r3!, {r1, r4, r5}
    3986:	c232      	stmia	r2!, {r1, r4, r5}
    3988:	cb32      	ldmia	r3!, {r1, r4, r5}
    398a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    398c:	9b00      	ldr	r3, [sp, #0]
    398e:	4283      	cmp	r3, r0
    3990:	d006      	beq.n	39a0 <_sercom_get_sercom_inst_index+0x24>
    3992:	2301      	movs	r3, #1
    3994:	009a      	lsls	r2, r3, #2
    3996:	4669      	mov	r1, sp
    3998:	5852      	ldr	r2, [r2, r1]
    399a:	4282      	cmp	r2, r0
    399c:	d103      	bne.n	39a6 <_sercom_get_sercom_inst_index+0x2a>
    399e:	e000      	b.n	39a2 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    39a0:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    39a2:	b2d8      	uxtb	r0, r3
    39a4:	e003      	b.n	39ae <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    39a6:	3301      	adds	r3, #1
    39a8:	2b06      	cmp	r3, #6
    39aa:	d1f3      	bne.n	3994 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    39ac:	2000      	movs	r0, #0
}
    39ae:	b007      	add	sp, #28
    39b0:	bd30      	pop	{r4, r5, pc}
    39b2:	46c0      	nop			; (mov r8, r8)
    39b4:	00006be4 	.word	0x00006be4

000039b8 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    39b8:	4770      	bx	lr
    39ba:	46c0      	nop			; (mov r8, r8)

000039bc <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    39bc:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    39be:	4b0a      	ldr	r3, [pc, #40]	; (39e8 <_sercom_set_handler+0x2c>)
    39c0:	781b      	ldrb	r3, [r3, #0]
    39c2:	2b00      	cmp	r3, #0
    39c4:	d10c      	bne.n	39e0 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    39c6:	4f09      	ldr	r7, [pc, #36]	; (39ec <_sercom_set_handler+0x30>)
    39c8:	4e09      	ldr	r6, [pc, #36]	; (39f0 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    39ca:	4d0a      	ldr	r5, [pc, #40]	; (39f4 <_sercom_set_handler+0x38>)
    39cc:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    39ce:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    39d0:	195a      	adds	r2, r3, r5
    39d2:	6014      	str	r4, [r2, #0]
    39d4:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    39d6:	2b18      	cmp	r3, #24
    39d8:	d1f9      	bne.n	39ce <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    39da:	2201      	movs	r2, #1
    39dc:	4b02      	ldr	r3, [pc, #8]	; (39e8 <_sercom_set_handler+0x2c>)
    39de:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    39e0:	0080      	lsls	r0, r0, #2
    39e2:	4b02      	ldr	r3, [pc, #8]	; (39ec <_sercom_set_handler+0x30>)
    39e4:	50c1      	str	r1, [r0, r3]
}
    39e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39e8:	200000ee 	.word	0x200000ee
    39ec:	200000f0 	.word	0x200000f0
    39f0:	000039b9 	.word	0x000039b9
    39f4:	2000020c 	.word	0x2000020c

000039f8 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    39f8:	b510      	push	{r4, lr}
    39fa:	b082      	sub	sp, #8
    39fc:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    39fe:	2206      	movs	r2, #6
    3a00:	4905      	ldr	r1, [pc, #20]	; (3a18 <_sercom_get_interrupt_vector+0x20>)
    3a02:	4668      	mov	r0, sp
    3a04:	4b05      	ldr	r3, [pc, #20]	; (3a1c <_sercom_get_interrupt_vector+0x24>)
    3a06:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    3a08:	0020      	movs	r0, r4
    3a0a:	4b05      	ldr	r3, [pc, #20]	; (3a20 <_sercom_get_interrupt_vector+0x28>)
    3a0c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3a0e:	466b      	mov	r3, sp
    3a10:	5618      	ldrsb	r0, [r3, r0]
}
    3a12:	b002      	add	sp, #8
    3a14:	bd10      	pop	{r4, pc}
    3a16:	46c0      	nop			; (mov r8, r8)
    3a18:	00006bfc 	.word	0x00006bfc
    3a1c:	000054c9 	.word	0x000054c9
    3a20:	0000397d 	.word	0x0000397d

00003a24 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3a24:	b510      	push	{r4, lr}
    3a26:	4b02      	ldr	r3, [pc, #8]	; (3a30 <SERCOM0_Handler+0xc>)
    3a28:	681b      	ldr	r3, [r3, #0]
    3a2a:	2000      	movs	r0, #0
    3a2c:	4798      	blx	r3
    3a2e:	bd10      	pop	{r4, pc}
    3a30:	200000f0 	.word	0x200000f0

00003a34 <SERCOM1_Handler>:
    3a34:	b510      	push	{r4, lr}
    3a36:	4b02      	ldr	r3, [pc, #8]	; (3a40 <SERCOM1_Handler+0xc>)
    3a38:	685b      	ldr	r3, [r3, #4]
    3a3a:	2001      	movs	r0, #1
    3a3c:	4798      	blx	r3
    3a3e:	bd10      	pop	{r4, pc}
    3a40:	200000f0 	.word	0x200000f0

00003a44 <SERCOM2_Handler>:
    3a44:	b510      	push	{r4, lr}
    3a46:	4b02      	ldr	r3, [pc, #8]	; (3a50 <SERCOM2_Handler+0xc>)
    3a48:	689b      	ldr	r3, [r3, #8]
    3a4a:	2002      	movs	r0, #2
    3a4c:	4798      	blx	r3
    3a4e:	bd10      	pop	{r4, pc}
    3a50:	200000f0 	.word	0x200000f0

00003a54 <SERCOM3_Handler>:
    3a54:	b510      	push	{r4, lr}
    3a56:	4b02      	ldr	r3, [pc, #8]	; (3a60 <SERCOM3_Handler+0xc>)
    3a58:	68db      	ldr	r3, [r3, #12]
    3a5a:	2003      	movs	r0, #3
    3a5c:	4798      	blx	r3
    3a5e:	bd10      	pop	{r4, pc}
    3a60:	200000f0 	.word	0x200000f0

00003a64 <SERCOM4_Handler>:
    3a64:	b510      	push	{r4, lr}
    3a66:	4b02      	ldr	r3, [pc, #8]	; (3a70 <SERCOM4_Handler+0xc>)
    3a68:	691b      	ldr	r3, [r3, #16]
    3a6a:	2004      	movs	r0, #4
    3a6c:	4798      	blx	r3
    3a6e:	bd10      	pop	{r4, pc}
    3a70:	200000f0 	.word	0x200000f0

00003a74 <SERCOM5_Handler>:
    3a74:	b510      	push	{r4, lr}
    3a76:	4b02      	ldr	r3, [pc, #8]	; (3a80 <SERCOM5_Handler+0xc>)
    3a78:	695b      	ldr	r3, [r3, #20]
    3a7a:	2005      	movs	r0, #5
    3a7c:	4798      	blx	r3
    3a7e:	bd10      	pop	{r4, pc}
    3a80:	200000f0 	.word	0x200000f0

00003a84 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    3a84:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a86:	4657      	mov	r7, sl
    3a88:	464e      	mov	r6, r9
    3a8a:	4645      	mov	r5, r8
    3a8c:	b4e0      	push	{r5, r6, r7}
    3a8e:	b088      	sub	sp, #32
    3a90:	4680      	mov	r8, r0
    3a92:	000e      	movs	r6, r1
    3a94:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3a96:	0003      	movs	r3, r0
    3a98:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3a9a:	680b      	ldr	r3, [r1, #0]
    3a9c:	079b      	lsls	r3, r3, #30
    3a9e:	d400      	bmi.n	3aa2 <spi_init+0x1e>
    3aa0:	e0a7      	b.n	3bf2 <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    3aa2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3aa4:	9303      	str	r3, [sp, #12]
    3aa6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    3aa8:	9304      	str	r3, [sp, #16]
    3aaa:	6b13      	ldr	r3, [r2, #48]	; 0x30
    3aac:	9305      	str	r3, [sp, #20]
    3aae:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3ab0:	9306      	str	r3, [sp, #24]
    3ab2:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    3ab4:	231f      	movs	r3, #31
    3ab6:	4699      	mov	r9, r3
    3ab8:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3aba:	00bb      	lsls	r3, r7, #2
    3abc:	aa03      	add	r2, sp, #12
    3abe:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    3ac0:	2800      	cmp	r0, #0
    3ac2:	d102      	bne.n	3aca <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3ac4:	0030      	movs	r0, r6
    3ac6:	4baf      	ldr	r3, [pc, #700]	; (3d84 <spi_init+0x300>)
    3ac8:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    3aca:	1c43      	adds	r3, r0, #1
    3acc:	d028      	beq.n	3b20 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    3ace:	0402      	lsls	r2, r0, #16
    3ad0:	0c13      	lsrs	r3, r2, #16
    3ad2:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    3ad4:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3ad6:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3ad8:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3ada:	0603      	lsls	r3, r0, #24
    3adc:	d404      	bmi.n	3ae8 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    3ade:	094b      	lsrs	r3, r1, #5
    3ae0:	01db      	lsls	r3, r3, #7
    3ae2:	2282      	movs	r2, #130	; 0x82
    3ae4:	05d2      	lsls	r2, r2, #23
    3ae6:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    3ae8:	464b      	mov	r3, r9
    3aea:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3aec:	18e8      	adds	r0, r5, r3
    3aee:	3040      	adds	r0, #64	; 0x40
    3af0:	7800      	ldrb	r0, [r0, #0]
    3af2:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    3af4:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3af6:	4652      	mov	r2, sl
    3af8:	07d2      	lsls	r2, r2, #31
    3afa:	d50a      	bpl.n	3b12 <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    3afc:	085b      	lsrs	r3, r3, #1
    3afe:	18eb      	adds	r3, r5, r3
    3b00:	3330      	adds	r3, #48	; 0x30
    3b02:	7818      	ldrb	r0, [r3, #0]
    3b04:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    3b06:	07cb      	lsls	r3, r1, #31
    3b08:	d501      	bpl.n	3b0e <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    3b0a:	0900      	lsrs	r0, r0, #4
    3b0c:	e001      	b.n	3b12 <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    3b0e:	230f      	movs	r3, #15
    3b10:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    3b12:	4584      	cmp	ip, r0
    3b14:	d004      	beq.n	3b20 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    3b16:	2300      	movs	r3, #0
    3b18:	4642      	mov	r2, r8
    3b1a:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    3b1c:	201c      	movs	r0, #28
    3b1e:	e12b      	b.n	3d78 <spi_init+0x2f4>
    3b20:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    3b22:	2f04      	cmp	r7, #4
    3b24:	d1c8      	bne.n	3ab8 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    3b26:	2012      	movs	r0, #18
    3b28:	4b97      	ldr	r3, [pc, #604]	; (3d88 <spi_init+0x304>)
    3b2a:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    3b2c:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    3b2e:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    3b30:	2b01      	cmp	r3, #1
    3b32:	d112      	bne.n	3b5a <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    3b34:	aa02      	add	r2, sp, #8
    3b36:	0001      	movs	r1, r0
    3b38:	69a0      	ldr	r0, [r4, #24]
    3b3a:	4b94      	ldr	r3, [pc, #592]	; (3d8c <spi_init+0x308>)
    3b3c:	4798      	blx	r3
    3b3e:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    3b40:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    3b42:	2b00      	cmp	r3, #0
    3b44:	d000      	beq.n	3b48 <spi_init+0xc4>
    3b46:	e117      	b.n	3d78 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3b48:	7b33      	ldrb	r3, [r6, #12]
    3b4a:	b2db      	uxtb	r3, r3
    3b4c:	aa02      	add	r2, sp, #8
    3b4e:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    3b50:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3b52:	429a      	cmp	r2, r3
    3b54:	d000      	beq.n	3b58 <spi_init+0xd4>
    3b56:	e10f      	b.n	3d78 <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    3b58:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    3b5a:	7825      	ldrb	r5, [r4, #0]
    3b5c:	2d00      	cmp	r5, #0
    3b5e:	d114      	bne.n	3b8a <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    3b60:	6832      	ldr	r2, [r6, #0]
    3b62:	7fe3      	ldrb	r3, [r4, #31]
    3b64:	041b      	lsls	r3, r3, #16
    3b66:	7fa1      	ldrb	r1, [r4, #30]
    3b68:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    3b6a:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    3b6c:	4293      	cmp	r3, r2
    3b6e:	d000      	beq.n	3b72 <spi_init+0xee>
    3b70:	e102      	b.n	3d78 <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    3b72:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    3b74:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    3b76:	2220      	movs	r2, #32
    3b78:	5ca2      	ldrb	r2, [r4, r2]
    3b7a:	2a00      	cmp	r2, #0
    3b7c:	d001      	beq.n	3b82 <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    3b7e:	2240      	movs	r2, #64	; 0x40
    3b80:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    3b82:	2208      	movs	r2, #8
    3b84:	430a      	orrs	r2, r1
    3b86:	4317      	orrs	r7, r2
    3b88:	e000      	b.n	3b8c <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    3b8a:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    3b8c:	6862      	ldr	r2, [r4, #4]
    3b8e:	68a1      	ldr	r1, [r4, #8]
    3b90:	430a      	orrs	r2, r1
    3b92:	68e1      	ldr	r1, [r4, #12]
    3b94:	430a      	orrs	r2, r1
    3b96:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    3b98:	7c21      	ldrb	r1, [r4, #16]
    3b9a:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    3b9c:	7c61      	ldrb	r1, [r4, #17]
    3b9e:	2900      	cmp	r1, #0
    3ba0:	d001      	beq.n	3ba6 <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3ba2:	2180      	movs	r1, #128	; 0x80
    3ba4:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    3ba6:	7ca1      	ldrb	r1, [r4, #18]
    3ba8:	2900      	cmp	r1, #0
    3baa:	d002      	beq.n	3bb2 <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3bac:	2180      	movs	r1, #128	; 0x80
    3bae:	0289      	lsls	r1, r1, #10
    3bb0:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    3bb2:	7ce1      	ldrb	r1, [r4, #19]
    3bb4:	2900      	cmp	r1, #0
    3bb6:	d002      	beq.n	3bbe <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3bb8:	2180      	movs	r1, #128	; 0x80
    3bba:	0089      	lsls	r1, r1, #2
    3bbc:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    3bbe:	7d21      	ldrb	r1, [r4, #20]
    3bc0:	2900      	cmp	r1, #0
    3bc2:	d002      	beq.n	3bca <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3bc4:	2180      	movs	r1, #128	; 0x80
    3bc6:	0189      	lsls	r1, r1, #6
    3bc8:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    3bca:	6830      	ldr	r0, [r6, #0]
    3bcc:	2102      	movs	r1, #2
    3bce:	430a      	orrs	r2, r1
    3bd0:	4282      	cmp	r2, r0
    3bd2:	d109      	bne.n	3be8 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    3bd4:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    3bd6:	429a      	cmp	r2, r3
    3bd8:	d106      	bne.n	3be8 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    3bda:	4643      	mov	r3, r8
    3bdc:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    3bde:	7c23      	ldrb	r3, [r4, #16]
    3be0:	4642      	mov	r2, r8
    3be2:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    3be4:	2000      	movs	r0, #0
    3be6:	e0c7      	b.n	3d78 <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    3be8:	2300      	movs	r3, #0
    3bea:	4642      	mov	r2, r8
    3bec:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    3bee:	201c      	movs	r0, #28
    3bf0:	e0c2      	b.n	3d78 <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3bf2:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    3bf4:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3bf6:	07db      	lsls	r3, r3, #31
    3bf8:	d500      	bpl.n	3bfc <spi_init+0x178>
    3bfa:	e0bd      	b.n	3d78 <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3bfc:	0008      	movs	r0, r1
    3bfe:	4b64      	ldr	r3, [pc, #400]	; (3d90 <spi_init+0x30c>)
    3c00:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    3c02:	2805      	cmp	r0, #5
    3c04:	d002      	beq.n	3c0c <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    3c06:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3c08:	3013      	adds	r0, #19
    3c0a:	e001      	b.n	3c10 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    3c0c:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    3c0e:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    3c10:	4960      	ldr	r1, [pc, #384]	; (3d94 <spi_init+0x310>)
    3c12:	69ca      	ldr	r2, [r1, #28]
    3c14:	2301      	movs	r3, #1
    3c16:	40ab      	lsls	r3, r5
    3c18:	4313      	orrs	r3, r2
    3c1a:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    3c1c:	a907      	add	r1, sp, #28
    3c1e:	2724      	movs	r7, #36	; 0x24
    3c20:	5de3      	ldrb	r3, [r4, r7]
    3c22:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3c24:	b2c5      	uxtb	r5, r0
    3c26:	0028      	movs	r0, r5
    3c28:	4b5b      	ldr	r3, [pc, #364]	; (3d98 <spi_init+0x314>)
    3c2a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3c2c:	0028      	movs	r0, r5
    3c2e:	4b5b      	ldr	r3, [pc, #364]	; (3d9c <spi_init+0x318>)
    3c30:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3c32:	5de0      	ldrb	r0, [r4, r7]
    3c34:	2100      	movs	r1, #0
    3c36:	4b5a      	ldr	r3, [pc, #360]	; (3da0 <spi_init+0x31c>)
    3c38:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    3c3a:	7823      	ldrb	r3, [r4, #0]
    3c3c:	2b01      	cmp	r3, #1
    3c3e:	d103      	bne.n	3c48 <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    3c40:	6832      	ldr	r2, [r6, #0]
    3c42:	330b      	adds	r3, #11
    3c44:	4313      	orrs	r3, r2
    3c46:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    3c48:	7823      	ldrb	r3, [r4, #0]
    3c4a:	2b00      	cmp	r3, #0
    3c4c:	d103      	bne.n	3c56 <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    3c4e:	6832      	ldr	r2, [r6, #0]
    3c50:	3308      	adds	r3, #8
    3c52:	4313      	orrs	r3, r2
    3c54:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3c56:	4643      	mov	r3, r8
    3c58:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3c5a:	ab02      	add	r3, sp, #8
    3c5c:	2280      	movs	r2, #128	; 0x80
    3c5e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3c60:	2200      	movs	r2, #0
    3c62:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3c64:	2101      	movs	r1, #1
    3c66:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    3c68:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    3c6a:	7823      	ldrb	r3, [r4, #0]
    3c6c:	2b00      	cmp	r3, #0
    3c6e:	d101      	bne.n	3c74 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3c70:	ab02      	add	r3, sp, #8
    3c72:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    3c74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3c76:	9303      	str	r3, [sp, #12]
    3c78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3c7a:	9304      	str	r3, [sp, #16]
    3c7c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    3c7e:	9305      	str	r3, [sp, #20]
    3c80:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3c82:	9306      	str	r3, [sp, #24]
    3c84:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3c86:	ad02      	add	r5, sp, #8
    3c88:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3c8a:	00bb      	lsls	r3, r7, #2
    3c8c:	aa03      	add	r2, sp, #12
    3c8e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    3c90:	2800      	cmp	r0, #0
    3c92:	d102      	bne.n	3c9a <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3c94:	0030      	movs	r0, r6
    3c96:	4b3b      	ldr	r3, [pc, #236]	; (3d84 <spi_init+0x300>)
    3c98:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    3c9a:	1c43      	adds	r3, r0, #1
    3c9c:	d005      	beq.n	3caa <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3c9e:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3ca0:	0c00      	lsrs	r0, r0, #16
    3ca2:	b2c0      	uxtb	r0, r0
    3ca4:	0029      	movs	r1, r5
    3ca6:	4b3f      	ldr	r3, [pc, #252]	; (3da4 <spi_init+0x320>)
    3ca8:	4798      	blx	r3
    3caa:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    3cac:	2f04      	cmp	r7, #4
    3cae:	d1eb      	bne.n	3c88 <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    3cb0:	7823      	ldrb	r3, [r4, #0]
    3cb2:	4642      	mov	r2, r8
    3cb4:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    3cb6:	7c23      	ldrb	r3, [r4, #16]
    3cb8:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    3cba:	7ca3      	ldrb	r3, [r4, #18]
    3cbc:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    3cbe:	7d23      	ldrb	r3, [r4, #20]
    3cc0:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    3cc2:	2200      	movs	r2, #0
    3cc4:	466b      	mov	r3, sp
    3cc6:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    3cc8:	7823      	ldrb	r3, [r4, #0]
    3cca:	2b01      	cmp	r3, #1
    3ccc:	d115      	bne.n	3cfa <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3cce:	4643      	mov	r3, r8
    3cd0:	6818      	ldr	r0, [r3, #0]
    3cd2:	4b2f      	ldr	r3, [pc, #188]	; (3d90 <spi_init+0x30c>)
    3cd4:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    3cd6:	3013      	adds	r0, #19
    3cd8:	b2c0      	uxtb	r0, r0
    3cda:	4b2b      	ldr	r3, [pc, #172]	; (3d88 <spi_init+0x304>)
    3cdc:	4798      	blx	r3
    3cde:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    3ce0:	466b      	mov	r3, sp
    3ce2:	1d9a      	adds	r2, r3, #6
    3ce4:	69a0      	ldr	r0, [r4, #24]
    3ce6:	4b29      	ldr	r3, [pc, #164]	; (3d8c <spi_init+0x308>)
    3ce8:	4798      	blx	r3
    3cea:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    3cec:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    3cee:	2b00      	cmp	r3, #0
    3cf0:	d142      	bne.n	3d78 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    3cf2:	466b      	mov	r3, sp
    3cf4:	3306      	adds	r3, #6
    3cf6:	781b      	ldrb	r3, [r3, #0]
    3cf8:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    3cfa:	7823      	ldrb	r3, [r4, #0]
    3cfc:	2b00      	cmp	r3, #0
    3cfe:	d10f      	bne.n	3d20 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    3d00:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    3d02:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    3d04:	6a70      	ldr	r0, [r6, #36]	; 0x24
    3d06:	7fe1      	ldrb	r1, [r4, #31]
    3d08:	0409      	lsls	r1, r1, #16
    3d0a:	7fa5      	ldrb	r5, [r4, #30]
    3d0c:	4329      	orrs	r1, r5
    3d0e:	4301      	orrs	r1, r0
    3d10:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    3d12:	2220      	movs	r2, #32
    3d14:	5ca2      	ldrb	r2, [r4, r2]
    3d16:	2a00      	cmp	r2, #0
    3d18:	d004      	beq.n	3d24 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    3d1a:	2140      	movs	r1, #64	; 0x40
    3d1c:	430b      	orrs	r3, r1
    3d1e:	e001      	b.n	3d24 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    3d20:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    3d22:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    3d24:	6862      	ldr	r2, [r4, #4]
    3d26:	68a1      	ldr	r1, [r4, #8]
    3d28:	430a      	orrs	r2, r1
    3d2a:	68e1      	ldr	r1, [r4, #12]
    3d2c:	430a      	orrs	r2, r1
    3d2e:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    3d30:	7c21      	ldrb	r1, [r4, #16]
    3d32:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3d34:	7c61      	ldrb	r1, [r4, #17]
    3d36:	2900      	cmp	r1, #0
    3d38:	d103      	bne.n	3d42 <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3d3a:	491b      	ldr	r1, [pc, #108]	; (3da8 <spi_init+0x324>)
    3d3c:	7889      	ldrb	r1, [r1, #2]
    3d3e:	0789      	lsls	r1, r1, #30
    3d40:	d501      	bpl.n	3d46 <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3d42:	2180      	movs	r1, #128	; 0x80
    3d44:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    3d46:	7ca1      	ldrb	r1, [r4, #18]
    3d48:	2900      	cmp	r1, #0
    3d4a:	d002      	beq.n	3d52 <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3d4c:	2180      	movs	r1, #128	; 0x80
    3d4e:	0289      	lsls	r1, r1, #10
    3d50:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    3d52:	7ce1      	ldrb	r1, [r4, #19]
    3d54:	2900      	cmp	r1, #0
    3d56:	d002      	beq.n	3d5e <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3d58:	2180      	movs	r1, #128	; 0x80
    3d5a:	0089      	lsls	r1, r1, #2
    3d5c:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    3d5e:	7d21      	ldrb	r1, [r4, #20]
    3d60:	2900      	cmp	r1, #0
    3d62:	d002      	beq.n	3d6a <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3d64:	2180      	movs	r1, #128	; 0x80
    3d66:	0189      	lsls	r1, r1, #6
    3d68:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    3d6a:	6831      	ldr	r1, [r6, #0]
    3d6c:	430a      	orrs	r2, r1
    3d6e:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    3d70:	6872      	ldr	r2, [r6, #4]
    3d72:	4313      	orrs	r3, r2
    3d74:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    3d76:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    3d78:	b008      	add	sp, #32
    3d7a:	bc1c      	pop	{r2, r3, r4}
    3d7c:	4690      	mov	r8, r2
    3d7e:	4699      	mov	r9, r3
    3d80:	46a2      	mov	sl, r4
    3d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d84:	000037f1 	.word	0x000037f1
    3d88:	00004e59 	.word	0x00004e59
    3d8c:	000035b5 	.word	0x000035b5
    3d90:	0000397d 	.word	0x0000397d
    3d94:	40000800 	.word	0x40000800
    3d98:	00004e35 	.word	0x00004e35
    3d9c:	00004dc5 	.word	0x00004dc5
    3da0:	000037a5 	.word	0x000037a5
    3da4:	00004f31 	.word	0x00004f31
    3da8:	41002000 	.word	0x41002000

00003dac <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    3dac:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dae:	465f      	mov	r7, fp
    3db0:	464e      	mov	r6, r9
    3db2:	4645      	mov	r5, r8
    3db4:	b4e0      	push	{r5, r6, r7}
    3db6:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3db8:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    3dba:	2a00      	cmp	r2, #0
    3dbc:	d06a      	beq.n	3e94 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    3dbe:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    3dc0:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    3dc2:	2900      	cmp	r1, #0
    3dc4:	d066      	beq.n	3e94 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    3dc6:	7941      	ldrb	r1, [r0, #5]
    3dc8:	2900      	cmp	r1, #0
    3dca:	d105      	bne.n	3dd8 <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3dcc:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3dce:	7e0c      	ldrb	r4, [r1, #24]
    3dd0:	07a4      	lsls	r4, r4, #30
    3dd2:	d501      	bpl.n	3dd8 <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3dd4:	2402      	movs	r4, #2
    3dd6:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    3dd8:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    3dda:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    3ddc:	2102      	movs	r1, #2
    3dde:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    3de0:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3de2:	05db      	lsls	r3, r3, #23
    3de4:	0ddb      	lsrs	r3, r3, #23
    3de6:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    3de8:	7944      	ldrb	r4, [r0, #5]
    3dea:	2c01      	cmp	r4, #1
    3dec:	d108      	bne.n	3e00 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3dee:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3df0:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    3df2:	420c      	tst	r4, r1
    3df4:	d0fc      	beq.n	3df0 <spi_read_buffer_wait+0x44>
    3df6:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3df8:	420c      	tst	r4, r1
    3dfa:	d01a      	beq.n	3e32 <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3dfc:	4644      	mov	r4, r8
    3dfe:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    3e00:	7944      	ldrb	r4, [r0, #5]
    3e02:	2c00      	cmp	r4, #0
    3e04:	d115      	bne.n	3e32 <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3e06:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e08:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    3e0a:	422c      	tst	r4, r5
    3e0c:	d106      	bne.n	3e1c <spi_read_buffer_wait+0x70>
    3e0e:	4c24      	ldr	r4, [pc, #144]	; (3ea0 <spi_read_buffer_wait+0xf4>)
    3e10:	7e1f      	ldrb	r7, [r3, #24]
    3e12:	422f      	tst	r7, r5
    3e14:	d102      	bne.n	3e1c <spi_read_buffer_wait+0x70>
    3e16:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    3e18:	2c00      	cmp	r4, #0
    3e1a:	d1f9      	bne.n	3e10 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e1c:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    3e1e:	4667      	mov	r7, ip
    3e20:	423c      	tst	r4, r7
    3e22:	d003      	beq.n	3e2c <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3e24:	2202      	movs	r2, #2
    3e26:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    3e28:	2404      	movs	r4, #4
    3e2a:	e033      	b.n	3e94 <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e2c:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    3e2e:	422c      	tst	r4, r5
    3e30:	d02d      	beq.n	3e8e <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3e32:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e34:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    3e36:	422c      	tst	r4, r5
    3e38:	d0fc      	beq.n	3e34 <spi_read_buffer_wait+0x88>
    3e3a:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3e3c:	422c      	tst	r4, r5
    3e3e:	d028      	beq.n	3e92 <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e40:	8b5c      	ldrh	r4, [r3, #26]
    3e42:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    3e44:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e46:	465f      	mov	r7, fp
    3e48:	422f      	tst	r7, r5
    3e4a:	d001      	beq.n	3e50 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3e4c:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    3e4e:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e50:	7987      	ldrb	r7, [r0, #6]
    3e52:	2f01      	cmp	r7, #1
    3e54:	d103      	bne.n	3e5e <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3e58:	05db      	lsls	r3, r3, #23
    3e5a:	0ddb      	lsrs	r3, r3, #23
    3e5c:	e001      	b.n	3e62 <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3e60:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    3e62:	2c00      	cmp	r4, #0
    3e64:	d116      	bne.n	3e94 <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    3e66:	1c74      	adds	r4, r6, #1
    3e68:	b2a4      	uxth	r4, r4
    3e6a:	464f      	mov	r7, r9
    3e6c:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e6e:	7987      	ldrb	r7, [r0, #6]
    3e70:	2f01      	cmp	r7, #1
    3e72:	d105      	bne.n	3e80 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    3e74:	3602      	adds	r6, #2
    3e76:	b2b6      	uxth	r6, r6
    3e78:	0a1b      	lsrs	r3, r3, #8
    3e7a:	464f      	mov	r7, r9
    3e7c:	553b      	strb	r3, [r7, r4]
    3e7e:	e000      	b.n	3e82 <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    3e80:	0026      	movs	r6, r4
    3e82:	3a01      	subs	r2, #1
    3e84:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    3e86:	2a00      	cmp	r2, #0
    3e88:	d1ae      	bne.n	3de8 <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    3e8a:	2400      	movs	r4, #0
    3e8c:	e002      	b.n	3e94 <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    3e8e:	2412      	movs	r4, #18
    3e90:	e000      	b.n	3e94 <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    3e92:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    3e94:	0020      	movs	r0, r4
    3e96:	bc1c      	pop	{r2, r3, r4}
    3e98:	4690      	mov	r8, r2
    3e9a:	4699      	mov	r9, r3
    3e9c:	46a3      	mov	fp, r4
    3e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ea0:	00002710 	.word	0x00002710

00003ea4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    3ea4:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3ea6:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3ea8:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3eaa:	2c01      	cmp	r4, #1
    3eac:	d172      	bne.n	3f94 <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    3eae:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3eb0:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    3eb2:	2c00      	cmp	r4, #0
    3eb4:	d16e      	bne.n	3f94 <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    3eb6:	2a00      	cmp	r2, #0
    3eb8:	d05b      	beq.n	3f72 <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    3eba:	784b      	ldrb	r3, [r1, #1]
    3ebc:	2b00      	cmp	r3, #0
    3ebe:	d046      	beq.n	3f4e <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3ec0:	6803      	ldr	r3, [r0, #0]
    3ec2:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    3ec4:	07db      	lsls	r3, r3, #31
    3ec6:	d411      	bmi.n	3eec <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    3ec8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3eca:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3ecc:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3ece:	2900      	cmp	r1, #0
    3ed0:	d105      	bne.n	3ede <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    3ed2:	095a      	lsrs	r2, r3, #5
    3ed4:	01d2      	lsls	r2, r2, #7
    3ed6:	2182      	movs	r1, #130	; 0x82
    3ed8:	05c9      	lsls	r1, r1, #23
    3eda:	468c      	mov	ip, r1
    3edc:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3ede:	211f      	movs	r1, #31
    3ee0:	400b      	ands	r3, r1
    3ee2:	391e      	subs	r1, #30
    3ee4:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3ee6:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    3ee8:	2305      	movs	r3, #5
    3eea:	e053      	b.n	3f94 <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    3eec:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3eee:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3ef0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3ef2:	2c00      	cmp	r4, #0
    3ef4:	d105      	bne.n	3f02 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    3ef6:	095a      	lsrs	r2, r3, #5
    3ef8:	01d2      	lsls	r2, r2, #7
    3efa:	2482      	movs	r4, #130	; 0x82
    3efc:	05e4      	lsls	r4, r4, #23
    3efe:	46a4      	mov	ip, r4
    3f00:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3f02:	241f      	movs	r4, #31
    3f04:	4023      	ands	r3, r4
    3f06:	3c1e      	subs	r4, #30
    3f08:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3f0a:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3f0c:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f0e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3f10:	07d2      	lsls	r2, r2, #31
    3f12:	d501      	bpl.n	3f18 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f14:	788a      	ldrb	r2, [r1, #2]
    3f16:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    3f18:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3f1a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    3f1c:	2a00      	cmp	r2, #0
    3f1e:	d139      	bne.n	3f94 <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3f20:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    3f22:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f24:	7e13      	ldrb	r3, [r2, #24]
    3f26:	420b      	tst	r3, r1
    3f28:	d0fc      	beq.n	3f24 <spi_select_slave+0x80>
    3f2a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3f2c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3f2e:	0749      	lsls	r1, r1, #29
    3f30:	d530      	bpl.n	3f94 <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f32:	8b53      	ldrh	r3, [r2, #26]
    3f34:	075b      	lsls	r3, r3, #29
    3f36:	d501      	bpl.n	3f3c <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3f38:	2304      	movs	r3, #4
    3f3a:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f3c:	7983      	ldrb	r3, [r0, #6]
    3f3e:	2b01      	cmp	r3, #1
    3f40:	d102      	bne.n	3f48 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f42:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f44:	2300      	movs	r3, #0
    3f46:	e025      	b.n	3f94 <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f48:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f4a:	2300      	movs	r3, #0
    3f4c:	e022      	b.n	3f94 <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    3f4e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3f50:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3f52:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3f54:	2900      	cmp	r1, #0
    3f56:	d105      	bne.n	3f64 <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    3f58:	095a      	lsrs	r2, r3, #5
    3f5a:	01d2      	lsls	r2, r2, #7
    3f5c:	2182      	movs	r1, #130	; 0x82
    3f5e:	05c9      	lsls	r1, r1, #23
    3f60:	468c      	mov	ip, r1
    3f62:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3f64:	211f      	movs	r1, #31
    3f66:	400b      	ands	r3, r1
    3f68:	391e      	subs	r1, #30
    3f6a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3f6c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3f6e:	2300      	movs	r3, #0
    3f70:	e010      	b.n	3f94 <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    3f72:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3f74:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3f76:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3f78:	2900      	cmp	r1, #0
    3f7a:	d105      	bne.n	3f88 <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    3f7c:	095a      	lsrs	r2, r3, #5
    3f7e:	01d2      	lsls	r2, r2, #7
    3f80:	2182      	movs	r1, #130	; 0x82
    3f82:	05c9      	lsls	r1, r1, #23
    3f84:	468c      	mov	ip, r1
    3f86:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3f88:	211f      	movs	r1, #31
    3f8a:	400b      	ands	r3, r1
    3f8c:	391e      	subs	r1, #30
    3f8e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3f90:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    3f92:	2300      	movs	r3, #0
}
    3f94:	0018      	movs	r0, r3
    3f96:	bd10      	pop	{r4, pc}

00003f98 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    3f98:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f9a:	465f      	mov	r7, fp
    3f9c:	4656      	mov	r6, sl
    3f9e:	464d      	mov	r5, r9
    3fa0:	4644      	mov	r4, r8
    3fa2:	b4f0      	push	{r4, r5, r6, r7}
    3fa4:	b083      	sub	sp, #12
    3fa6:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3fa8:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    3faa:	2a00      	cmp	r2, #0
    3fac:	d100      	bne.n	3fb0 <spi_write_buffer_wait+0x18>
    3fae:	e0e5      	b.n	417c <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    3fb0:	7943      	ldrb	r3, [r0, #5]
    3fb2:	2b00      	cmp	r3, #0
    3fb4:	d105      	bne.n	3fc2 <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3fb6:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3fb8:	7e1c      	ldrb	r4, [r3, #24]
    3fba:	07a2      	lsls	r2, r4, #30
    3fbc:	d501      	bpl.n	3fc2 <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3fbe:	2402      	movs	r4, #2
    3fc0:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    3fc2:	465d      	mov	r5, fp
    3fc4:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    3fc6:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    3fc8:	2202      	movs	r2, #2
    3fca:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    3fcc:	3202      	adds	r2, #2
    3fce:	4690      	mov	r8, r2
    3fd0:	e08c      	b.n	40ec <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    3fd2:	7942      	ldrb	r2, [r0, #5]
    3fd4:	2a00      	cmp	r2, #0
    3fd6:	d116      	bne.n	4006 <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3fd8:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3fda:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    3fdc:	421e      	tst	r6, r3
    3fde:	d106      	bne.n	3fee <spi_write_buffer_wait+0x56>
    3fe0:	4e6a      	ldr	r6, [pc, #424]	; (418c <spi_write_buffer_wait+0x1f4>)
    3fe2:	7e17      	ldrb	r7, [r2, #24]
    3fe4:	421f      	tst	r7, r3
    3fe6:	d102      	bne.n	3fee <spi_write_buffer_wait+0x56>
    3fe8:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    3fea:	2e00      	cmp	r6, #0
    3fec:	d1f9      	bne.n	3fe2 <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3fee:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    3ff0:	4661      	mov	r1, ip
    3ff2:	420e      	tst	r6, r1
    3ff4:	d003      	beq.n	3ffe <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3ff6:	2302      	movs	r3, #2
    3ff8:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    3ffa:	3302      	adds	r3, #2
    3ffc:	e0be      	b.n	417c <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3ffe:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    4000:	421a      	tst	r2, r3
    4002:	d100      	bne.n	4006 <spi_write_buffer_wait+0x6e>
    4004:	e0b1      	b.n	416a <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4006:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4008:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    400a:	421a      	tst	r2, r3
    400c:	d0fc      	beq.n	4008 <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    400e:	1c62      	adds	r2, r4, #1
    4010:	b297      	uxth	r7, r2
    4012:	4652      	mov	r2, sl
    4014:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4016:	7981      	ldrb	r1, [r0, #6]
    4018:	2901      	cmp	r1, #1
    401a:	d002      	beq.n	4022 <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    401c:	b292      	uxth	r2, r2
    401e:	003c      	movs	r4, r7
    4020:	e005      	b.n	402e <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    4022:	3402      	adds	r4, #2
    4024:	b2a4      	uxth	r4, r4
    4026:	4651      	mov	r1, sl
    4028:	5dcf      	ldrb	r7, [r1, r7]
    402a:	023f      	lsls	r7, r7, #8
    402c:	433a      	orrs	r2, r7
    402e:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4030:	421f      	tst	r7, r3
    4032:	d002      	beq.n	403a <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4034:	05d2      	lsls	r2, r2, #23
    4036:	0dd2      	lsrs	r2, r2, #23
    4038:	62b2      	str	r2, [r6, #40]	; 0x28
    403a:	1e6a      	subs	r2, r5, #1
    403c:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    403e:	79c6      	ldrb	r6, [r0, #7]
    4040:	2e00      	cmp	r6, #0
    4042:	d057      	beq.n	40f4 <spi_write_buffer_wait+0x15c>
    4044:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    4046:	7942      	ldrb	r2, [r0, #5]
    4048:	2a00      	cmp	r2, #0
    404a:	d139      	bne.n	40c0 <spi_write_buffer_wait+0x128>
    404c:	4a50      	ldr	r2, [pc, #320]	; (4190 <spi_write_buffer_wait+0x1f8>)
    404e:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    4050:	2d00      	cmp	r5, #0
    4052:	d020      	beq.n	4096 <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4054:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4056:	7e37      	ldrb	r7, [r6, #24]
    4058:	421f      	tst	r7, r3
    405a:	d01c      	beq.n	4096 <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    405c:	1c67      	adds	r7, r4, #1
    405e:	b2b9      	uxth	r1, r7
    4060:	4689      	mov	r9, r1
    4062:	9901      	ldr	r1, [sp, #4]
    4064:	5d09      	ldrb	r1, [r1, r4]
    4066:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4068:	7981      	ldrb	r1, [r0, #6]
    406a:	2901      	cmp	r1, #1
    406c:	d003      	beq.n	4076 <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    406e:	4669      	mov	r1, sp
    4070:	880f      	ldrh	r7, [r1, #0]
    4072:	464c      	mov	r4, r9
    4074:	e007      	b.n	4086 <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    4076:	3402      	adds	r4, #2
    4078:	b2a4      	uxth	r4, r4
    407a:	4649      	mov	r1, r9
    407c:	9f01      	ldr	r7, [sp, #4]
    407e:	5c79      	ldrb	r1, [r7, r1]
    4080:	0209      	lsls	r1, r1, #8
    4082:	9f00      	ldr	r7, [sp, #0]
    4084:	430f      	orrs	r7, r1
    4086:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4088:	4219      	tst	r1, r3
    408a:	d002      	beq.n	4092 <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    408c:	05ff      	lsls	r7, r7, #23
    408e:	0dff      	lsrs	r7, r7, #23
    4090:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    4092:	3d01      	subs	r5, #1
    4094:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4096:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4098:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    409a:	4641      	mov	r1, r8
    409c:	420f      	tst	r7, r1
    409e:	d102      	bne.n	40a6 <spi_write_buffer_wait+0x10e>
    40a0:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    40a2:	2a00      	cmp	r2, #0
    40a4:	d1d4      	bne.n	4050 <spi_write_buffer_wait+0xb8>
    40a6:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    40a8:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    40aa:	4667      	mov	r7, ip
    40ac:	423a      	tst	r2, r7
    40ae:	d003      	beq.n	40b8 <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    40b0:	2302      	movs	r3, #2
    40b2:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    40b4:	3302      	adds	r3, #2
    40b6:	e061      	b.n	417c <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    40b8:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    40ba:	4646      	mov	r6, r8
    40bc:	4232      	tst	r2, r6
    40be:	d056      	beq.n	416e <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    40c0:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    40c2:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    40c4:	4647      	mov	r7, r8
    40c6:	423a      	tst	r2, r7
    40c8:	d0fb      	beq.n	40c2 <spi_write_buffer_wait+0x12a>
    40ca:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    40cc:	423a      	tst	r2, r7
    40ce:	d009      	beq.n	40e4 <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    40d0:	8b72      	ldrh	r2, [r6, #26]
    40d2:	423a      	tst	r2, r7
    40d4:	d000      	beq.n	40d8 <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    40d6:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    40d8:	7982      	ldrb	r2, [r0, #6]
    40da:	2a01      	cmp	r2, #1
    40dc:	d101      	bne.n	40e2 <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    40de:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    40e0:	e000      	b.n	40e4 <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    40e2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    40e4:	465a      	mov	r2, fp
    40e6:	3a01      	subs	r2, #1
    40e8:	b292      	uxth	r2, r2
    40ea:	4693      	mov	fp, r2
    40ec:	3d01      	subs	r5, #1
    40ee:	b2ad      	uxth	r5, r5
    40f0:	468a      	mov	sl, r1
    40f2:	e000      	b.n	40f6 <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    40f4:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    40f6:	4a27      	ldr	r2, [pc, #156]	; (4194 <spi_write_buffer_wait+0x1fc>)
    40f8:	4295      	cmp	r5, r2
    40fa:	d000      	beq.n	40fe <spi_write_buffer_wait+0x166>
    40fc:	e769      	b.n	3fd2 <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    40fe:	7943      	ldrb	r3, [r0, #5]
    4100:	2b01      	cmp	r3, #1
    4102:	d106      	bne.n	4112 <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4104:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    4106:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4108:	7e0b      	ldrb	r3, [r1, #24]
    410a:	4213      	tst	r3, r2
    410c:	d0fc      	beq.n	4108 <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    410e:	2300      	movs	r3, #0
    4110:	e034      	b.n	417c <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    4112:	2b00      	cmp	r3, #0
    4114:	d12d      	bne.n	4172 <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    4116:	79c1      	ldrb	r1, [r0, #7]
    4118:	2900      	cmp	r1, #0
    411a:	d02f      	beq.n	417c <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    411c:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    411e:	465b      	mov	r3, fp
    4120:	465c      	mov	r4, fp
    4122:	2b00      	cmp	r3, #0
    4124:	d11b      	bne.n	415e <spi_write_buffer_wait+0x1c6>
    4126:	e029      	b.n	417c <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4128:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    412a:	422a      	tst	r2, r5
    412c:	d102      	bne.n	4134 <spi_write_buffer_wait+0x19c>
    412e:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4130:	2b00      	cmp	r3, #0
    4132:	d1f9      	bne.n	4128 <spi_write_buffer_wait+0x190>
    4134:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    4136:	422b      	tst	r3, r5
    4138:	d01d      	beq.n	4176 <spi_write_buffer_wait+0x1de>
    413a:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    413c:	422b      	tst	r3, r5
    413e:	d009      	beq.n	4154 <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4140:	8b4b      	ldrh	r3, [r1, #26]
    4142:	422b      	tst	r3, r5
    4144:	d000      	beq.n	4148 <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4146:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4148:	7983      	ldrb	r3, [r0, #6]
    414a:	2b01      	cmp	r3, #1
    414c:	d101      	bne.n	4152 <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    414e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    4150:	e000      	b.n	4154 <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4152:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    4154:	3c01      	subs	r4, #1
    4156:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    4158:	2c00      	cmp	r4, #0
    415a:	d00e      	beq.n	417a <spi_write_buffer_wait+0x1e2>
    415c:	e7ff      	b.n	415e <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    415e:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4160:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4162:	422b      	tst	r3, r5
    4164:	d1e6      	bne.n	4134 <spi_write_buffer_wait+0x19c>
    4166:	4b09      	ldr	r3, [pc, #36]	; (418c <spi_write_buffer_wait+0x1f4>)
    4168:	e7de      	b.n	4128 <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    416a:	2312      	movs	r3, #18
    416c:	e006      	b.n	417c <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    416e:	2312      	movs	r3, #18
    4170:	e004      	b.n	417c <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4172:	2300      	movs	r3, #0
    4174:	e002      	b.n	417c <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    4176:	2312      	movs	r3, #18
    4178:	e000      	b.n	417c <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    417a:	2300      	movs	r3, #0
}
    417c:	0018      	movs	r0, r3
    417e:	b003      	add	sp, #12
    4180:	bc3c      	pop	{r2, r3, r4, r5}
    4182:	4690      	mov	r8, r2
    4184:	4699      	mov	r9, r3
    4186:	46a2      	mov	sl, r4
    4188:	46ab      	mov	fp, r5
    418a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    418c:	00002710 	.word	0x00002710
    4190:	00002711 	.word	0x00002711
    4194:	0000ffff 	.word	0x0000ffff

00004198 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    4198:	b5f0      	push	{r4, r5, r6, r7, lr}
    419a:	465f      	mov	r7, fp
    419c:	4656      	mov	r6, sl
    419e:	464d      	mov	r5, r9
    41a0:	4644      	mov	r4, r8
    41a2:	b4f0      	push	{r4, r5, r6, r7}
    41a4:	b091      	sub	sp, #68	; 0x44
    41a6:	0005      	movs	r5, r0
    41a8:	000c      	movs	r4, r1
    41aa:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    41ac:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    41ae:	0008      	movs	r0, r1
    41b0:	4bcf      	ldr	r3, [pc, #828]	; (44f0 <usart_init+0x358>)
    41b2:	4798      	blx	r3
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
    41b4:	2805      	cmp	r0, #5
    41b6:	d002      	beq.n	41be <usart_init+0x26>
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    41b8:	0007      	movs	r7, r0
    41ba:	3713      	adds	r7, #19
    41bc:	e000      	b.n	41c0 <usart_init+0x28>
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    41be:	2719      	movs	r7, #25
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    41c0:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    41c2:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    41c4:	07d2      	lsls	r2, r2, #31
    41c6:	d500      	bpl.n	41ca <usart_init+0x32>
    41c8:	e18a      	b.n	44e0 <usart_init+0x348>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    41ca:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    41cc:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    41ce:	0792      	lsls	r2, r2, #30
    41d0:	d500      	bpl.n	41d4 <usart_init+0x3c>
    41d2:	e185      	b.n	44e0 <usart_init+0x348>
    41d4:	49c7      	ldr	r1, [pc, #796]	; (44f4 <usart_init+0x35c>)
    41d6:	69ca      	ldr	r2, [r1, #28]
    41d8:	3001      	adds	r0, #1
    41da:	3b1b      	subs	r3, #27
    41dc:	4083      	lsls	r3, r0
    41de:	4313      	orrs	r3, r2
    41e0:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    41e2:	a90f      	add	r1, sp, #60	; 0x3c
    41e4:	2335      	movs	r3, #53	; 0x35
    41e6:	4698      	mov	r8, r3
    41e8:	5cf3      	ldrb	r3, [r6, r3]
    41ea:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    41ec:	b2ff      	uxtb	r7, r7
    41ee:	0038      	movs	r0, r7
    41f0:	4bc1      	ldr	r3, [pc, #772]	; (44f8 <usart_init+0x360>)
    41f2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    41f4:	0038      	movs	r0, r7
    41f6:	4bc1      	ldr	r3, [pc, #772]	; (44fc <usart_init+0x364>)
    41f8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    41fa:	4643      	mov	r3, r8
    41fc:	5cf0      	ldrb	r0, [r6, r3]
    41fe:	2100      	movs	r1, #0
    4200:	4bbf      	ldr	r3, [pc, #764]	; (4500 <usart_init+0x368>)
    4202:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    4204:	7af3      	ldrb	r3, [r6, #11]
    4206:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    4208:	232c      	movs	r3, #44	; 0x2c
    420a:	5cf3      	ldrb	r3, [r6, r3]
    420c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    420e:	232d      	movs	r3, #45	; 0x2d
    4210:	5cf3      	ldrb	r3, [r6, r3]
    4212:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    4214:	7ef3      	ldrb	r3, [r6, #27]
    4216:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    4218:	2324      	movs	r3, #36	; 0x24
    421a:	5cf3      	ldrb	r3, [r6, r3]
    421c:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    421e:	682b      	ldr	r3, [r5, #0]
    4220:	9302      	str	r3, [sp, #8]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4222:	0018      	movs	r0, r3
    4224:	4bb2      	ldr	r3, [pc, #712]	; (44f0 <usart_init+0x358>)
    4226:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4228:	3013      	adds	r0, #19
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    422a:	2200      	movs	r2, #0
    422c:	230e      	movs	r3, #14
    422e:	a906      	add	r1, sp, #24
    4230:	468c      	mov	ip, r1
    4232:	4463      	add	r3, ip
    4234:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    4236:	8a33      	ldrh	r3, [r6, #16]
    4238:	4699      	mov	r9, r3
    423a:	2380      	movs	r3, #128	; 0x80
    423c:	01db      	lsls	r3, r3, #7
    423e:	4599      	cmp	r9, r3
    4240:	d019      	beq.n	4276 <usart_init+0xde>
    4242:	d804      	bhi.n	424e <usart_init+0xb6>
    4244:	2380      	movs	r3, #128	; 0x80
    4246:	019b      	lsls	r3, r3, #6
    4248:	4599      	cmp	r9, r3
    424a:	d00a      	beq.n	4262 <usart_init+0xca>
    424c:	e129      	b.n	44a2 <usart_init+0x30a>
    424e:	23c0      	movs	r3, #192	; 0xc0
    4250:	01db      	lsls	r3, r3, #7
    4252:	4599      	cmp	r9, r3
    4254:	d00a      	beq.n	426c <usart_init+0xd4>
    4256:	2380      	movs	r3, #128	; 0x80
    4258:	021b      	lsls	r3, r3, #8
    425a:	4599      	cmp	r9, r3
    425c:	d100      	bne.n	4260 <usart_init+0xc8>
    425e:	e125      	b.n	44ac <usart_init+0x314>
    4260:	e11f      	b.n	44a2 <usart_init+0x30a>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4262:	2310      	movs	r3, #16
    4264:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4266:	3b0f      	subs	r3, #15
    4268:	9307      	str	r3, [sp, #28]
    426a:	e123      	b.n	44b4 <usart_init+0x31c>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    426c:	2308      	movs	r3, #8
    426e:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4270:	3b07      	subs	r3, #7
    4272:	9307      	str	r3, [sp, #28]
    4274:	e11e      	b.n	44b4 <usart_init+0x31c>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4276:	6833      	ldr	r3, [r6, #0]
    4278:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    427a:	68f3      	ldr	r3, [r6, #12]
    427c:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    427e:	6973      	ldr	r3, [r6, #20]
    4280:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4282:	7e33      	ldrb	r3, [r6, #24]
    4284:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4286:	232e      	movs	r3, #46	; 0x2e
    4288:	5cf3      	ldrb	r3, [r6, r3]
    428a:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    428c:	6873      	ldr	r3, [r6, #4]
    428e:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    4290:	2b00      	cmp	r3, #0
    4292:	d015      	beq.n	42c0 <usart_init+0x128>
    4294:	2380      	movs	r3, #128	; 0x80
    4296:	055b      	lsls	r3, r3, #21
    4298:	459a      	cmp	sl, r3
    429a:	d136      	bne.n	430a <usart_init+0x172>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    429c:	232f      	movs	r3, #47	; 0x2f
    429e:	5cf3      	ldrb	r3, [r6, r3]
    42a0:	2b00      	cmp	r3, #0
    42a2:	d136      	bne.n	4312 <usart_init+0x17a>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    42a4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    42a6:	001f      	movs	r7, r3
    42a8:	b2c0      	uxtb	r0, r0
    42aa:	4b96      	ldr	r3, [pc, #600]	; (4504 <usart_init+0x36c>)
    42ac:	4798      	blx	r3
    42ae:	0001      	movs	r1, r0
    42b0:	220e      	movs	r2, #14
    42b2:	ab06      	add	r3, sp, #24
    42b4:	469c      	mov	ip, r3
    42b6:	4462      	add	r2, ip
    42b8:	0038      	movs	r0, r7
    42ba:	4b93      	ldr	r3, [pc, #588]	; (4508 <usart_init+0x370>)
    42bc:	4798      	blx	r3
    42be:	e025      	b.n	430c <usart_init+0x174>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    42c0:	2308      	movs	r3, #8
    42c2:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    42c4:	2300      	movs	r3, #0
    42c6:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    42c8:	232f      	movs	r3, #47	; 0x2f
    42ca:	5cf3      	ldrb	r3, [r6, r3]
    42cc:	2b00      	cmp	r3, #0
    42ce:	d00b      	beq.n	42e8 <usart_init+0x150>
				status_code =
    42d0:	9b06      	ldr	r3, [sp, #24]
    42d2:	9300      	str	r3, [sp, #0]
    42d4:	9b07      	ldr	r3, [sp, #28]
    42d6:	220e      	movs	r2, #14
    42d8:	a906      	add	r1, sp, #24
    42da:	468c      	mov	ip, r1
    42dc:	4462      	add	r2, ip
    42de:	6b31      	ldr	r1, [r6, #48]	; 0x30
    42e0:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    42e2:	4f8a      	ldr	r7, [pc, #552]	; (450c <usart_init+0x374>)
    42e4:	47b8      	blx	r7
    42e6:	e011      	b.n	430c <usart_init+0x174>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    42e8:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    42ea:	001f      	movs	r7, r3
    42ec:	b2c0      	uxtb	r0, r0
    42ee:	4b85      	ldr	r3, [pc, #532]	; (4504 <usart_init+0x36c>)
    42f0:	4798      	blx	r3
    42f2:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    42f4:	9b06      	ldr	r3, [sp, #24]
    42f6:	9300      	str	r3, [sp, #0]
    42f8:	9b07      	ldr	r3, [sp, #28]
    42fa:	220e      	movs	r2, #14
    42fc:	a806      	add	r0, sp, #24
    42fe:	4684      	mov	ip, r0
    4300:	4462      	add	r2, ip
    4302:	0038      	movs	r0, r7
    4304:	4f81      	ldr	r7, [pc, #516]	; (450c <usart_init+0x374>)
    4306:	47b8      	blx	r7
    4308:	e000      	b.n	430c <usart_init+0x174>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    430a:	2000      	movs	r0, #0
    430c:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    430e:	d000      	beq.n	4312 <usart_init+0x17a>
    4310:	e0e6      	b.n	44e0 <usart_init+0x348>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    4312:	7e73      	ldrb	r3, [r6, #25]
    4314:	2b00      	cmp	r3, #0
    4316:	d002      	beq.n	431e <usart_init+0x186>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    4318:	7eb3      	ldrb	r3, [r6, #26]
    431a:	9a02      	ldr	r2, [sp, #8]
    431c:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    431e:	682a      	ldr	r2, [r5, #0]
    4320:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4322:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4324:	2b00      	cmp	r3, #0
    4326:	d1fc      	bne.n	4322 <usart_init+0x18a>
    4328:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    432a:	330e      	adds	r3, #14
    432c:	a906      	add	r1, sp, #24
    432e:	468c      	mov	ip, r1
    4330:	4463      	add	r3, ip
    4332:	881b      	ldrh	r3, [r3, #0]
    4334:	81bb      	strh	r3, [r7, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    4336:	9b05      	ldr	r3, [sp, #20]
    4338:	465a      	mov	r2, fp
    433a:	4313      	orrs	r3, r2
    433c:	9a03      	ldr	r2, [sp, #12]
    433e:	4313      	orrs	r3, r2
    4340:	4652      	mov	r2, sl
    4342:	4313      	orrs	r3, r2
    4344:	464a      	mov	r2, r9
    4346:	4313      	orrs	r3, r2
    4348:	9a04      	ldr	r2, [sp, #16]
    434a:	0210      	lsls	r0, r2, #8
    434c:	4303      	orrs	r3, r0
    434e:	4642      	mov	r2, r8
    4350:	0750      	lsls	r0, r2, #29
    4352:	4318      	orrs	r0, r3

	if (config->use_external_clock == false) {
    4354:	232f      	movs	r3, #47	; 0x2f
    4356:	5cf3      	ldrb	r3, [r6, r3]
    4358:	2b00      	cmp	r3, #0
    435a:	d101      	bne.n	4360 <usart_init+0x1c8>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    435c:	3304      	adds	r3, #4
    435e:	4318      	orrs	r0, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    4360:	7e71      	ldrb	r1, [r6, #25]
    4362:	0289      	lsls	r1, r1, #10
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4364:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    4366:	5cf3      	ldrb	r3, [r6, r3]
    4368:	025b      	lsls	r3, r3, #9
    436a:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    436c:	2326      	movs	r3, #38	; 0x26
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    436e:	5cf3      	ldrb	r3, [r6, r3]
    4370:	021b      	lsls	r3, r3, #8
    4372:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4374:	232c      	movs	r3, #44	; 0x2c
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    4376:	5cf3      	ldrb	r3, [r6, r3]
    4378:	045b      	lsls	r3, r3, #17
    437a:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    437c:	232d      	movs	r3, #45	; 0x2d
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    437e:	5cf2      	ldrb	r2, [r6, r3]
    4380:	0412      	lsls	r2, r2, #16
    4382:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    4384:	7af3      	ldrb	r3, [r6, #11]
    4386:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    4388:	8933      	ldrh	r3, [r6, #8]
    438a:	2bff      	cmp	r3, #255	; 0xff
    438c:	d004      	beq.n	4398 <usart_init+0x200>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    438e:	2280      	movs	r2, #128	; 0x80
    4390:	0452      	lsls	r2, r2, #17
    4392:	4310      	orrs	r0, r2
		ctrlb |= config->parity;
    4394:	4319      	orrs	r1, r3
    4396:	e005      	b.n	43a4 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    4398:	7ef3      	ldrb	r3, [r6, #27]
    439a:	2b00      	cmp	r3, #0
    439c:	d002      	beq.n	43a4 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    439e:	2380      	movs	r3, #128	; 0x80
    43a0:	04db      	lsls	r3, r3, #19
    43a2:	4318      	orrs	r0, r3
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    43a4:	9f02      	ldr	r7, [sp, #8]
    43a6:	68bb      	ldr	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;
    43a8:	2207      	movs	r2, #7
    43aa:	4013      	ands	r3, r2
    43ac:	8c32      	ldrh	r2, [r6, #32]
    43ae:	4313      	orrs	r3, r2
    43b0:	8c72      	ldrh	r2, [r6, #34]	; 0x22
    43b2:	4313      	orrs	r3, r2
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    43b4:	60bb      	str	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;

	if (config->lin_node != LIN_INVALID_MODE) {
    43b6:	69f2      	ldr	r2, [r6, #28]
    43b8:	2a00      	cmp	r2, #0
    43ba:	d002      	beq.n	43c2 <usart_init+0x22a>
		ctrla &= ~(SERCOM_USART_CTRLA_FORM(0xf));
    43bc:	4b54      	ldr	r3, [pc, #336]	; (4510 <usart_init+0x378>)
    43be:	4018      	ands	r0, r3
		ctrla |= config->lin_node;
    43c0:	4310      	orrs	r0, r2
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    43c2:	2334      	movs	r3, #52	; 0x34
    43c4:	5cf3      	ldrb	r3, [r6, r3]
    43c6:	2b00      	cmp	r3, #0
    43c8:	d103      	bne.n	43d2 <usart_init+0x23a>
    43ca:	4b52      	ldr	r3, [pc, #328]	; (4514 <usart_init+0x37c>)
    43cc:	789b      	ldrb	r3, [r3, #2]
    43ce:	079b      	lsls	r3, r3, #30
    43d0:	d501      	bpl.n	43d6 <usart_init+0x23e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    43d2:	2380      	movs	r3, #128	; 0x80
    43d4:	4318      	orrs	r0, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    43d6:	682a      	ldr	r2, [r5, #0]
    43d8:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    43da:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    43dc:	2b00      	cmp	r3, #0
    43de:	d1fc      	bne.n	43da <usart_init+0x242>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    43e0:	6079      	str	r1, [r7, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    43e2:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    43e4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    43e6:	2b00      	cmp	r3, #0
    43e8:	d1fc      	bne.n	43e4 <usart_init+0x24c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    43ea:	6038      	str	r0, [r7, #0]

#ifdef FEATURE_USART_RS485
	if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \
    43ec:	683a      	ldr	r2, [r7, #0]
    43ee:	23f0      	movs	r3, #240	; 0xf0
    43f0:	051b      	lsls	r3, r3, #20
    43f2:	4013      	ands	r3, r2
    43f4:	22e0      	movs	r2, #224	; 0xe0
    43f6:	04d2      	lsls	r2, r2, #19
    43f8:	4293      	cmp	r3, r2
    43fa:	d03f      	beq.n	447c <usart_init+0x2e4>
		SERCOM_USART_CTRLA_FORM(0x07)) {
		usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7));
    43fc:	68bb      	ldr	r3, [r7, #8]
    43fe:	2207      	movs	r2, #7
    4400:	4393      	bics	r3, r2
    4402:	60bb      	str	r3, [r7, #8]
		usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time);
    4404:	68ba      	ldr	r2, [r7, #8]
    4406:	2325      	movs	r3, #37	; 0x25
    4408:	5cf3      	ldrb	r3, [r6, r3]
    440a:	2107      	movs	r1, #7
    440c:	400b      	ands	r3, r1
    440e:	4313      	orrs	r3, r2
    4410:	60bb      	str	r3, [r7, #8]
    4412:	e033      	b.n	447c <usart_init+0x2e4>
    4414:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4416:	00bb      	lsls	r3, r7, #2
    4418:	aa0a      	add	r2, sp, #40	; 0x28
    441a:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    441c:	2800      	cmp	r0, #0
    441e:	d102      	bne.n	4426 <usart_init+0x28e>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4420:	0020      	movs	r0, r4
    4422:	4b3d      	ldr	r3, [pc, #244]	; (4518 <usart_init+0x380>)
    4424:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    4426:	1c43      	adds	r3, r0, #1
    4428:	d005      	beq.n	4436 <usart_init+0x29e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    442a:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    442c:	0c00      	lsrs	r0, r0, #16
    442e:	b2c0      	uxtb	r0, r0
    4430:	0031      	movs	r1, r6
    4432:	4b3a      	ldr	r3, [pc, #232]	; (451c <usart_init+0x384>)
    4434:	4798      	blx	r3
    4436:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    4438:	2f04      	cmp	r7, #4
    443a:	d1eb      	bne.n	4414 <usart_init+0x27c>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    443c:	2300      	movs	r3, #0
    443e:	60eb      	str	r3, [r5, #12]
    4440:	612b      	str	r3, [r5, #16]
    4442:	616b      	str	r3, [r5, #20]
    4444:	61ab      	str	r3, [r5, #24]
    4446:	61eb      	str	r3, [r5, #28]
    4448:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    444a:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    444c:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    444e:	2200      	movs	r2, #0
    4450:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    4452:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    4454:	3330      	adds	r3, #48	; 0x30
    4456:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    4458:	3301      	adds	r3, #1
    445a:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    445c:	3301      	adds	r3, #1
    445e:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    4460:	3301      	adds	r3, #1
    4462:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    4464:	6828      	ldr	r0, [r5, #0]
    4466:	4b22      	ldr	r3, [pc, #136]	; (44f0 <usart_init+0x358>)
    4468:	4798      	blx	r3
    446a:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    446c:	492c      	ldr	r1, [pc, #176]	; (4520 <usart_init+0x388>)
    446e:	4b2d      	ldr	r3, [pc, #180]	; (4524 <usart_init+0x38c>)
    4470:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4472:	00a4      	lsls	r4, r4, #2
    4474:	4b2c      	ldr	r3, [pc, #176]	; (4528 <usart_init+0x390>)
    4476:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    4478:	2300      	movs	r3, #0
    447a:	e031      	b.n	44e0 <usart_init+0x348>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    447c:	ab0e      	add	r3, sp, #56	; 0x38
    447e:	2280      	movs	r2, #128	; 0x80
    4480:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4482:	2200      	movs	r2, #0
    4484:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    4486:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4488:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    448a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    448c:	930a      	str	r3, [sp, #40]	; 0x28
    448e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    4490:	930b      	str	r3, [sp, #44]	; 0x2c
    4492:	6c33      	ldr	r3, [r6, #64]	; 0x40
    4494:	930c      	str	r3, [sp, #48]	; 0x30
    4496:	6c73      	ldr	r3, [r6, #68]	; 0x44
    4498:	9302      	str	r3, [sp, #8]
    449a:	930d      	str	r3, [sp, #52]	; 0x34
    449c:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    449e:	ae0e      	add	r6, sp, #56	; 0x38
    44a0:	e7b8      	b.n	4414 <usart_init+0x27c>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    44a2:	2310      	movs	r3, #16
    44a4:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    44a6:	2300      	movs	r3, #0
    44a8:	9307      	str	r3, [sp, #28]
    44aa:	e003      	b.n	44b4 <usart_init+0x31c>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    44ac:	2303      	movs	r3, #3
    44ae:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    44b0:	2300      	movs	r3, #0
    44b2:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    44b4:	6833      	ldr	r3, [r6, #0]
    44b6:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    44b8:	68f3      	ldr	r3, [r6, #12]
    44ba:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    44bc:	6973      	ldr	r3, [r6, #20]
    44be:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    44c0:	7e33      	ldrb	r3, [r6, #24]
    44c2:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    44c4:	232e      	movs	r3, #46	; 0x2e
    44c6:	5cf3      	ldrb	r3, [r6, r3]
    44c8:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    44ca:	6873      	ldr	r3, [r6, #4]
    44cc:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    44ce:	2b00      	cmp	r3, #0
    44d0:	d100      	bne.n	44d4 <usart_init+0x33c>
    44d2:	e6f9      	b.n	42c8 <usart_init+0x130>
    44d4:	2380      	movs	r3, #128	; 0x80
    44d6:	055b      	lsls	r3, r3, #21
    44d8:	459a      	cmp	sl, r3
    44da:	d100      	bne.n	44de <usart_init+0x346>
    44dc:	e6de      	b.n	429c <usart_init+0x104>
    44de:	e718      	b.n	4312 <usart_init+0x17a>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    44e0:	0018      	movs	r0, r3
    44e2:	b011      	add	sp, #68	; 0x44
    44e4:	bc3c      	pop	{r2, r3, r4, r5}
    44e6:	4690      	mov	r8, r2
    44e8:	4699      	mov	r9, r3
    44ea:	46a2      	mov	sl, r4
    44ec:	46ab      	mov	fp, r5
    44ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44f0:	0000397d 	.word	0x0000397d
    44f4:	40000800 	.word	0x40000800
    44f8:	00004e35 	.word	0x00004e35
    44fc:	00004dc5 	.word	0x00004dc5
    4500:	000037a5 	.word	0x000037a5
    4504:	00004e59 	.word	0x00004e59
    4508:	000035b5 	.word	0x000035b5
    450c:	000035dd 	.word	0x000035dd
    4510:	f0ffffff 	.word	0xf0ffffff
    4514:	41002000 	.word	0x41002000
    4518:	000037f1 	.word	0x000037f1
    451c:	00004f31 	.word	0x00004f31
    4520:	000045c9 	.word	0x000045c9
    4524:	000039bd 	.word	0x000039bd
    4528:	2000020c 	.word	0x2000020c

0000452c <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    452c:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    452e:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4530:	2a00      	cmp	r2, #0
    4532:	d00e      	beq.n	4552 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4534:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    4536:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4538:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    453a:	2a00      	cmp	r2, #0
    453c:	d109      	bne.n	4552 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    453e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4540:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4542:	2a00      	cmp	r2, #0
    4544:	d1fc      	bne.n	4540 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    4546:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    4548:	2102      	movs	r1, #2
    454a:	7e1a      	ldrb	r2, [r3, #24]
    454c:	420a      	tst	r2, r1
    454e:	d0fc      	beq.n	454a <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    4550:	2300      	movs	r3, #0
}
    4552:	0018      	movs	r0, r3
    4554:	4770      	bx	lr
    4556:	46c0      	nop			; (mov r8, r8)

00004558 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4558:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    455a:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    455c:	2a00      	cmp	r2, #0
    455e:	d030      	beq.n	45c2 <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4560:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    4562:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4564:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4566:	2a00      	cmp	r2, #0
    4568:	d12b      	bne.n	45c2 <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    456a:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    456c:	7e10      	ldrb	r0, [r2, #24]
    456e:	0740      	lsls	r0, r0, #29
    4570:	d527      	bpl.n	45c2 <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4572:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4574:	2b00      	cmp	r3, #0
    4576:	d1fc      	bne.n	4572 <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4578:	8b53      	ldrh	r3, [r2, #26]
    457a:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    457c:	0658      	lsls	r0, r3, #25
    457e:	d01d      	beq.n	45bc <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    4580:	0798      	lsls	r0, r3, #30
    4582:	d503      	bpl.n	458c <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4584:	2302      	movs	r3, #2
    4586:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    4588:	3318      	adds	r3, #24
    458a:	e01a      	b.n	45c2 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    458c:	0758      	lsls	r0, r3, #29
    458e:	d503      	bpl.n	4598 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4590:	2304      	movs	r3, #4
    4592:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    4594:	331a      	adds	r3, #26
    4596:	e014      	b.n	45c2 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4598:	07d8      	lsls	r0, r3, #31
    459a:	d503      	bpl.n	45a4 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    459c:	2301      	movs	r3, #1
    459e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    45a0:	3312      	adds	r3, #18
    45a2:	e00e      	b.n	45c2 <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    45a4:	06d8      	lsls	r0, r3, #27
    45a6:	d503      	bpl.n	45b0 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    45a8:	2310      	movs	r3, #16
    45aa:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    45ac:	3332      	adds	r3, #50	; 0x32
    45ae:	e008      	b.n	45c2 <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    45b0:	069b      	lsls	r3, r3, #26
    45b2:	d503      	bpl.n	45bc <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    45b4:	2320      	movs	r3, #32
    45b6:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    45b8:	3321      	adds	r3, #33	; 0x21
    45ba:	e002      	b.n	45c2 <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    45bc:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    45be:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    45c0:	2300      	movs	r3, #0
}
    45c2:	0018      	movs	r0, r3
    45c4:	4770      	bx	lr
    45c6:	46c0      	nop			; (mov r8, r8)

000045c8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    45c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    45ca:	0080      	lsls	r0, r0, #2
    45cc:	4b61      	ldr	r3, [pc, #388]	; (4754 <_usart_interrupt_handler+0x18c>)
    45ce:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    45d0:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    45d2:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    45d4:	2b00      	cmp	r3, #0
    45d6:	d1fc      	bne.n	45d2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    45d8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    45da:	7da6      	ldrb	r6, [r4, #22]
    45dc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    45de:	2330      	movs	r3, #48	; 0x30
    45e0:	5ceb      	ldrb	r3, [r5, r3]
    45e2:	2231      	movs	r2, #49	; 0x31
    45e4:	5caf      	ldrb	r7, [r5, r2]
    45e6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    45e8:	07f3      	lsls	r3, r6, #31
    45ea:	d522      	bpl.n	4632 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    45ec:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    45ee:	b29b      	uxth	r3, r3
    45f0:	2b00      	cmp	r3, #0
    45f2:	d01c      	beq.n	462e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    45f4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    45f6:	7813      	ldrb	r3, [r2, #0]
    45f8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    45fa:	1c51      	adds	r1, r2, #1
    45fc:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    45fe:	7969      	ldrb	r1, [r5, #5]
    4600:	2901      	cmp	r1, #1
    4602:	d001      	beq.n	4608 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4604:	b29b      	uxth	r3, r3
    4606:	e004      	b.n	4612 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    4608:	7851      	ldrb	r1, [r2, #1]
    460a:	0209      	lsls	r1, r1, #8
    460c:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    460e:	3202      	adds	r2, #2
    4610:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    4612:	05db      	lsls	r3, r3, #23
    4614:	0ddb      	lsrs	r3, r3, #23
    4616:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    4618:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    461a:	3b01      	subs	r3, #1
    461c:	b29b      	uxth	r3, r3
    461e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    4620:	2b00      	cmp	r3, #0
    4622:	d106      	bne.n	4632 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4624:	3301      	adds	r3, #1
    4626:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4628:	3301      	adds	r3, #1
    462a:	75a3      	strb	r3, [r4, #22]
    462c:	e001      	b.n	4632 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    462e:	2301      	movs	r3, #1
    4630:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    4632:	07b3      	lsls	r3, r6, #30
    4634:	d509      	bpl.n	464a <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    4636:	2302      	movs	r3, #2
    4638:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    463a:	2200      	movs	r2, #0
    463c:	3331      	adds	r3, #49	; 0x31
    463e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    4640:	07fb      	lsls	r3, r7, #31
    4642:	d502      	bpl.n	464a <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4644:	0028      	movs	r0, r5
    4646:	68eb      	ldr	r3, [r5, #12]
    4648:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    464a:	0773      	lsls	r3, r6, #29
    464c:	d563      	bpl.n	4716 <_usart_interrupt_handler+0x14e>

		if (module->remaining_rx_buffer_length) {
    464e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4650:	b29b      	uxth	r3, r3
    4652:	2b00      	cmp	r3, #0
    4654:	d05d      	beq.n	4712 <_usart_interrupt_handler+0x14a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4656:	8b63      	ldrh	r3, [r4, #26]
    4658:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    465a:	071a      	lsls	r2, r3, #28
    465c:	d402      	bmi.n	4664 <_usart_interrupt_handler+0x9c>
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    465e:	227f      	movs	r2, #127	; 0x7f
    4660:	4013      	ands	r3, r2
    4662:	e001      	b.n	4668 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    4664:	2277      	movs	r2, #119	; 0x77
    4666:	4013      	ands	r3, r2
			}
#endif
#ifdef FEATURE_USART_LIN_MASTER
			/* TXE status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_TXE) {
    4668:	065a      	lsls	r2, r3, #25
    466a:	d501      	bpl.n	4670 <_usart_interrupt_handler+0xa8>
				error_code &= ~SERCOM_USART_STATUS_TXE;
    466c:	2240      	movs	r2, #64	; 0x40
    466e:	4393      	bics	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4670:	2b00      	cmp	r3, #0
    4672:	d02c      	beq.n	46ce <_usart_interrupt_handler+0x106>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4674:	079a      	lsls	r2, r3, #30
    4676:	d505      	bpl.n	4684 <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    4678:	221a      	movs	r2, #26
    467a:	2332      	movs	r3, #50	; 0x32
    467c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    467e:	3b30      	subs	r3, #48	; 0x30
    4680:	8363      	strh	r3, [r4, #26]
    4682:	e01e      	b.n	46c2 <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4684:	075a      	lsls	r2, r3, #29
    4686:	d505      	bpl.n	4694 <_usart_interrupt_handler+0xcc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    4688:	221e      	movs	r2, #30
    468a:	2332      	movs	r3, #50	; 0x32
    468c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    468e:	3b2e      	subs	r3, #46	; 0x2e
    4690:	8363      	strh	r3, [r4, #26]
    4692:	e016      	b.n	46c2 <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4694:	07da      	lsls	r2, r3, #31
    4696:	d505      	bpl.n	46a4 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    4698:	2213      	movs	r2, #19
    469a:	2332      	movs	r3, #50	; 0x32
    469c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    469e:	3b31      	subs	r3, #49	; 0x31
    46a0:	8363      	strh	r3, [r4, #26]
    46a2:	e00e      	b.n	46c2 <_usart_interrupt_handler+0xfa>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    46a4:	06da      	lsls	r2, r3, #27
    46a6:	d505      	bpl.n	46b4 <_usart_interrupt_handler+0xec>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    46a8:	2242      	movs	r2, #66	; 0x42
    46aa:	2332      	movs	r3, #50	; 0x32
    46ac:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    46ae:	3b22      	subs	r3, #34	; 0x22
    46b0:	8363      	strh	r3, [r4, #26]
    46b2:	e006      	b.n	46c2 <_usart_interrupt_handler+0xfa>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    46b4:	069b      	lsls	r3, r3, #26
    46b6:	d504      	bpl.n	46c2 <_usart_interrupt_handler+0xfa>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    46b8:	2241      	movs	r2, #65	; 0x41
    46ba:	2332      	movs	r3, #50	; 0x32
    46bc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    46be:	3b12      	subs	r3, #18
    46c0:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    46c2:	077b      	lsls	r3, r7, #29
    46c4:	d527      	bpl.n	4716 <_usart_interrupt_handler+0x14e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    46c6:	0028      	movs	r0, r5
    46c8:	696b      	ldr	r3, [r5, #20]
    46ca:	4798      	blx	r3
    46cc:	e023      	b.n	4716 <_usart_interrupt_handler+0x14e>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    46ce:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    46d0:	05db      	lsls	r3, r3, #23
    46d2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    46d4:	b2da      	uxtb	r2, r3
    46d6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    46d8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    46da:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    46dc:	1c51      	adds	r1, r2, #1
    46de:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    46e0:	7969      	ldrb	r1, [r5, #5]
    46e2:	2901      	cmp	r1, #1
    46e4:	d104      	bne.n	46f0 <_usart_interrupt_handler+0x128>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    46e6:	0a1b      	lsrs	r3, r3, #8
    46e8:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    46ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    46ec:	3301      	adds	r3, #1
    46ee:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    46f0:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    46f2:	3b01      	subs	r3, #1
    46f4:	b29b      	uxth	r3, r3
    46f6:	85ab      	strh	r3, [r5, #44]	; 0x2c
    46f8:	2b00      	cmp	r3, #0
    46fa:	d10c      	bne.n	4716 <_usart_interrupt_handler+0x14e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    46fc:	3304      	adds	r3, #4
    46fe:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    4700:	2200      	movs	r2, #0
    4702:	332e      	adds	r3, #46	; 0x2e
    4704:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    4706:	07bb      	lsls	r3, r7, #30
    4708:	d505      	bpl.n	4716 <_usart_interrupt_handler+0x14e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    470a:	0028      	movs	r0, r5
    470c:	692b      	ldr	r3, [r5, #16]
    470e:	4798      	blx	r3
    4710:	e001      	b.n	4716 <_usart_interrupt_handler+0x14e>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4712:	2304      	movs	r3, #4
    4714:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4716:	06f3      	lsls	r3, r6, #27
    4718:	d507      	bpl.n	472a <_usart_interrupt_handler+0x162>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    471a:	2310      	movs	r3, #16
    471c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    471e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4720:	06fb      	lsls	r3, r7, #27
    4722:	d502      	bpl.n	472a <_usart_interrupt_handler+0x162>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4724:	0028      	movs	r0, r5
    4726:	69eb      	ldr	r3, [r5, #28]
    4728:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    472a:	06b3      	lsls	r3, r6, #26
    472c:	d507      	bpl.n	473e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    472e:	2320      	movs	r3, #32
    4730:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    4732:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4734:	073b      	lsls	r3, r7, #28
    4736:	d502      	bpl.n	473e <_usart_interrupt_handler+0x176>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    4738:	0028      	movs	r0, r5
    473a:	69ab      	ldr	r3, [r5, #24]
    473c:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    473e:	0733      	lsls	r3, r6, #28
    4740:	d507      	bpl.n	4752 <_usart_interrupt_handler+0x18a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4742:	2308      	movs	r3, #8
    4744:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    4746:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    4748:	06bb      	lsls	r3, r7, #26
    474a:	d502      	bpl.n	4752 <_usart_interrupt_handler+0x18a>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    474c:	6a2b      	ldr	r3, [r5, #32]
    474e:	0028      	movs	r0, r5
    4750:	4798      	blx	r3
		}
	}
#endif
}
    4752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4754:	2000020c 	.word	0x2000020c

00004758 <wdt_reset_count>:
void wdt_reset_count(void)
{
	Wdt *const WDT_module = WDT;

	/* Disable the Watchdog module */
	WDT_module->CLEAR.reg = WDT_CLEAR_CLEAR_KEY;
    4758:	22a5      	movs	r2, #165	; 0xa5
    475a:	4b03      	ldr	r3, [pc, #12]	; (4768 <wdt_reset_count+0x10>)
    475c:	731a      	strb	r2, [r3, #12]
static inline bool wdt_is_syncing(void)
{
	Wdt *const WDT_module = WDT;

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	if (WDT_module->SYNCBUSY.reg) {
    475e:	001a      	movs	r2, r3
    4760:	6893      	ldr	r3, [r2, #8]

	while (wdt_is_syncing()) {
    4762:	2b00      	cmp	r3, #0
    4764:	d1fc      	bne.n	4760 <wdt_reset_count+0x8>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    4766:	4770      	bx	lr
    4768:	40002000 	.word	0x40002000

0000476c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    476c:	b5f0      	push	{r4, r5, r6, r7, lr}
    476e:	4647      	mov	r7, r8
    4770:	b480      	push	{r7}
    4772:	000c      	movs	r4, r1
    4774:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    4776:	2800      	cmp	r0, #0
    4778:	d10d      	bne.n	4796 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    477a:	2a00      	cmp	r2, #0
    477c:	dd0e      	ble.n	479c <_read+0x30>
    477e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    4780:	4e08      	ldr	r6, [pc, #32]	; (47a4 <_read+0x38>)
    4782:	4d09      	ldr	r5, [pc, #36]	; (47a8 <_read+0x3c>)
    4784:	6830      	ldr	r0, [r6, #0]
    4786:	0021      	movs	r1, r4
    4788:	682b      	ldr	r3, [r5, #0]
    478a:	4798      	blx	r3
		ptr++;
    478c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    478e:	42a7      	cmp	r7, r4
    4790:	d1f8      	bne.n	4784 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    4792:	4640      	mov	r0, r8
    4794:	e003      	b.n	479e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    4796:	2001      	movs	r0, #1
    4798:	4240      	negs	r0, r0
    479a:	e000      	b.n	479e <_read+0x32>
	}

	for (; len > 0; --len) {
    479c:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    479e:	bc04      	pop	{r2}
    47a0:	4690      	mov	r8, r2
    47a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47a4:	2000022c 	.word	0x2000022c
    47a8:	20000224 	.word	0x20000224

000047ac <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    47ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    47ae:	4647      	mov	r7, r8
    47b0:	b480      	push	{r7}
    47b2:	000e      	movs	r6, r1
    47b4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    47b6:	3801      	subs	r0, #1
    47b8:	2802      	cmp	r0, #2
    47ba:	d811      	bhi.n	47e0 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    47bc:	2a00      	cmp	r2, #0
    47be:	d012      	beq.n	47e6 <_write+0x3a>
    47c0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    47c2:	4b0c      	ldr	r3, [pc, #48]	; (47f4 <_write+0x48>)
    47c4:	4698      	mov	r8, r3
    47c6:	4f0c      	ldr	r7, [pc, #48]	; (47f8 <_write+0x4c>)
    47c8:	4643      	mov	r3, r8
    47ca:	6818      	ldr	r0, [r3, #0]
    47cc:	5d31      	ldrb	r1, [r6, r4]
    47ce:	683b      	ldr	r3, [r7, #0]
    47d0:	4798      	blx	r3
    47d2:	2800      	cmp	r0, #0
    47d4:	db09      	blt.n	47ea <_write+0x3e>
			return -1;
		}
		++nChars;
    47d6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    47d8:	42a5      	cmp	r5, r4
    47da:	d1f5      	bne.n	47c8 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    47dc:	0020      	movs	r0, r4
    47de:	e006      	b.n	47ee <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    47e0:	2001      	movs	r0, #1
    47e2:	4240      	negs	r0, r0
    47e4:	e003      	b.n	47ee <_write+0x42>
	}

	for (; len != 0; --len) {
    47e6:	2000      	movs	r0, #0
    47e8:	e001      	b.n	47ee <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    47ea:	2001      	movs	r0, #1
    47ec:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    47ee:	bc04      	pop	{r2}
    47f0:	4690      	mov	r8, r2
    47f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47f4:	2000022c 	.word	0x2000022c
    47f8:	20000228 	.word	0x20000228

000047fc <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    47fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    47fe:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    4800:	ac01      	add	r4, sp, #4
    4802:	2501      	movs	r5, #1
    4804:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    4806:	2300      	movs	r3, #0
    4808:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    480a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    480c:	0021      	movs	r1, r4
    480e:	201b      	movs	r0, #27
    4810:	4f07      	ldr	r7, [pc, #28]	; (4830 <Configure_Led+0x34>)
    4812:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4814:	2682      	movs	r6, #130	; 0x82
    4816:	05f6      	lsls	r6, r6, #23
    4818:	2380      	movs	r3, #128	; 0x80
    481a:	051b      	lsls	r3, r3, #20
    481c:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    481e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    4820:	0021      	movs	r1, r4
    4822:	201c      	movs	r0, #28
    4824:	47b8      	blx	r7
    4826:	2380      	movs	r3, #128	; 0x80
    4828:	055b      	lsls	r3, r3, #21
    482a:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    482c:	b003      	add	sp, #12
    482e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4830:	00003591 	.word	0x00003591

00004834 <SysLED_RunProtect>:
NOTICE			: 红灯2S灭250ms亮,绿灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunProtect(void)
{
	led_250ms_tick++;
    4834:	4a11      	ldr	r2, [pc, #68]	; (487c <SysLED_RunProtect+0x48>)
    4836:	7813      	ldrb	r3, [r2, #0]
    4838:	3301      	adds	r3, #1
    483a:	b2db      	uxtb	r3, r3
    483c:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    483e:	2b08      	cmp	r3, #8
    4840:	d910      	bls.n	4864 <SysLED_RunProtect+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    4842:	2b09      	cmp	r3, #9
    4844:	d908      	bls.n	4858 <SysLED_RunProtect+0x24>
		{
			led_250ms_tick =0;
    4846:	2200      	movs	r2, #0
    4848:	4b0c      	ldr	r3, [pc, #48]	; (487c <SysLED_RunProtect+0x48>)
    484a:	701a      	strb	r2, [r3, #0]
    484c:	2280      	movs	r2, #128	; 0x80
    484e:	0512      	lsls	r2, r2, #20
    4850:	2382      	movs	r3, #130	; 0x82
    4852:	05db      	lsls	r3, r3, #23
    4854:	615a      	str	r2, [r3, #20]
    4856:	e00a      	b.n	486e <SysLED_RunProtect+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4858:	2280      	movs	r2, #128	; 0x80
    485a:	0512      	lsls	r2, r2, #20
    485c:	2382      	movs	r3, #130	; 0x82
    485e:	05db      	lsls	r3, r3, #23
    4860:	619a      	str	r2, [r3, #24]
    4862:	e004      	b.n	486e <SysLED_RunProtect+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4864:	2280      	movs	r2, #128	; 0x80
    4866:	0512      	lsls	r2, r2, #20
    4868:	2382      	movs	r3, #130	; 0x82
    486a:	05db      	lsls	r3, r3, #23
    486c:	615a      	str	r2, [r3, #20]
    486e:	2280      	movs	r2, #128	; 0x80
    4870:	0552      	lsls	r2, r2, #21
    4872:	2382      	movs	r3, #130	; 0x82
    4874:	05db      	lsls	r3, r3, #23
    4876:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED0_Off();
	}
	Bsp_LED1_Off();
}
    4878:	4770      	bx	lr
    487a:	46c0      	nop			; (mov r8, r8)
    487c:	20000230 	.word	0x20000230

00004880 <SysLED_ChgNormal>:
NOTICE			: 绿灯1S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_ChgNormal(void)
{
	led_250ms_tick++;
    4880:	4a11      	ldr	r2, [pc, #68]	; (48c8 <SysLED_ChgNormal+0x48>)
    4882:	7813      	ldrb	r3, [r2, #0]
    4884:	3301      	adds	r3, #1
    4886:	b2db      	uxtb	r3, r3
    4888:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > (LED_DISPLAY_2S>>1))
    488a:	2b04      	cmp	r3, #4
    488c:	d910      	bls.n	48b0 <SysLED_ChgNormal+0x30>
	{
		if(led_250ms_tick >((LED_DISPLAY_2S>>1)+1))
    488e:	2b05      	cmp	r3, #5
    4890:	d908      	bls.n	48a4 <SysLED_ChgNormal+0x24>
		{
			led_250ms_tick =0;
    4892:	2200      	movs	r2, #0
    4894:	4b0c      	ldr	r3, [pc, #48]	; (48c8 <SysLED_ChgNormal+0x48>)
    4896:	701a      	strb	r2, [r3, #0]
    4898:	2280      	movs	r2, #128	; 0x80
    489a:	0552      	lsls	r2, r2, #21
    489c:	2382      	movs	r3, #130	; 0x82
    489e:	05db      	lsls	r3, r3, #23
    48a0:	615a      	str	r2, [r3, #20]
    48a2:	e00a      	b.n	48ba <SysLED_ChgNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    48a4:	2280      	movs	r2, #128	; 0x80
    48a6:	0552      	lsls	r2, r2, #21
    48a8:	2382      	movs	r3, #130	; 0x82
    48aa:	05db      	lsls	r3, r3, #23
    48ac:	619a      	str	r2, [r3, #24]
    48ae:	e004      	b.n	48ba <SysLED_ChgNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    48b0:	2280      	movs	r2, #128	; 0x80
    48b2:	0552      	lsls	r2, r2, #21
    48b4:	2382      	movs	r3, #130	; 0x82
    48b6:	05db      	lsls	r3, r3, #23
    48b8:	615a      	str	r2, [r3, #20]
    48ba:	2280      	movs	r2, #128	; 0x80
    48bc:	0512      	lsls	r2, r2, #20
    48be:	2382      	movs	r3, #130	; 0x82
    48c0:	05db      	lsls	r3, r3, #23
    48c2:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
}
    48c4:	4770      	bx	lr
    48c6:	46c0      	nop			; (mov r8, r8)
    48c8:	20000230 	.word	0x20000230

000048cc <SysLED_RunNormal>:
NOTICE			: 绿灯2S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunNormal(void)
{
	led_250ms_tick++;
    48cc:	4a11      	ldr	r2, [pc, #68]	; (4914 <SysLED_RunNormal+0x48>)
    48ce:	7813      	ldrb	r3, [r2, #0]
    48d0:	3301      	adds	r3, #1
    48d2:	b2db      	uxtb	r3, r3
    48d4:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    48d6:	2b08      	cmp	r3, #8
    48d8:	d910      	bls.n	48fc <SysLED_RunNormal+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    48da:	2b09      	cmp	r3, #9
    48dc:	d908      	bls.n	48f0 <SysLED_RunNormal+0x24>
		{
			led_250ms_tick =0;
    48de:	2200      	movs	r2, #0
    48e0:	4b0c      	ldr	r3, [pc, #48]	; (4914 <SysLED_RunNormal+0x48>)
    48e2:	701a      	strb	r2, [r3, #0]
    48e4:	2280      	movs	r2, #128	; 0x80
    48e6:	0552      	lsls	r2, r2, #21
    48e8:	2382      	movs	r3, #130	; 0x82
    48ea:	05db      	lsls	r3, r3, #23
    48ec:	615a      	str	r2, [r3, #20]
    48ee:	e00a      	b.n	4906 <SysLED_RunNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    48f0:	2280      	movs	r2, #128	; 0x80
    48f2:	0552      	lsls	r2, r2, #21
    48f4:	2382      	movs	r3, #130	; 0x82
    48f6:	05db      	lsls	r3, r3, #23
    48f8:	619a      	str	r2, [r3, #24]
    48fa:	e004      	b.n	4906 <SysLED_RunNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    48fc:	2280      	movs	r2, #128	; 0x80
    48fe:	0552      	lsls	r2, r2, #21
    4900:	2382      	movs	r3, #130	; 0x82
    4902:	05db      	lsls	r3, r3, #23
    4904:	615a      	str	r2, [r3, #20]
    4906:	2280      	movs	r2, #128	; 0x80
    4908:	0512      	lsls	r2, r2, #20
    490a:	2382      	movs	r3, #130	; 0x82
    490c:	05db      	lsls	r3, r3, #23
    490e:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
    4910:	4770      	bx	lr
    4912:	46c0      	nop			; (mov r8, r8)
    4914:	20000230 	.word	0x20000230

00004918 <SysLED_Display>:
OUTPUT			: None
NOTICE			: LED显示逻辑判断
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_Display(void)
{
    4918:	b510      	push	{r4, lr}
	if(sys_states.val.sys_sw_nconnect_flag == 1)
    491a:	4b23      	ldr	r3, [pc, #140]	; (49a8 <SysLED_Display+0x90>)
    491c:	785b      	ldrb	r3, [r3, #1]
    491e:	065a      	lsls	r2, r3, #25
    4920:	d508      	bpl.n	4934 <SysLED_Display+0x1c>
    4922:	2382      	movs	r3, #130	; 0x82
    4924:	05db      	lsls	r3, r3, #23
    4926:	2280      	movs	r2, #128	; 0x80
    4928:	0512      	lsls	r2, r2, #20
    492a:	615a      	str	r2, [r3, #20]
    492c:	2280      	movs	r2, #128	; 0x80
    492e:	0552      	lsls	r2, r2, #21
    4930:	615a      	str	r2, [r3, #20]
    4932:	e037      	b.n	49a4 <SysLED_Display+0x8c>
		Bsp_LED0_Off();//red
		Bsp_LED1_Off();//green
	}
	else
	{
		if(sys_err_flags.VAL >0)
    4934:	4a1d      	ldr	r2, [pc, #116]	; (49ac <SysLED_Display+0x94>)
    4936:	8812      	ldrh	r2, [r2, #0]
    4938:	2a00      	cmp	r2, #0
    493a:	d008      	beq.n	494e <SysLED_Display+0x36>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    493c:	2382      	movs	r3, #130	; 0x82
    493e:	05db      	lsls	r3, r3, #23
    4940:	2280      	movs	r2, #128	; 0x80
    4942:	0512      	lsls	r2, r2, #20
    4944:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4946:	2280      	movs	r2, #128	; 0x80
    4948:	0552      	lsls	r2, r2, #21
    494a:	615a      	str	r2, [r3, #20]
    494c:	e02a      	b.n	49a4 <SysLED_Display+0x8c>
		Bsp_LED0_On();
		Bsp_LED1_Off();
		}
		else
		{
			if((afe_flags.val.afe_dfrv_autoprotect_flag == 1)||(sys_states.val.soft_dch_protect ==1))
    494e:	4a18      	ldr	r2, [pc, #96]	; (49b0 <SysLED_Display+0x98>)
    4950:	7852      	ldrb	r2, [r2, #1]
    4952:	0692      	lsls	r2, r2, #26
    4954:	d401      	bmi.n	495a <SysLED_Display+0x42>
    4956:	079b      	lsls	r3, r3, #30
    4958:	d502      	bpl.n	4960 <SysLED_Display+0x48>
			{
				SysLED_RunProtect();
    495a:	4b16      	ldr	r3, [pc, #88]	; (49b4 <SysLED_Display+0x9c>)
    495c:	4798      	blx	r3
    495e:	e021      	b.n	49a4 <SysLED_Display+0x8c>
			}
			else
			{
				if(g_sys_cap.val.re_cap_rate>95)//满电
    4960:	4b15      	ldr	r3, [pc, #84]	; (49b8 <SysLED_Display+0xa0>)
    4962:	7c9b      	ldrb	r3, [r3, #18]
    4964:	b2db      	uxtb	r3, r3
    4966:	2b5f      	cmp	r3, #95	; 0x5f
    4968:	d908      	bls.n	497c <SysLED_Display+0x64>
    496a:	2382      	movs	r3, #130	; 0x82
    496c:	05db      	lsls	r3, r3, #23
    496e:	2280      	movs	r2, #128	; 0x80
    4970:	0512      	lsls	r2, r2, #20
    4972:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4974:	2280      	movs	r2, #128	; 0x80
    4976:	0552      	lsls	r2, r2, #21
    4978:	619a      	str	r2, [r3, #24]
    497a:	e013      	b.n	49a4 <SysLED_Display+0x8c>
					Bsp_LED0_Off();
					Bsp_LED1_On();
				}
				else
				{
					if(sys_states.val.sys_chg_state == 1)
    497c:	4b0a      	ldr	r3, [pc, #40]	; (49a8 <SysLED_Display+0x90>)
    497e:	781b      	ldrb	r3, [r3, #0]
    4980:	075a      	lsls	r2, r3, #29
    4982:	d502      	bpl.n	498a <SysLED_Display+0x72>
					{
						SysLED_ChgNormal();
    4984:	4b0d      	ldr	r3, [pc, #52]	; (49bc <SysLED_Display+0xa4>)
    4986:	4798      	blx	r3
    4988:	e00c      	b.n	49a4 <SysLED_Display+0x8c>
					}
					else
					{
						if(sys_states.val.sys_dch_state == 1)
    498a:	071b      	lsls	r3, r3, #28
    498c:	d508      	bpl.n	49a0 <SysLED_Display+0x88>
    498e:	2382      	movs	r3, #130	; 0x82
    4990:	05db      	lsls	r3, r3, #23
    4992:	2280      	movs	r2, #128	; 0x80
    4994:	0512      	lsls	r2, r2, #20
    4996:	619a      	str	r2, [r3, #24]
    4998:	2280      	movs	r2, #128	; 0x80
    499a:	0552      	lsls	r2, r2, #21
    499c:	619a      	str	r2, [r3, #24]
    499e:	e001      	b.n	49a4 <SysLED_Display+0x8c>
							Bsp_LED0_On();//red
							Bsp_LED1_On();//green
						}
						else
						{
							SysLED_RunNormal();
    49a0:	4b07      	ldr	r3, [pc, #28]	; (49c0 <SysLED_Display+0xa8>)
    49a2:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    49a4:	bd10      	pop	{r4, pc}
    49a6:	46c0      	nop			; (mov r8, r8)
    49a8:	200003f0 	.word	0x200003f0
    49ac:	200003c0 	.word	0x200003c0
    49b0:	200003cc 	.word	0x200003cc
    49b4:	00004835 	.word	0x00004835
    49b8:	20000320 	.word	0x20000320
    49bc:	00004881 	.word	0x00004881
    49c0:	000048cd 	.word	0x000048cd

000049c4 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    49c4:	b570      	push	{r4, r5, r6, lr}
    49c6:	b082      	sub	sp, #8
    49c8:	0005      	movs	r5, r0
    49ca:	000e      	movs	r6, r1
	uint16_t temp = 0;
    49cc:	2200      	movs	r2, #0
    49ce:	466b      	mov	r3, sp
    49d0:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    49d2:	4c06      	ldr	r4, [pc, #24]	; (49ec <usart_serial_getchar+0x28>)
    49d4:	466b      	mov	r3, sp
    49d6:	1d99      	adds	r1, r3, #6
    49d8:	0028      	movs	r0, r5
    49da:	47a0      	blx	r4
    49dc:	2800      	cmp	r0, #0
    49de:	d1f9      	bne.n	49d4 <usart_serial_getchar+0x10>

	*c = temp;
    49e0:	466b      	mov	r3, sp
    49e2:	3306      	adds	r3, #6
    49e4:	881b      	ldrh	r3, [r3, #0]
    49e6:	7033      	strb	r3, [r6, #0]
}
    49e8:	b002      	add	sp, #8
    49ea:	bd70      	pop	{r4, r5, r6, pc}
    49ec:	00004559 	.word	0x00004559

000049f0 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    49f0:	b570      	push	{r4, r5, r6, lr}
    49f2:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    49f4:	b28c      	uxth	r4, r1
    49f6:	4e03      	ldr	r6, [pc, #12]	; (4a04 <usart_serial_putchar+0x14>)
    49f8:	0021      	movs	r1, r4
    49fa:	0028      	movs	r0, r5
    49fc:	47b0      	blx	r6
    49fe:	2800      	cmp	r0, #0
    4a00:	d1fa      	bne.n	49f8 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    4a02:	bd70      	pop	{r4, r5, r6, pc}
    4a04:	0000452d 	.word	0x0000452d

00004a08 <Configure_Usart>:
  * @param  None
  * @retval None
  */

void Configure_Usart(void)
{
    4a08:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a0a:	b093      	sub	sp, #76	; 0x4c
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    4a0c:	2380      	movs	r3, #128	; 0x80
    4a0e:	05db      	lsls	r3, r3, #23
    4a10:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    4a12:	2300      	movs	r3, #0
    4a14:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    4a16:	22ff      	movs	r2, #255	; 0xff
    4a18:	4669      	mov	r1, sp
    4a1a:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    4a1c:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    4a1e:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    4a20:	2401      	movs	r4, #1
    4a22:	222c      	movs	r2, #44	; 0x2c
    4a24:	548c      	strb	r4, [r1, r2]
	config->transmitter_enable = true;
    4a26:	3201      	adds	r2, #1
    4a28:	548c      	strb	r4, [r1, r2]
	config->clock_polarity_inverted = false;
    4a2a:	3201      	adds	r2, #1
    4a2c:	548b      	strb	r3, [r1, r2]
	config->use_external_clock = false;
    4a2e:	3201      	adds	r2, #1
    4a30:	548b      	strb	r3, [r1, r2]
	config->ext_clock_freq   = 0;
    4a32:	930c      	str	r3, [sp, #48]	; 0x30
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    4a34:	3205      	adds	r2, #5
    4a36:	548b      	strb	r3, [r1, r2]
	config->generator_source = GCLK_GENERATOR_0;
    4a38:	3201      	adds	r2, #1
    4a3a:	548b      	strb	r3, [r1, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    4a3c:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    4a3e:	2200      	movs	r2, #0
    4a40:	820b      	strh	r3, [r1, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    4a42:	76ca      	strb	r2, [r1, #27]
#endif

#ifdef FEATURE_USART_LIN_MASTER
	config->lin_node = LIN_INVALID_MODE;
    4a44:	9307      	str	r3, [sp, #28]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
    4a46:	840b      	strh	r3, [r1, #32]
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
    4a48:	844b      	strh	r3, [r1, #34]	; 0x22
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    4a4a:	760a      	strb	r2, [r1, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    4a4c:	2324      	movs	r3, #36	; 0x24
    4a4e:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    4a50:	764a      	strb	r2, [r1, #25]
	config->receive_pulse_length                    = 19;
    4a52:	2313      	movs	r3, #19
    4a54:	768b      	strb	r3, [r1, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    4a56:	3313      	adds	r3, #19
    4a58:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
    4a5a:	3b01      	subs	r3, #1
    4a5c:	54ca      	strb	r2, [r1, r3]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate    = USART1_BAUD;
    4a5e:	2396      	movs	r3, #150	; 0x96
    4a60:	01db      	lsls	r3, r3, #7
    4a62:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.mux_setting = USART1_SERCOM_MUX_SETTING;
    4a64:	2380      	movs	r3, #128	; 0x80
    4a66:	035b      	lsls	r3, r3, #13
    4a68:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = USART1_SERCOM_PINMUX_PAD0;
    4a6a:	4b19      	ldr	r3, [pc, #100]	; (4ad0 <Configure_Usart+0xc8>)
    4a6c:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad1 = USART1_SERCOM_PINMUX_PAD1;
    4a6e:	4b19      	ldr	r3, [pc, #100]	; (4ad4 <Configure_Usart+0xcc>)
    4a70:	930f      	str	r3, [sp, #60]	; 0x3c
	config_usart.pinmux_pad2 = USART1_SERCOM_PINMUX_PAD2;
    4a72:	2301      	movs	r3, #1
    4a74:	425b      	negs	r3, r3
    4a76:	9310      	str	r3, [sp, #64]	; 0x40
	config_usart.pinmux_pad3 = USART1_SERCOM_PINMUX_PAD3;
    4a78:	9311      	str	r3, [sp, #68]	; 0x44
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    4a7a:	4d17      	ldr	r5, [pc, #92]	; (4ad8 <Configure_Usart+0xd0>)
    4a7c:	4b17      	ldr	r3, [pc, #92]	; (4adc <Configure_Usart+0xd4>)
    4a7e:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    4a80:	4a17      	ldr	r2, [pc, #92]	; (4ae0 <Configure_Usart+0xd8>)
    4a82:	4b18      	ldr	r3, [pc, #96]	; (4ae4 <Configure_Usart+0xdc>)
    4a84:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    4a86:	4a18      	ldr	r2, [pc, #96]	; (4ae8 <Configure_Usart+0xe0>)
    4a88:	4b18      	ldr	r3, [pc, #96]	; (4aec <Configure_Usart+0xe4>)
    4a8a:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    4a8c:	466a      	mov	r2, sp
    4a8e:	4918      	ldr	r1, [pc, #96]	; (4af0 <Configure_Usart+0xe8>)
    4a90:	0028      	movs	r0, r5
    4a92:	4b18      	ldr	r3, [pc, #96]	; (4af4 <Configure_Usart+0xec>)
    4a94:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    4a96:	4f18      	ldr	r7, [pc, #96]	; (4af8 <Configure_Usart+0xf0>)
    4a98:	683b      	ldr	r3, [r7, #0]
    4a9a:	6898      	ldr	r0, [r3, #8]
    4a9c:	2100      	movs	r1, #0
    4a9e:	4e17      	ldr	r6, [pc, #92]	; (4afc <Configure_Usart+0xf4>)
    4aa0:	47b0      	blx	r6
	setbuf(stdin, NULL);
    4aa2:	683b      	ldr	r3, [r7, #0]
    4aa4:	6858      	ldr	r0, [r3, #4]
    4aa6:	2100      	movs	r1, #0
    4aa8:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4aaa:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    4aac:	0030      	movs	r0, r6
    4aae:	4b14      	ldr	r3, [pc, #80]	; (4b00 <Configure_Usart+0xf8>)
    4ab0:	4798      	blx	r3
    4ab2:	231f      	movs	r3, #31
    4ab4:	4018      	ands	r0, r3
    4ab6:	4084      	lsls	r4, r0
    4ab8:	4b12      	ldr	r3, [pc, #72]	; (4b04 <Configure_Usart+0xfc>)
    4aba:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4abc:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4abe:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4ac0:	2b00      	cmp	r3, #0
    4ac2:	d1fc      	bne.n	4abe <Configure_Usart+0xb6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    4ac4:	6832      	ldr	r2, [r6, #0]
    4ac6:	3302      	adds	r3, #2
    4ac8:	4313      	orrs	r3, r2
    4aca:	6033      	str	r3, [r6, #0]
	
	stdio_serial_init(&usart_instance, USART1_MODULE, &config_usart);
	
	usart_enable(&usart_instance);
}
    4acc:	b013      	add	sp, #76	; 0x4c
    4ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ad0:	00160002 	.word	0x00160002
    4ad4:	00170002 	.word	0x00170002
    4ad8:	20000234 	.word	0x20000234
    4adc:	2000022c 	.word	0x2000022c
    4ae0:	000049f1 	.word	0x000049f1
    4ae4:	20000228 	.word	0x20000228
    4ae8:	000049c5 	.word	0x000049c5
    4aec:	20000224 	.word	0x20000224
    4af0:	42001000 	.word	0x42001000
    4af4:	00004199 	.word	0x00004199
    4af8:	2000006c 	.word	0x2000006c
    4afc:	000055f9 	.word	0x000055f9
    4b00:	000039f9 	.word	0x000039f9
    4b04:	e000e100 	.word	0xe000e100

00004b08 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    4b08:	4770      	bx	lr
    4b0a:	46c0      	nop			; (mov r8, r8)

00004b0c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    4b0c:	4b0c      	ldr	r3, [pc, #48]	; (4b40 <cpu_irq_enter_critical+0x34>)
    4b0e:	681b      	ldr	r3, [r3, #0]
    4b10:	2b00      	cmp	r3, #0
    4b12:	d110      	bne.n	4b36 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4b14:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    4b18:	2b00      	cmp	r3, #0
    4b1a:	d109      	bne.n	4b30 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4b1c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    4b1e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    4b22:	2200      	movs	r2, #0
    4b24:	4b07      	ldr	r3, [pc, #28]	; (4b44 <cpu_irq_enter_critical+0x38>)
    4b26:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    4b28:	3201      	adds	r2, #1
    4b2a:	4b07      	ldr	r3, [pc, #28]	; (4b48 <cpu_irq_enter_critical+0x3c>)
    4b2c:	701a      	strb	r2, [r3, #0]
    4b2e:	e002      	b.n	4b36 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    4b30:	2200      	movs	r2, #0
    4b32:	4b05      	ldr	r3, [pc, #20]	; (4b48 <cpu_irq_enter_critical+0x3c>)
    4b34:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    4b36:	4a02      	ldr	r2, [pc, #8]	; (4b40 <cpu_irq_enter_critical+0x34>)
    4b38:	6813      	ldr	r3, [r2, #0]
    4b3a:	3301      	adds	r3, #1
    4b3c:	6013      	str	r3, [r2, #0]
}
    4b3e:	4770      	bx	lr
    4b40:	20000108 	.word	0x20000108
    4b44:	20000008 	.word	0x20000008
    4b48:	2000010c 	.word	0x2000010c

00004b4c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4b4c:	4b08      	ldr	r3, [pc, #32]	; (4b70 <cpu_irq_leave_critical+0x24>)
    4b4e:	681a      	ldr	r2, [r3, #0]
    4b50:	3a01      	subs	r2, #1
    4b52:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    4b54:	681b      	ldr	r3, [r3, #0]
    4b56:	2b00      	cmp	r3, #0
    4b58:	d109      	bne.n	4b6e <cpu_irq_leave_critical+0x22>
    4b5a:	4b06      	ldr	r3, [pc, #24]	; (4b74 <cpu_irq_leave_critical+0x28>)
    4b5c:	781b      	ldrb	r3, [r3, #0]
    4b5e:	2b00      	cmp	r3, #0
    4b60:	d005      	beq.n	4b6e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    4b62:	2201      	movs	r2, #1
    4b64:	4b04      	ldr	r3, [pc, #16]	; (4b78 <cpu_irq_leave_critical+0x2c>)
    4b66:	701a      	strb	r2, [r3, #0]
    4b68:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4b6c:	b662      	cpsie	i
	}
}
    4b6e:	4770      	bx	lr
    4b70:	20000108 	.word	0x20000108
    4b74:	2000010c 	.word	0x2000010c
    4b78:	20000008 	.word	0x20000008

00004b7c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4b7c:	b510      	push	{r4, lr}
	switch (clock_source) {
    4b7e:	2807      	cmp	r0, #7
    4b80:	d803      	bhi.n	4b8a <system_clock_source_get_hz+0xe>
    4b82:	0080      	lsls	r0, r0, #2
    4b84:	4b0f      	ldr	r3, [pc, #60]	; (4bc4 <system_clock_source_get_hz+0x48>)
    4b86:	581b      	ldr	r3, [r3, r0]
    4b88:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    4b8a:	2000      	movs	r0, #0
    4b8c:	e018      	b.n	4bc0 <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    4b8e:	4b0e      	ldr	r3, [pc, #56]	; (4bc8 <system_clock_source_get_hz+0x4c>)
    4b90:	6858      	ldr	r0, [r3, #4]
    4b92:	e015      	b.n	4bc0 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    4b94:	4b0d      	ldr	r3, [pc, #52]	; (4bcc <system_clock_source_get_hz+0x50>)
    4b96:	7d59      	ldrb	r1, [r3, #21]
    4b98:	0709      	lsls	r1, r1, #28
    4b9a:	0f09      	lsrs	r1, r1, #28
    4b9c:	3101      	adds	r1, #1
    4b9e:	480c      	ldr	r0, [pc, #48]	; (4bd0 <system_clock_source_get_hz+0x54>)
    4ba0:	4b0c      	ldr	r3, [pc, #48]	; (4bd4 <system_clock_source_get_hz+0x58>)
    4ba2:	4798      	blx	r3
    4ba4:	e00c      	b.n	4bc0 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    4ba6:	4b08      	ldr	r3, [pc, #32]	; (4bc8 <system_clock_source_get_hz+0x4c>)
    4ba8:	6898      	ldr	r0, [r3, #8]
    4baa:	e009      	b.n	4bc0 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    4bac:	4b07      	ldr	r3, [pc, #28]	; (4bcc <system_clock_source_get_hz+0x50>)
    4bae:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    4bb0:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    4bb2:	079b      	lsls	r3, r3, #30
    4bb4:	d504      	bpl.n	4bc0 <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    4bb6:	4b04      	ldr	r3, [pc, #16]	; (4bc8 <system_clock_source_get_hz+0x4c>)
    4bb8:	6818      	ldr	r0, [r3, #0]
    4bba:	e001      	b.n	4bc0 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    4bbc:	2080      	movs	r0, #128	; 0x80
    4bbe:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    4bc0:	bd10      	pop	{r4, pc}
    4bc2:	46c0      	nop			; (mov r8, r8)
    4bc4:	00006c04 	.word	0x00006c04
    4bc8:	20000110 	.word	0x20000110
    4bcc:	40001000 	.word	0x40001000
    4bd0:	02dc6c00 	.word	0x02dc6c00
    4bd4:	00005139 	.word	0x00005139

00004bd8 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    4bd8:	b500      	push	{lr}
    4bda:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    4bdc:	2203      	movs	r2, #3
    4bde:	4b13      	ldr	r3, [pc, #76]	; (4c2c <system_clock_init+0x54>)
    4be0:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    4be2:	4a13      	ldr	r2, [pc, #76]	; (4c30 <system_clock_init+0x58>)
    4be4:	6853      	ldr	r3, [r2, #4]
    4be6:	211e      	movs	r1, #30
    4be8:	438b      	bics	r3, r1
    4bea:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    4bec:	4b11      	ldr	r3, [pc, #68]	; (4c34 <system_clock_init+0x5c>)
    4bee:	7d19      	ldrb	r1, [r3, #20]
    4bf0:	2280      	movs	r2, #128	; 0x80
    4bf2:	430a      	orrs	r2, r1
    4bf4:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    4bf6:	2202      	movs	r2, #2
    4bf8:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    4bfa:	001a      	movs	r2, r3
    4bfc:	6993      	ldr	r3, [r2, #24]
    4bfe:	2b00      	cmp	r3, #0
    4c00:	d1fc      	bne.n	4bfc <system_clock_init+0x24>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4c02:	4b0d      	ldr	r3, [pc, #52]	; (4c38 <system_clock_init+0x60>)
    4c04:	4798      	blx	r3
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    4c06:	2301      	movs	r3, #1
    4c08:	4a0c      	ldr	r2, [pc, #48]	; (4c3c <system_clock_init+0x64>)
    4c0a:	7113      	strb	r3, [r2, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    4c0c:	a901      	add	r1, sp, #4
    4c0e:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    4c10:	2300      	movs	r3, #0
    4c12:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    4c14:	2206      	movs	r2, #6
    4c16:	700a      	strb	r2, [r1, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    4c18:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    4c1a:	724b      	strb	r3, [r1, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4c1c:	2000      	movs	r0, #0
    4c1e:	4b08      	ldr	r3, [pc, #32]	; (4c40 <system_clock_init+0x68>)
    4c20:	4798      	blx	r3
    4c22:	2000      	movs	r0, #0
    4c24:	4b07      	ldr	r3, [pc, #28]	; (4c44 <system_clock_init+0x6c>)
    4c26:	4798      	blx	r3
#endif

}
    4c28:	b005      	add	sp, #20
    4c2a:	bd00      	pop	{pc}
    4c2c:	40001800 	.word	0x40001800
    4c30:	41004000 	.word	0x41004000
    4c34:	40001000 	.word	0x40001000
    4c38:	00004c49 	.word	0x00004c49
    4c3c:	40000800 	.word	0x40000800
    4c40:	00004c6d 	.word	0x00004c6d
    4c44:	00004d19 	.word	0x00004d19

00004c48 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    4c48:	4a06      	ldr	r2, [pc, #24]	; (4c64 <system_gclk_init+0x1c>)
    4c4a:	6951      	ldr	r1, [r2, #20]
    4c4c:	2380      	movs	r3, #128	; 0x80
    4c4e:	430b      	orrs	r3, r1
    4c50:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    4c52:	2201      	movs	r2, #1
    4c54:	4b04      	ldr	r3, [pc, #16]	; (4c68 <system_gclk_init+0x20>)
    4c56:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    4c58:	0019      	movs	r1, r3
    4c5a:	780b      	ldrb	r3, [r1, #0]
    4c5c:	4213      	tst	r3, r2
    4c5e:	d1fc      	bne.n	4c5a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4c60:	4770      	bx	lr
    4c62:	46c0      	nop			; (mov r8, r8)
    4c64:	40000800 	.word	0x40000800
    4c68:	40001c00 	.word	0x40001c00

00004c6c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4c6c:	b570      	push	{r4, r5, r6, lr}
    4c6e:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    4c70:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4c72:	784b      	ldrb	r3, [r1, #1]
    4c74:	2b00      	cmp	r3, #0
    4c76:	d002      	beq.n	4c7e <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4c78:	2380      	movs	r3, #128	; 0x80
    4c7a:	00db      	lsls	r3, r3, #3
    4c7c:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4c7e:	7a4b      	ldrb	r3, [r1, #9]
    4c80:	2b00      	cmp	r3, #0
    4c82:	d002      	beq.n	4c8a <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4c84:	2380      	movs	r3, #128	; 0x80
    4c86:	011b      	lsls	r3, r3, #4
    4c88:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    4c8a:	684a      	ldr	r2, [r1, #4]
    4c8c:	2a01      	cmp	r2, #1
    4c8e:	d917      	bls.n	4cc0 <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    4c90:	1e53      	subs	r3, r2, #1
    4c92:	421a      	tst	r2, r3
    4c94:	d10f      	bne.n	4cb6 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4c96:	2a02      	cmp	r2, #2
    4c98:	d906      	bls.n	4ca8 <system_gclk_gen_set_config+0x3c>
    4c9a:	2302      	movs	r3, #2
    4c9c:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    4c9e:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    4ca0:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4ca2:	429a      	cmp	r2, r3
    4ca4:	d8fb      	bhi.n	4c9e <system_gclk_gen_set_config+0x32>
    4ca6:	e000      	b.n	4caa <system_gclk_gen_set_config+0x3e>
    4ca8:	2000      	movs	r0, #0
    4caa:	2380      	movs	r3, #128	; 0x80
    4cac:	015b      	lsls	r3, r3, #5
    4cae:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    4cb0:	0400      	lsls	r0, r0, #16
    4cb2:	4304      	orrs	r4, r0
    4cb4:	e004      	b.n	4cc0 <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    4cb6:	0412      	lsls	r2, r2, #16
    4cb8:	2380      	movs	r3, #128	; 0x80
    4cba:	009b      	lsls	r3, r3, #2
    4cbc:	431a      	orrs	r2, r3
    4cbe:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    4cc0:	7a0b      	ldrb	r3, [r1, #8]
    4cc2:	2b00      	cmp	r3, #0
    4cc4:	d002      	beq.n	4ccc <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    4cc6:	2380      	movs	r3, #128	; 0x80
    4cc8:	019b      	lsls	r3, r3, #6
    4cca:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4ccc:	2604      	movs	r6, #4
    4cce:	40ae      	lsls	r6, r5
    4cd0:	490d      	ldr	r1, [pc, #52]	; (4d08 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    4cd2:	4a0e      	ldr	r2, [pc, #56]	; (4d0c <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4cd4:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    4cd6:	4013      	ands	r3, r2
    4cd8:	421e      	tst	r6, r3
    4cda:	d1fb      	bne.n	4cd4 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4cdc:	4b0c      	ldr	r3, [pc, #48]	; (4d10 <system_gclk_gen_set_config+0xa4>)
    4cde:	4798      	blx	r3
    4ce0:	00ad      	lsls	r5, r5, #2
    4ce2:	4b09      	ldr	r3, [pc, #36]	; (4d08 <system_gclk_gen_set_config+0x9c>)
    4ce4:	469c      	mov	ip, r3
    4ce6:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    4ce8:	6a28      	ldr	r0, [r5, #32]
    4cea:	2380      	movs	r3, #128	; 0x80
    4cec:	005b      	lsls	r3, r3, #1
    4cee:	4018      	ands	r0, r3
    4cf0:	4320      	orrs	r0, r4
    4cf2:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4cf4:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    4cf6:	4a05      	ldr	r2, [pc, #20]	; (4d0c <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4cf8:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    4cfa:	4013      	ands	r3, r2
    4cfc:	421e      	tst	r6, r3
    4cfe:	d1fb      	bne.n	4cf8 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4d00:	4b04      	ldr	r3, [pc, #16]	; (4d14 <system_gclk_gen_set_config+0xa8>)
    4d02:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    4d04:	bd70      	pop	{r4, r5, r6, pc}
    4d06:	46c0      	nop			; (mov r8, r8)
    4d08:	40001c00 	.word	0x40001c00
    4d0c:	000007fc 	.word	0x000007fc
    4d10:	00004b0d 	.word	0x00004b0d
    4d14:	00004b4d 	.word	0x00004b4d

00004d18 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4d18:	b510      	push	{r4, lr}
    4d1a:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4d1c:	2204      	movs	r2, #4
    4d1e:	4082      	lsls	r2, r0
    4d20:	4809      	ldr	r0, [pc, #36]	; (4d48 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    4d22:	490a      	ldr	r1, [pc, #40]	; (4d4c <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4d24:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    4d26:	400b      	ands	r3, r1
    4d28:	421a      	tst	r2, r3
    4d2a:	d1fb      	bne.n	4d24 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4d2c:	4b08      	ldr	r3, [pc, #32]	; (4d50 <system_gclk_gen_enable+0x38>)
    4d2e:	4798      	blx	r3
    4d30:	00a4      	lsls	r4, r4, #2
    4d32:	4b05      	ldr	r3, [pc, #20]	; (4d48 <system_gclk_gen_enable+0x30>)
    4d34:	469c      	mov	ip, r3
    4d36:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    4d38:	6a23      	ldr	r3, [r4, #32]
    4d3a:	2280      	movs	r2, #128	; 0x80
    4d3c:	0052      	lsls	r2, r2, #1
    4d3e:	4313      	orrs	r3, r2
    4d40:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4d42:	4b04      	ldr	r3, [pc, #16]	; (4d54 <system_gclk_gen_enable+0x3c>)
    4d44:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4d46:	bd10      	pop	{r4, pc}
    4d48:	40001c00 	.word	0x40001c00
    4d4c:	000007fc 	.word	0x000007fc
    4d50:	00004b0d 	.word	0x00004b0d
    4d54:	00004b4d 	.word	0x00004b4d

00004d58 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    4d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d5a:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4d5c:	2204      	movs	r2, #4
    4d5e:	4082      	lsls	r2, r0
    4d60:	4812      	ldr	r0, [pc, #72]	; (4dac <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    4d62:	4913      	ldr	r1, [pc, #76]	; (4db0 <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4d64:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    4d66:	400b      	ands	r3, r1
    4d68:	421a      	tst	r2, r3
    4d6a:	d1fb      	bne.n	4d64 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4d6c:	4b11      	ldr	r3, [pc, #68]	; (4db4 <system_gclk_gen_get_hz+0x5c>)
    4d6e:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    4d70:	4f0e      	ldr	r7, [pc, #56]	; (4dac <system_gclk_gen_get_hz+0x54>)
    4d72:	3408      	adds	r4, #8
    4d74:	00a4      	lsls	r4, r4, #2
    4d76:	59e0      	ldr	r0, [r4, r7]
    4d78:	0740      	lsls	r0, r0, #29
    4d7a:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4d7c:	4b0e      	ldr	r3, [pc, #56]	; (4db8 <system_gclk_gen_get_hz+0x60>)
    4d7e:	4798      	blx	r3
    4d80:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    4d82:	59e5      	ldr	r5, [r4, r7]
    4d84:	04ed      	lsls	r5, r5, #19
    4d86:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    4d88:	59e4      	ldr	r4, [r4, r7]
    4d8a:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4d8c:	4b0b      	ldr	r3, [pc, #44]	; (4dbc <system_gclk_gen_get_hz+0x64>)
    4d8e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    4d90:	2d00      	cmp	r5, #0
    4d92:	d107      	bne.n	4da4 <system_gclk_gen_get_hz+0x4c>
    4d94:	2c01      	cmp	r4, #1
    4d96:	d907      	bls.n	4da8 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    4d98:	0021      	movs	r1, r4
    4d9a:	0030      	movs	r0, r6
    4d9c:	4b08      	ldr	r3, [pc, #32]	; (4dc0 <system_gclk_gen_get_hz+0x68>)
    4d9e:	4798      	blx	r3
    4da0:	0006      	movs	r6, r0
    4da2:	e001      	b.n	4da8 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4da4:	3401      	adds	r4, #1
    4da6:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    4da8:	0030      	movs	r0, r6
    4daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4dac:	40001c00 	.word	0x40001c00
    4db0:	000007fc 	.word	0x000007fc
    4db4:	00004b0d 	.word	0x00004b0d
    4db8:	00004b7d 	.word	0x00004b7d
    4dbc:	00004b4d 	.word	0x00004b4d
    4dc0:	00005139 	.word	0x00005139

00004dc4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4dc4:	b510      	push	{r4, lr}
    4dc6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4dc8:	4b09      	ldr	r3, [pc, #36]	; (4df0 <system_gclk_chan_enable+0x2c>)
    4dca:	4798      	blx	r3
    4dcc:	00a0      	lsls	r0, r4, #2
    4dce:	4b09      	ldr	r3, [pc, #36]	; (4df4 <system_gclk_chan_enable+0x30>)
    4dd0:	469c      	mov	ip, r3
    4dd2:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    4dd4:	2280      	movs	r2, #128	; 0x80
    4dd6:	5881      	ldr	r1, [r0, r2]
    4dd8:	2340      	movs	r3, #64	; 0x40
    4dda:	430b      	orrs	r3, r1
    4ddc:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    4dde:	2180      	movs	r1, #128	; 0x80
    4de0:	3a40      	subs	r2, #64	; 0x40
    4de2:	5843      	ldr	r3, [r0, r1]
    4de4:	421a      	tst	r2, r3
    4de6:	d0fc      	beq.n	4de2 <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4de8:	4b03      	ldr	r3, [pc, #12]	; (4df8 <system_gclk_chan_enable+0x34>)
    4dea:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    4dec:	bd10      	pop	{r4, pc}
    4dee:	46c0      	nop			; (mov r8, r8)
    4df0:	00004b0d 	.word	0x00004b0d
    4df4:	40001c00 	.word	0x40001c00
    4df8:	00004b4d 	.word	0x00004b4d

00004dfc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4dfc:	b510      	push	{r4, lr}
    4dfe:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4e00:	4b09      	ldr	r3, [pc, #36]	; (4e28 <system_gclk_chan_disable+0x2c>)
    4e02:	4798      	blx	r3
    4e04:	00a0      	lsls	r0, r4, #2
    4e06:	4b09      	ldr	r3, [pc, #36]	; (4e2c <system_gclk_chan_disable+0x30>)
    4e08:	469c      	mov	ip, r3
    4e0a:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    4e0c:	2280      	movs	r2, #128	; 0x80
    4e0e:	5883      	ldr	r3, [r0, r2]
    4e10:	2140      	movs	r1, #64	; 0x40
    4e12:	438b      	bics	r3, r1
    4e14:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    4e16:	3140      	adds	r1, #64	; 0x40
    4e18:	3a40      	subs	r2, #64	; 0x40
    4e1a:	5843      	ldr	r3, [r0, r1]
    4e1c:	421a      	tst	r2, r3
    4e1e:	d1fc      	bne.n	4e1a <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4e20:	4b03      	ldr	r3, [pc, #12]	; (4e30 <system_gclk_chan_disable+0x34>)
    4e22:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    4e24:	bd10      	pop	{r4, pc}
    4e26:	46c0      	nop			; (mov r8, r8)
    4e28:	00004b0d 	.word	0x00004b0d
    4e2c:	40001c00 	.word	0x40001c00
    4e30:	00004b4d 	.word	0x00004b4d

00004e34 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    4e34:	b570      	push	{r4, r5, r6, lr}
    4e36:	0004      	movs	r4, r0
    4e38:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    4e3a:	4b05      	ldr	r3, [pc, #20]	; (4e50 <system_gclk_chan_set_config+0x1c>)
    4e3c:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    4e3e:	782b      	ldrb	r3, [r5, #0]
    4e40:	220f      	movs	r2, #15
    4e42:	4013      	ands	r3, r2
    4e44:	3420      	adds	r4, #32
    4e46:	00a4      	lsls	r4, r4, #2
    4e48:	4a02      	ldr	r2, [pc, #8]	; (4e54 <system_gclk_chan_set_config+0x20>)
    4e4a:	50a3      	str	r3, [r4, r2]


}
    4e4c:	bd70      	pop	{r4, r5, r6, pc}
    4e4e:	46c0      	nop			; (mov r8, r8)
    4e50:	00004dfd 	.word	0x00004dfd
    4e54:	40001c00 	.word	0x40001c00

00004e58 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4e58:	b510      	push	{r4, lr}
    4e5a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4e5c:	4b06      	ldr	r3, [pc, #24]	; (4e78 <system_gclk_chan_get_hz+0x20>)
    4e5e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    4e60:	3420      	adds	r4, #32
    4e62:	00a4      	lsls	r4, r4, #2
    4e64:	4b05      	ldr	r3, [pc, #20]	; (4e7c <system_gclk_chan_get_hz+0x24>)
    4e66:	58e4      	ldr	r4, [r4, r3]
    4e68:	0724      	lsls	r4, r4, #28
    4e6a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4e6c:	4b04      	ldr	r3, [pc, #16]	; (4e80 <system_gclk_chan_get_hz+0x28>)
    4e6e:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4e70:	0020      	movs	r0, r4
    4e72:	4b04      	ldr	r3, [pc, #16]	; (4e84 <system_gclk_chan_get_hz+0x2c>)
    4e74:	4798      	blx	r3
}
    4e76:	bd10      	pop	{r4, pc}
    4e78:	00004b0d 	.word	0x00004b0d
    4e7c:	40001c00 	.word	0x40001c00
    4e80:	00004b4d 	.word	0x00004b4d
    4e84:	00004d59 	.word	0x00004d59

00004e88 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4e88:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4e8a:	78d3      	ldrb	r3, [r2, #3]
    4e8c:	2b00      	cmp	r3, #0
    4e8e:	d11e      	bne.n	4ece <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4e90:	7813      	ldrb	r3, [r2, #0]
    4e92:	2b80      	cmp	r3, #128	; 0x80
    4e94:	d004      	beq.n	4ea0 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4e96:	061b      	lsls	r3, r3, #24
    4e98:	2480      	movs	r4, #128	; 0x80
    4e9a:	0264      	lsls	r4, r4, #9
    4e9c:	4323      	orrs	r3, r4
    4e9e:	e000      	b.n	4ea2 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    4ea0:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4ea2:	7854      	ldrb	r4, [r2, #1]
    4ea4:	2502      	movs	r5, #2
    4ea6:	43ac      	bics	r4, r5
    4ea8:	d10a      	bne.n	4ec0 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4eaa:	7894      	ldrb	r4, [r2, #2]
    4eac:	2c00      	cmp	r4, #0
    4eae:	d103      	bne.n	4eb8 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    4eb0:	2480      	movs	r4, #128	; 0x80
    4eb2:	02a4      	lsls	r4, r4, #10
    4eb4:	4323      	orrs	r3, r4
    4eb6:	e002      	b.n	4ebe <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4eb8:	24c0      	movs	r4, #192	; 0xc0
    4eba:	02e4      	lsls	r4, r4, #11
    4ebc:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4ebe:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4ec0:	7854      	ldrb	r4, [r2, #1]
    4ec2:	3c01      	subs	r4, #1
    4ec4:	2c01      	cmp	r4, #1
    4ec6:	d812      	bhi.n	4eee <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    4ec8:	4c18      	ldr	r4, [pc, #96]	; (4f2c <_system_pinmux_config+0xa4>)
    4eca:	4023      	ands	r3, r4
    4ecc:	e00f      	b.n	4eee <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    4ece:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4ed0:	040b      	lsls	r3, r1, #16
    4ed2:	0c1b      	lsrs	r3, r3, #16
    4ed4:	24a0      	movs	r4, #160	; 0xa0
    4ed6:	05e4      	lsls	r4, r4, #23
    4ed8:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4eda:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4edc:	0c0b      	lsrs	r3, r1, #16
    4ede:	24d0      	movs	r4, #208	; 0xd0
    4ee0:	0624      	lsls	r4, r4, #24
    4ee2:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4ee4:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4ee6:	78d3      	ldrb	r3, [r2, #3]
    4ee8:	2b00      	cmp	r3, #0
    4eea:	d018      	beq.n	4f1e <_system_pinmux_config+0x96>
    4eec:	e01c      	b.n	4f28 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4eee:	040c      	lsls	r4, r1, #16
    4ef0:	0c24      	lsrs	r4, r4, #16
    4ef2:	25a0      	movs	r5, #160	; 0xa0
    4ef4:	05ed      	lsls	r5, r5, #23
    4ef6:	432c      	orrs	r4, r5
    4ef8:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4efa:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4efc:	0c0c      	lsrs	r4, r1, #16
    4efe:	25d0      	movs	r5, #208	; 0xd0
    4f00:	062d      	lsls	r5, r5, #24
    4f02:	432c      	orrs	r4, r5
    4f04:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4f06:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4f08:	78d4      	ldrb	r4, [r2, #3]
    4f0a:	2c00      	cmp	r4, #0
    4f0c:	d10c      	bne.n	4f28 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4f0e:	035b      	lsls	r3, r3, #13
    4f10:	d505      	bpl.n	4f1e <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4f12:	7893      	ldrb	r3, [r2, #2]
    4f14:	2b01      	cmp	r3, #1
    4f16:	d101      	bne.n	4f1c <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    4f18:	6181      	str	r1, [r0, #24]
    4f1a:	e000      	b.n	4f1e <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    4f1c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4f1e:	7853      	ldrb	r3, [r2, #1]
    4f20:	3b01      	subs	r3, #1
    4f22:	2b01      	cmp	r3, #1
    4f24:	d800      	bhi.n	4f28 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    4f26:	6081      	str	r1, [r0, #8]
		}
	}
}
    4f28:	bd30      	pop	{r4, r5, pc}
    4f2a:	46c0      	nop			; (mov r8, r8)
    4f2c:	fffbffff 	.word	0xfffbffff

00004f30 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    4f30:	b510      	push	{r4, lr}
    4f32:	0003      	movs	r3, r0
    4f34:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4f36:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4f38:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4f3a:	2900      	cmp	r1, #0
    4f3c:	d105      	bne.n	4f4a <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    4f3e:	0958      	lsrs	r0, r3, #5
    4f40:	01c0      	lsls	r0, r0, #7
    4f42:	2182      	movs	r1, #130	; 0x82
    4f44:	05c9      	lsls	r1, r1, #23
    4f46:	468c      	mov	ip, r1
    4f48:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    4f4a:	211f      	movs	r1, #31
    4f4c:	400b      	ands	r3, r1
    4f4e:	391e      	subs	r1, #30
    4f50:	4099      	lsls	r1, r3
    4f52:	4b01      	ldr	r3, [pc, #4]	; (4f58 <system_pinmux_pin_set_config+0x28>)
    4f54:	4798      	blx	r3
}
    4f56:	bd10      	pop	{r4, pc}
    4f58:	00004e89 	.word	0x00004e89

00004f5c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4f5c:	4770      	bx	lr
    4f5e:	46c0      	nop			; (mov r8, r8)

00004f60 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4f60:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4f62:	4b05      	ldr	r3, [pc, #20]	; (4f78 <system_init+0x18>)
    4f64:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4f66:	4b05      	ldr	r3, [pc, #20]	; (4f7c <system_init+0x1c>)
    4f68:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4f6a:	4b05      	ldr	r3, [pc, #20]	; (4f80 <system_init+0x20>)
    4f6c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4f6e:	4b05      	ldr	r3, [pc, #20]	; (4f84 <system_init+0x24>)
    4f70:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    4f72:	4b05      	ldr	r3, [pc, #20]	; (4f88 <system_init+0x28>)
    4f74:	4798      	blx	r3
}
    4f76:	bd10      	pop	{r4, pc}
    4f78:	00004bd9 	.word	0x00004bd9
    4f7c:	00004b09 	.word	0x00004b09
    4f80:	00004f5d 	.word	0x00004f5d
    4f84:	0000315d 	.word	0x0000315d
    4f88:	00004f5d 	.word	0x00004f5d

00004f8c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    4f8c:	e7fe      	b.n	4f8c <Dummy_Handler>
    4f8e:	46c0      	nop			; (mov r8, r8)

00004f90 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    4f90:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    4f92:	4b1b      	ldr	r3, [pc, #108]	; (5000 <Reset_Handler+0x70>)
    4f94:	4a1b      	ldr	r2, [pc, #108]	; (5004 <Reset_Handler+0x74>)
    4f96:	429a      	cmp	r2, r3
    4f98:	d003      	beq.n	4fa2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    4f9a:	4b1b      	ldr	r3, [pc, #108]	; (5008 <Reset_Handler+0x78>)
    4f9c:	4a18      	ldr	r2, [pc, #96]	; (5000 <Reset_Handler+0x70>)
    4f9e:	429a      	cmp	r2, r3
    4fa0:	d304      	bcc.n	4fac <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4fa2:	4b1a      	ldr	r3, [pc, #104]	; (500c <Reset_Handler+0x7c>)
    4fa4:	4a1a      	ldr	r2, [pc, #104]	; (5010 <Reset_Handler+0x80>)
    4fa6:	429a      	cmp	r2, r3
    4fa8:	d310      	bcc.n	4fcc <Reset_Handler+0x3c>
    4faa:	e01e      	b.n	4fea <Reset_Handler+0x5a>
    4fac:	4a19      	ldr	r2, [pc, #100]	; (5014 <Reset_Handler+0x84>)
    4fae:	4b16      	ldr	r3, [pc, #88]	; (5008 <Reset_Handler+0x78>)
    4fb0:	3303      	adds	r3, #3
    4fb2:	1a9b      	subs	r3, r3, r2
    4fb4:	089b      	lsrs	r3, r3, #2
    4fb6:	3301      	adds	r3, #1
    4fb8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4fba:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    4fbc:	4810      	ldr	r0, [pc, #64]	; (5000 <Reset_Handler+0x70>)
    4fbe:	4911      	ldr	r1, [pc, #68]	; (5004 <Reset_Handler+0x74>)
    4fc0:	588c      	ldr	r4, [r1, r2]
    4fc2:	5084      	str	r4, [r0, r2]
    4fc4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4fc6:	429a      	cmp	r2, r3
    4fc8:	d1fa      	bne.n	4fc0 <Reset_Handler+0x30>
    4fca:	e7ea      	b.n	4fa2 <Reset_Handler+0x12>
    4fcc:	4a12      	ldr	r2, [pc, #72]	; (5018 <Reset_Handler+0x88>)
    4fce:	4b0f      	ldr	r3, [pc, #60]	; (500c <Reset_Handler+0x7c>)
    4fd0:	3303      	adds	r3, #3
    4fd2:	1a9b      	subs	r3, r3, r2
    4fd4:	089b      	lsrs	r3, r3, #2
    4fd6:	3301      	adds	r3, #1
    4fd8:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4fda:	2200      	movs	r2, #0
                *pDest++ = 0;
    4fdc:	480c      	ldr	r0, [pc, #48]	; (5010 <Reset_Handler+0x80>)
    4fde:	2100      	movs	r1, #0
    4fe0:	1814      	adds	r4, r2, r0
    4fe2:	6021      	str	r1, [r4, #0]
    4fe4:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4fe6:	429a      	cmp	r2, r3
    4fe8:	d1fa      	bne.n	4fe0 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    4fea:	4a0c      	ldr	r2, [pc, #48]	; (501c <Reset_Handler+0x8c>)
    4fec:	21ff      	movs	r1, #255	; 0xff
    4fee:	4b0c      	ldr	r3, [pc, #48]	; (5020 <Reset_Handler+0x90>)
    4ff0:	438b      	bics	r3, r1
    4ff2:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    4ff4:	4b0b      	ldr	r3, [pc, #44]	; (5024 <Reset_Handler+0x94>)
    4ff6:	4798      	blx	r3

        /* Branch to main function */
        main();
    4ff8:	4b0b      	ldr	r3, [pc, #44]	; (5028 <Reset_Handler+0x98>)
    4ffa:	4798      	blx	r3
    4ffc:	e7fe      	b.n	4ffc <Reset_Handler+0x6c>
    4ffe:	46c0      	nop			; (mov r8, r8)
    5000:	20000000 	.word	0x20000000
    5004:	00006ce0 	.word	0x00006ce0
    5008:	20000070 	.word	0x20000070
    500c:	20000418 	.word	0x20000418
    5010:	20000070 	.word	0x20000070
    5014:	20000004 	.word	0x20000004
    5018:	20000074 	.word	0x20000074
    501c:	e000ed00 	.word	0xe000ed00
    5020:	00000000 	.word	0x00000000
    5024:	0000547d 	.word	0x0000547d
    5028:	0000506d 	.word	0x0000506d

0000502c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    502c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    502e:	4a06      	ldr	r2, [pc, #24]	; (5048 <_sbrk+0x1c>)
    5030:	6812      	ldr	r2, [r2, #0]
    5032:	2a00      	cmp	r2, #0
    5034:	d102      	bne.n	503c <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    5036:	4905      	ldr	r1, [pc, #20]	; (504c <_sbrk+0x20>)
    5038:	4a03      	ldr	r2, [pc, #12]	; (5048 <_sbrk+0x1c>)
    503a:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    503c:	4a02      	ldr	r2, [pc, #8]	; (5048 <_sbrk+0x1c>)
    503e:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    5040:	18c3      	adds	r3, r0, r3
    5042:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    5044:	4770      	bx	lr
    5046:	46c0      	nop			; (mov r8, r8)
    5048:	2000011c 	.word	0x2000011c
    504c:	20002418 	.word	0x20002418

00005050 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    5050:	2001      	movs	r0, #1
    5052:	4240      	negs	r0, r0
    5054:	4770      	bx	lr
    5056:	46c0      	nop			; (mov r8, r8)

00005058 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    5058:	2380      	movs	r3, #128	; 0x80
    505a:	019b      	lsls	r3, r3, #6
    505c:	604b      	str	r3, [r1, #4]

	return 0;
}
    505e:	2000      	movs	r0, #0
    5060:	4770      	bx	lr
    5062:	46c0      	nop			; (mov r8, r8)

00005064 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    5064:	2001      	movs	r0, #1
    5066:	4770      	bx	lr

00005068 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    5068:	2000      	movs	r0, #0
    506a:	4770      	bx	lr

0000506c <main>:
#include "Source/adc.h"
#include "Source/gpio.h"


int main (void)
{
    506c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	system_init();
    506e:	4b20      	ldr	r3, [pc, #128]	; (50f0 <main+0x84>)
    5070:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    5072:	4b20      	ldr	r3, [pc, #128]	; (50f4 <main+0x88>)
    5074:	4798      	blx	r3
	
	/* Initialize the USART */
	#ifdef OS_DEBUG
	/*  Init Usart */
	Configure_Usart();
    5076:	4b20      	ldr	r3, [pc, #128]	; (50f8 <main+0x8c>)
    5078:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    507a:	4b20      	ldr	r3, [pc, #128]	; (50fc <main+0x90>)
    507c:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    507e:	4b20      	ldr	r3, [pc, #128]	; (5100 <main+0x94>)
    5080:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    5082:	4b20      	ldr	r3, [pc, #128]	; (5104 <main+0x98>)
    5084:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    5086:	4b20      	ldr	r3, [pc, #128]	; (5108 <main+0x9c>)
    5088:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    508a:	4b20      	ldr	r3, [pc, #128]	; (510c <main+0xa0>)
    508c:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    508e:	4b20      	ldr	r3, [pc, #128]	; (5110 <main+0xa4>)
    5090:	4798      	blx	r3
    5092:	2482      	movs	r4, #130	; 0x82
    5094:	05e4      	lsls	r4, r4, #23
    5096:	0026      	movs	r6, r4
    5098:	3680      	adds	r6, #128	; 0x80
    509a:	2780      	movs	r7, #128	; 0x80
    509c:	02bf      	lsls	r7, r7, #10
    509e:	61b7      	str	r7, [r6, #24]
	
	VPC_High();
	delay_ms(50);
    50a0:	2032      	movs	r0, #50	; 0x32
    50a2:	4d1c      	ldr	r5, [pc, #112]	; (5114 <main+0xa8>)
    50a4:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    50a6:	6177      	str	r7, [r6, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    50a8:	2201      	movs	r2, #1
    50aa:	4b1b      	ldr	r3, [pc, #108]	; (5118 <main+0xac>)
    50ac:	701a      	strb	r2, [r3, #0]
    50ae:	f3bf 8f5f 	dmb	sy
    50b2:	b662      	cpsie	i

	system_interrupt_enable_global();

	
	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    50b4:	4b19      	ldr	r3, [pc, #100]	; (511c <main+0xb0>)
    50b6:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    50b8:	4b19      	ldr	r3, [pc, #100]	; (5120 <main+0xb4>)
    50ba:	881b      	ldrh	r3, [r3, #0]
    50bc:	b29b      	uxth	r3, r3
    50be:	4a19      	ldr	r2, [pc, #100]	; (5124 <main+0xb8>)
    50c0:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    50c2:	4b19      	ldr	r3, [pc, #100]	; (5128 <main+0xbc>)
    50c4:	4798      	blx	r3
	delay_ms(300);
    50c6:	2096      	movs	r0, #150	; 0x96
    50c8:	0040      	lsls	r0, r0, #1
    50ca:	47a8      	blx	r5
	
    sleep_delay_cycle = 0;
    50cc:	2200      	movs	r2, #0
    50ce:	4b17      	ldr	r3, [pc, #92]	; (512c <main+0xc0>)
    50d0:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    50d2:	4a17      	ldr	r2, [pc, #92]	; (5130 <main+0xc4>)
    50d4:	7853      	ldrb	r3, [r2, #1]
    50d6:	2110      	movs	r1, #16
    50d8:	438b      	bics	r3, r1
    50da:	7053      	strb	r3, [r2, #1]
    50dc:	2380      	movs	r3, #128	; 0x80
    50de:	051b      	lsls	r3, r3, #20
    50e0:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    50e2:	2380      	movs	r3, #128	; 0x80
    50e4:	055b      	lsls	r3, r3, #21
    50e6:	61a3      	str	r3, [r4, #24]
	Bsp_LED1_On();
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		AFE_Reg_Read();
    50e8:	4c12      	ldr	r4, [pc, #72]	; (5134 <main+0xc8>)
    50ea:	47a0      	blx	r4
    50ec:	e7fd      	b.n	50ea <main+0x7e>
    50ee:	46c0      	nop			; (mov r8, r8)
    50f0:	00004f61 	.word	0x00004f61
    50f4:	00002a95 	.word	0x00002a95
    50f8:	00004a09 	.word	0x00004a09
    50fc:	000047fd 	.word	0x000047fd
    5100:	000025b9 	.word	0x000025b9
    5104:	00000e31 	.word	0x00000e31
    5108:	0000011d 	.word	0x0000011d
    510c:	00001121 	.word	0x00001121
    5110:	00001461 	.word	0x00001461
    5114:	00002b01 	.word	0x00002b01
    5118:	20000008 	.word	0x20000008
    511c:	000010c9 	.word	0x000010c9
    5120:	2000034e 	.word	0x2000034e
    5124:	20000320 	.word	0x20000320
    5128:	000007b5 	.word	0x000007b5
    512c:	2000035c 	.word	0x2000035c
    5130:	200003f0 	.word	0x200003f0
    5134:	00000ae9 	.word	0x00000ae9

00005138 <__aeabi_uidiv>:
    5138:	2200      	movs	r2, #0
    513a:	0843      	lsrs	r3, r0, #1
    513c:	428b      	cmp	r3, r1
    513e:	d374      	bcc.n	522a <__aeabi_uidiv+0xf2>
    5140:	0903      	lsrs	r3, r0, #4
    5142:	428b      	cmp	r3, r1
    5144:	d35f      	bcc.n	5206 <__aeabi_uidiv+0xce>
    5146:	0a03      	lsrs	r3, r0, #8
    5148:	428b      	cmp	r3, r1
    514a:	d344      	bcc.n	51d6 <__aeabi_uidiv+0x9e>
    514c:	0b03      	lsrs	r3, r0, #12
    514e:	428b      	cmp	r3, r1
    5150:	d328      	bcc.n	51a4 <__aeabi_uidiv+0x6c>
    5152:	0c03      	lsrs	r3, r0, #16
    5154:	428b      	cmp	r3, r1
    5156:	d30d      	bcc.n	5174 <__aeabi_uidiv+0x3c>
    5158:	22ff      	movs	r2, #255	; 0xff
    515a:	0209      	lsls	r1, r1, #8
    515c:	ba12      	rev	r2, r2
    515e:	0c03      	lsrs	r3, r0, #16
    5160:	428b      	cmp	r3, r1
    5162:	d302      	bcc.n	516a <__aeabi_uidiv+0x32>
    5164:	1212      	asrs	r2, r2, #8
    5166:	0209      	lsls	r1, r1, #8
    5168:	d065      	beq.n	5236 <__aeabi_uidiv+0xfe>
    516a:	0b03      	lsrs	r3, r0, #12
    516c:	428b      	cmp	r3, r1
    516e:	d319      	bcc.n	51a4 <__aeabi_uidiv+0x6c>
    5170:	e000      	b.n	5174 <__aeabi_uidiv+0x3c>
    5172:	0a09      	lsrs	r1, r1, #8
    5174:	0bc3      	lsrs	r3, r0, #15
    5176:	428b      	cmp	r3, r1
    5178:	d301      	bcc.n	517e <__aeabi_uidiv+0x46>
    517a:	03cb      	lsls	r3, r1, #15
    517c:	1ac0      	subs	r0, r0, r3
    517e:	4152      	adcs	r2, r2
    5180:	0b83      	lsrs	r3, r0, #14
    5182:	428b      	cmp	r3, r1
    5184:	d301      	bcc.n	518a <__aeabi_uidiv+0x52>
    5186:	038b      	lsls	r3, r1, #14
    5188:	1ac0      	subs	r0, r0, r3
    518a:	4152      	adcs	r2, r2
    518c:	0b43      	lsrs	r3, r0, #13
    518e:	428b      	cmp	r3, r1
    5190:	d301      	bcc.n	5196 <__aeabi_uidiv+0x5e>
    5192:	034b      	lsls	r3, r1, #13
    5194:	1ac0      	subs	r0, r0, r3
    5196:	4152      	adcs	r2, r2
    5198:	0b03      	lsrs	r3, r0, #12
    519a:	428b      	cmp	r3, r1
    519c:	d301      	bcc.n	51a2 <__aeabi_uidiv+0x6a>
    519e:	030b      	lsls	r3, r1, #12
    51a0:	1ac0      	subs	r0, r0, r3
    51a2:	4152      	adcs	r2, r2
    51a4:	0ac3      	lsrs	r3, r0, #11
    51a6:	428b      	cmp	r3, r1
    51a8:	d301      	bcc.n	51ae <__aeabi_uidiv+0x76>
    51aa:	02cb      	lsls	r3, r1, #11
    51ac:	1ac0      	subs	r0, r0, r3
    51ae:	4152      	adcs	r2, r2
    51b0:	0a83      	lsrs	r3, r0, #10
    51b2:	428b      	cmp	r3, r1
    51b4:	d301      	bcc.n	51ba <__aeabi_uidiv+0x82>
    51b6:	028b      	lsls	r3, r1, #10
    51b8:	1ac0      	subs	r0, r0, r3
    51ba:	4152      	adcs	r2, r2
    51bc:	0a43      	lsrs	r3, r0, #9
    51be:	428b      	cmp	r3, r1
    51c0:	d301      	bcc.n	51c6 <__aeabi_uidiv+0x8e>
    51c2:	024b      	lsls	r3, r1, #9
    51c4:	1ac0      	subs	r0, r0, r3
    51c6:	4152      	adcs	r2, r2
    51c8:	0a03      	lsrs	r3, r0, #8
    51ca:	428b      	cmp	r3, r1
    51cc:	d301      	bcc.n	51d2 <__aeabi_uidiv+0x9a>
    51ce:	020b      	lsls	r3, r1, #8
    51d0:	1ac0      	subs	r0, r0, r3
    51d2:	4152      	adcs	r2, r2
    51d4:	d2cd      	bcs.n	5172 <__aeabi_uidiv+0x3a>
    51d6:	09c3      	lsrs	r3, r0, #7
    51d8:	428b      	cmp	r3, r1
    51da:	d301      	bcc.n	51e0 <__aeabi_uidiv+0xa8>
    51dc:	01cb      	lsls	r3, r1, #7
    51de:	1ac0      	subs	r0, r0, r3
    51e0:	4152      	adcs	r2, r2
    51e2:	0983      	lsrs	r3, r0, #6
    51e4:	428b      	cmp	r3, r1
    51e6:	d301      	bcc.n	51ec <__aeabi_uidiv+0xb4>
    51e8:	018b      	lsls	r3, r1, #6
    51ea:	1ac0      	subs	r0, r0, r3
    51ec:	4152      	adcs	r2, r2
    51ee:	0943      	lsrs	r3, r0, #5
    51f0:	428b      	cmp	r3, r1
    51f2:	d301      	bcc.n	51f8 <__aeabi_uidiv+0xc0>
    51f4:	014b      	lsls	r3, r1, #5
    51f6:	1ac0      	subs	r0, r0, r3
    51f8:	4152      	adcs	r2, r2
    51fa:	0903      	lsrs	r3, r0, #4
    51fc:	428b      	cmp	r3, r1
    51fe:	d301      	bcc.n	5204 <__aeabi_uidiv+0xcc>
    5200:	010b      	lsls	r3, r1, #4
    5202:	1ac0      	subs	r0, r0, r3
    5204:	4152      	adcs	r2, r2
    5206:	08c3      	lsrs	r3, r0, #3
    5208:	428b      	cmp	r3, r1
    520a:	d301      	bcc.n	5210 <__aeabi_uidiv+0xd8>
    520c:	00cb      	lsls	r3, r1, #3
    520e:	1ac0      	subs	r0, r0, r3
    5210:	4152      	adcs	r2, r2
    5212:	0883      	lsrs	r3, r0, #2
    5214:	428b      	cmp	r3, r1
    5216:	d301      	bcc.n	521c <__aeabi_uidiv+0xe4>
    5218:	008b      	lsls	r3, r1, #2
    521a:	1ac0      	subs	r0, r0, r3
    521c:	4152      	adcs	r2, r2
    521e:	0843      	lsrs	r3, r0, #1
    5220:	428b      	cmp	r3, r1
    5222:	d301      	bcc.n	5228 <__aeabi_uidiv+0xf0>
    5224:	004b      	lsls	r3, r1, #1
    5226:	1ac0      	subs	r0, r0, r3
    5228:	4152      	adcs	r2, r2
    522a:	1a41      	subs	r1, r0, r1
    522c:	d200      	bcs.n	5230 <__aeabi_uidiv+0xf8>
    522e:	4601      	mov	r1, r0
    5230:	4152      	adcs	r2, r2
    5232:	4610      	mov	r0, r2
    5234:	4770      	bx	lr
    5236:	e7ff      	b.n	5238 <__aeabi_uidiv+0x100>
    5238:	b501      	push	{r0, lr}
    523a:	2000      	movs	r0, #0
    523c:	f000 f8f0 	bl	5420 <__aeabi_idiv0>
    5240:	bd02      	pop	{r1, pc}
    5242:	46c0      	nop			; (mov r8, r8)

00005244 <__aeabi_uidivmod>:
    5244:	2900      	cmp	r1, #0
    5246:	d0f7      	beq.n	5238 <__aeabi_uidiv+0x100>
    5248:	e776      	b.n	5138 <__aeabi_uidiv>
    524a:	4770      	bx	lr

0000524c <__aeabi_idiv>:
    524c:	4603      	mov	r3, r0
    524e:	430b      	orrs	r3, r1
    5250:	d47f      	bmi.n	5352 <__aeabi_idiv+0x106>
    5252:	2200      	movs	r2, #0
    5254:	0843      	lsrs	r3, r0, #1
    5256:	428b      	cmp	r3, r1
    5258:	d374      	bcc.n	5344 <__aeabi_idiv+0xf8>
    525a:	0903      	lsrs	r3, r0, #4
    525c:	428b      	cmp	r3, r1
    525e:	d35f      	bcc.n	5320 <__aeabi_idiv+0xd4>
    5260:	0a03      	lsrs	r3, r0, #8
    5262:	428b      	cmp	r3, r1
    5264:	d344      	bcc.n	52f0 <__aeabi_idiv+0xa4>
    5266:	0b03      	lsrs	r3, r0, #12
    5268:	428b      	cmp	r3, r1
    526a:	d328      	bcc.n	52be <__aeabi_idiv+0x72>
    526c:	0c03      	lsrs	r3, r0, #16
    526e:	428b      	cmp	r3, r1
    5270:	d30d      	bcc.n	528e <__aeabi_idiv+0x42>
    5272:	22ff      	movs	r2, #255	; 0xff
    5274:	0209      	lsls	r1, r1, #8
    5276:	ba12      	rev	r2, r2
    5278:	0c03      	lsrs	r3, r0, #16
    527a:	428b      	cmp	r3, r1
    527c:	d302      	bcc.n	5284 <__aeabi_idiv+0x38>
    527e:	1212      	asrs	r2, r2, #8
    5280:	0209      	lsls	r1, r1, #8
    5282:	d065      	beq.n	5350 <__aeabi_idiv+0x104>
    5284:	0b03      	lsrs	r3, r0, #12
    5286:	428b      	cmp	r3, r1
    5288:	d319      	bcc.n	52be <__aeabi_idiv+0x72>
    528a:	e000      	b.n	528e <__aeabi_idiv+0x42>
    528c:	0a09      	lsrs	r1, r1, #8
    528e:	0bc3      	lsrs	r3, r0, #15
    5290:	428b      	cmp	r3, r1
    5292:	d301      	bcc.n	5298 <__aeabi_idiv+0x4c>
    5294:	03cb      	lsls	r3, r1, #15
    5296:	1ac0      	subs	r0, r0, r3
    5298:	4152      	adcs	r2, r2
    529a:	0b83      	lsrs	r3, r0, #14
    529c:	428b      	cmp	r3, r1
    529e:	d301      	bcc.n	52a4 <__aeabi_idiv+0x58>
    52a0:	038b      	lsls	r3, r1, #14
    52a2:	1ac0      	subs	r0, r0, r3
    52a4:	4152      	adcs	r2, r2
    52a6:	0b43      	lsrs	r3, r0, #13
    52a8:	428b      	cmp	r3, r1
    52aa:	d301      	bcc.n	52b0 <__aeabi_idiv+0x64>
    52ac:	034b      	lsls	r3, r1, #13
    52ae:	1ac0      	subs	r0, r0, r3
    52b0:	4152      	adcs	r2, r2
    52b2:	0b03      	lsrs	r3, r0, #12
    52b4:	428b      	cmp	r3, r1
    52b6:	d301      	bcc.n	52bc <__aeabi_idiv+0x70>
    52b8:	030b      	lsls	r3, r1, #12
    52ba:	1ac0      	subs	r0, r0, r3
    52bc:	4152      	adcs	r2, r2
    52be:	0ac3      	lsrs	r3, r0, #11
    52c0:	428b      	cmp	r3, r1
    52c2:	d301      	bcc.n	52c8 <__aeabi_idiv+0x7c>
    52c4:	02cb      	lsls	r3, r1, #11
    52c6:	1ac0      	subs	r0, r0, r3
    52c8:	4152      	adcs	r2, r2
    52ca:	0a83      	lsrs	r3, r0, #10
    52cc:	428b      	cmp	r3, r1
    52ce:	d301      	bcc.n	52d4 <__aeabi_idiv+0x88>
    52d0:	028b      	lsls	r3, r1, #10
    52d2:	1ac0      	subs	r0, r0, r3
    52d4:	4152      	adcs	r2, r2
    52d6:	0a43      	lsrs	r3, r0, #9
    52d8:	428b      	cmp	r3, r1
    52da:	d301      	bcc.n	52e0 <__aeabi_idiv+0x94>
    52dc:	024b      	lsls	r3, r1, #9
    52de:	1ac0      	subs	r0, r0, r3
    52e0:	4152      	adcs	r2, r2
    52e2:	0a03      	lsrs	r3, r0, #8
    52e4:	428b      	cmp	r3, r1
    52e6:	d301      	bcc.n	52ec <__aeabi_idiv+0xa0>
    52e8:	020b      	lsls	r3, r1, #8
    52ea:	1ac0      	subs	r0, r0, r3
    52ec:	4152      	adcs	r2, r2
    52ee:	d2cd      	bcs.n	528c <__aeabi_idiv+0x40>
    52f0:	09c3      	lsrs	r3, r0, #7
    52f2:	428b      	cmp	r3, r1
    52f4:	d301      	bcc.n	52fa <__aeabi_idiv+0xae>
    52f6:	01cb      	lsls	r3, r1, #7
    52f8:	1ac0      	subs	r0, r0, r3
    52fa:	4152      	adcs	r2, r2
    52fc:	0983      	lsrs	r3, r0, #6
    52fe:	428b      	cmp	r3, r1
    5300:	d301      	bcc.n	5306 <__aeabi_idiv+0xba>
    5302:	018b      	lsls	r3, r1, #6
    5304:	1ac0      	subs	r0, r0, r3
    5306:	4152      	adcs	r2, r2
    5308:	0943      	lsrs	r3, r0, #5
    530a:	428b      	cmp	r3, r1
    530c:	d301      	bcc.n	5312 <__aeabi_idiv+0xc6>
    530e:	014b      	lsls	r3, r1, #5
    5310:	1ac0      	subs	r0, r0, r3
    5312:	4152      	adcs	r2, r2
    5314:	0903      	lsrs	r3, r0, #4
    5316:	428b      	cmp	r3, r1
    5318:	d301      	bcc.n	531e <__aeabi_idiv+0xd2>
    531a:	010b      	lsls	r3, r1, #4
    531c:	1ac0      	subs	r0, r0, r3
    531e:	4152      	adcs	r2, r2
    5320:	08c3      	lsrs	r3, r0, #3
    5322:	428b      	cmp	r3, r1
    5324:	d301      	bcc.n	532a <__aeabi_idiv+0xde>
    5326:	00cb      	lsls	r3, r1, #3
    5328:	1ac0      	subs	r0, r0, r3
    532a:	4152      	adcs	r2, r2
    532c:	0883      	lsrs	r3, r0, #2
    532e:	428b      	cmp	r3, r1
    5330:	d301      	bcc.n	5336 <__aeabi_idiv+0xea>
    5332:	008b      	lsls	r3, r1, #2
    5334:	1ac0      	subs	r0, r0, r3
    5336:	4152      	adcs	r2, r2
    5338:	0843      	lsrs	r3, r0, #1
    533a:	428b      	cmp	r3, r1
    533c:	d301      	bcc.n	5342 <__aeabi_idiv+0xf6>
    533e:	004b      	lsls	r3, r1, #1
    5340:	1ac0      	subs	r0, r0, r3
    5342:	4152      	adcs	r2, r2
    5344:	1a41      	subs	r1, r0, r1
    5346:	d200      	bcs.n	534a <__aeabi_idiv+0xfe>
    5348:	4601      	mov	r1, r0
    534a:	4152      	adcs	r2, r2
    534c:	4610      	mov	r0, r2
    534e:	4770      	bx	lr
    5350:	e05d      	b.n	540e <__aeabi_idiv+0x1c2>
    5352:	0fca      	lsrs	r2, r1, #31
    5354:	d000      	beq.n	5358 <__aeabi_idiv+0x10c>
    5356:	4249      	negs	r1, r1
    5358:	1003      	asrs	r3, r0, #32
    535a:	d300      	bcc.n	535e <__aeabi_idiv+0x112>
    535c:	4240      	negs	r0, r0
    535e:	4053      	eors	r3, r2
    5360:	2200      	movs	r2, #0
    5362:	469c      	mov	ip, r3
    5364:	0903      	lsrs	r3, r0, #4
    5366:	428b      	cmp	r3, r1
    5368:	d32d      	bcc.n	53c6 <__aeabi_idiv+0x17a>
    536a:	0a03      	lsrs	r3, r0, #8
    536c:	428b      	cmp	r3, r1
    536e:	d312      	bcc.n	5396 <__aeabi_idiv+0x14a>
    5370:	22fc      	movs	r2, #252	; 0xfc
    5372:	0189      	lsls	r1, r1, #6
    5374:	ba12      	rev	r2, r2
    5376:	0a03      	lsrs	r3, r0, #8
    5378:	428b      	cmp	r3, r1
    537a:	d30c      	bcc.n	5396 <__aeabi_idiv+0x14a>
    537c:	0189      	lsls	r1, r1, #6
    537e:	1192      	asrs	r2, r2, #6
    5380:	428b      	cmp	r3, r1
    5382:	d308      	bcc.n	5396 <__aeabi_idiv+0x14a>
    5384:	0189      	lsls	r1, r1, #6
    5386:	1192      	asrs	r2, r2, #6
    5388:	428b      	cmp	r3, r1
    538a:	d304      	bcc.n	5396 <__aeabi_idiv+0x14a>
    538c:	0189      	lsls	r1, r1, #6
    538e:	d03a      	beq.n	5406 <__aeabi_idiv+0x1ba>
    5390:	1192      	asrs	r2, r2, #6
    5392:	e000      	b.n	5396 <__aeabi_idiv+0x14a>
    5394:	0989      	lsrs	r1, r1, #6
    5396:	09c3      	lsrs	r3, r0, #7
    5398:	428b      	cmp	r3, r1
    539a:	d301      	bcc.n	53a0 <__aeabi_idiv+0x154>
    539c:	01cb      	lsls	r3, r1, #7
    539e:	1ac0      	subs	r0, r0, r3
    53a0:	4152      	adcs	r2, r2
    53a2:	0983      	lsrs	r3, r0, #6
    53a4:	428b      	cmp	r3, r1
    53a6:	d301      	bcc.n	53ac <__aeabi_idiv+0x160>
    53a8:	018b      	lsls	r3, r1, #6
    53aa:	1ac0      	subs	r0, r0, r3
    53ac:	4152      	adcs	r2, r2
    53ae:	0943      	lsrs	r3, r0, #5
    53b0:	428b      	cmp	r3, r1
    53b2:	d301      	bcc.n	53b8 <__aeabi_idiv+0x16c>
    53b4:	014b      	lsls	r3, r1, #5
    53b6:	1ac0      	subs	r0, r0, r3
    53b8:	4152      	adcs	r2, r2
    53ba:	0903      	lsrs	r3, r0, #4
    53bc:	428b      	cmp	r3, r1
    53be:	d301      	bcc.n	53c4 <__aeabi_idiv+0x178>
    53c0:	010b      	lsls	r3, r1, #4
    53c2:	1ac0      	subs	r0, r0, r3
    53c4:	4152      	adcs	r2, r2
    53c6:	08c3      	lsrs	r3, r0, #3
    53c8:	428b      	cmp	r3, r1
    53ca:	d301      	bcc.n	53d0 <__aeabi_idiv+0x184>
    53cc:	00cb      	lsls	r3, r1, #3
    53ce:	1ac0      	subs	r0, r0, r3
    53d0:	4152      	adcs	r2, r2
    53d2:	0883      	lsrs	r3, r0, #2
    53d4:	428b      	cmp	r3, r1
    53d6:	d301      	bcc.n	53dc <__aeabi_idiv+0x190>
    53d8:	008b      	lsls	r3, r1, #2
    53da:	1ac0      	subs	r0, r0, r3
    53dc:	4152      	adcs	r2, r2
    53de:	d2d9      	bcs.n	5394 <__aeabi_idiv+0x148>
    53e0:	0843      	lsrs	r3, r0, #1
    53e2:	428b      	cmp	r3, r1
    53e4:	d301      	bcc.n	53ea <__aeabi_idiv+0x19e>
    53e6:	004b      	lsls	r3, r1, #1
    53e8:	1ac0      	subs	r0, r0, r3
    53ea:	4152      	adcs	r2, r2
    53ec:	1a41      	subs	r1, r0, r1
    53ee:	d200      	bcs.n	53f2 <__aeabi_idiv+0x1a6>
    53f0:	4601      	mov	r1, r0
    53f2:	4663      	mov	r3, ip
    53f4:	4152      	adcs	r2, r2
    53f6:	105b      	asrs	r3, r3, #1
    53f8:	4610      	mov	r0, r2
    53fa:	d301      	bcc.n	5400 <__aeabi_idiv+0x1b4>
    53fc:	4240      	negs	r0, r0
    53fe:	2b00      	cmp	r3, #0
    5400:	d500      	bpl.n	5404 <__aeabi_idiv+0x1b8>
    5402:	4249      	negs	r1, r1
    5404:	4770      	bx	lr
    5406:	4663      	mov	r3, ip
    5408:	105b      	asrs	r3, r3, #1
    540a:	d300      	bcc.n	540e <__aeabi_idiv+0x1c2>
    540c:	4240      	negs	r0, r0
    540e:	b501      	push	{r0, lr}
    5410:	2000      	movs	r0, #0
    5412:	f000 f805 	bl	5420 <__aeabi_idiv0>
    5416:	bd02      	pop	{r1, pc}

00005418 <__aeabi_idivmod>:
    5418:	2900      	cmp	r1, #0
    541a:	d0f8      	beq.n	540e <__aeabi_idiv+0x1c2>
    541c:	e716      	b.n	524c <__aeabi_idiv>
    541e:	4770      	bx	lr

00005420 <__aeabi_idiv0>:
    5420:	4770      	bx	lr
    5422:	46c0      	nop			; (mov r8, r8)

00005424 <__aeabi_lmul>:
    5424:	b5f0      	push	{r4, r5, r6, r7, lr}
    5426:	464f      	mov	r7, r9
    5428:	4646      	mov	r6, r8
    542a:	b4c0      	push	{r6, r7}
    542c:	0416      	lsls	r6, r2, #16
    542e:	0c36      	lsrs	r6, r6, #16
    5430:	4699      	mov	r9, r3
    5432:	0033      	movs	r3, r6
    5434:	0405      	lsls	r5, r0, #16
    5436:	0c2c      	lsrs	r4, r5, #16
    5438:	0c07      	lsrs	r7, r0, #16
    543a:	0c15      	lsrs	r5, r2, #16
    543c:	4363      	muls	r3, r4
    543e:	437e      	muls	r6, r7
    5440:	436f      	muls	r7, r5
    5442:	4365      	muls	r5, r4
    5444:	0c1c      	lsrs	r4, r3, #16
    5446:	19ad      	adds	r5, r5, r6
    5448:	1964      	adds	r4, r4, r5
    544a:	469c      	mov	ip, r3
    544c:	42a6      	cmp	r6, r4
    544e:	d903      	bls.n	5458 <__aeabi_lmul+0x34>
    5450:	2380      	movs	r3, #128	; 0x80
    5452:	025b      	lsls	r3, r3, #9
    5454:	4698      	mov	r8, r3
    5456:	4447      	add	r7, r8
    5458:	4663      	mov	r3, ip
    545a:	0c25      	lsrs	r5, r4, #16
    545c:	19ef      	adds	r7, r5, r7
    545e:	041d      	lsls	r5, r3, #16
    5460:	464b      	mov	r3, r9
    5462:	434a      	muls	r2, r1
    5464:	4343      	muls	r3, r0
    5466:	0c2d      	lsrs	r5, r5, #16
    5468:	0424      	lsls	r4, r4, #16
    546a:	1964      	adds	r4, r4, r5
    546c:	1899      	adds	r1, r3, r2
    546e:	19c9      	adds	r1, r1, r7
    5470:	0020      	movs	r0, r4
    5472:	bc0c      	pop	{r2, r3}
    5474:	4690      	mov	r8, r2
    5476:	4699      	mov	r9, r3
    5478:	bdf0      	pop	{r4, r5, r6, r7, pc}
    547a:	46c0      	nop			; (mov r8, r8)

0000547c <__libc_init_array>:
    547c:	4b0e      	ldr	r3, [pc, #56]	; (54b8 <__libc_init_array+0x3c>)
    547e:	b570      	push	{r4, r5, r6, lr}
    5480:	2500      	movs	r5, #0
    5482:	001e      	movs	r6, r3
    5484:	4c0d      	ldr	r4, [pc, #52]	; (54bc <__libc_init_array+0x40>)
    5486:	1ae4      	subs	r4, r4, r3
    5488:	10a4      	asrs	r4, r4, #2
    548a:	42a5      	cmp	r5, r4
    548c:	d004      	beq.n	5498 <__libc_init_array+0x1c>
    548e:	00ab      	lsls	r3, r5, #2
    5490:	58f3      	ldr	r3, [r6, r3]
    5492:	4798      	blx	r3
    5494:	3501      	adds	r5, #1
    5496:	e7f8      	b.n	548a <__libc_init_array+0xe>
    5498:	f001 fc12 	bl	6cc0 <_init>
    549c:	4b08      	ldr	r3, [pc, #32]	; (54c0 <__libc_init_array+0x44>)
    549e:	2500      	movs	r5, #0
    54a0:	001e      	movs	r6, r3
    54a2:	4c08      	ldr	r4, [pc, #32]	; (54c4 <__libc_init_array+0x48>)
    54a4:	1ae4      	subs	r4, r4, r3
    54a6:	10a4      	asrs	r4, r4, #2
    54a8:	42a5      	cmp	r5, r4
    54aa:	d004      	beq.n	54b6 <__libc_init_array+0x3a>
    54ac:	00ab      	lsls	r3, r5, #2
    54ae:	58f3      	ldr	r3, [r6, r3]
    54b0:	4798      	blx	r3
    54b2:	3501      	adds	r5, #1
    54b4:	e7f8      	b.n	54a8 <__libc_init_array+0x2c>
    54b6:	bd70      	pop	{r4, r5, r6, pc}
    54b8:	00006ccc 	.word	0x00006ccc
    54bc:	00006ccc 	.word	0x00006ccc
    54c0:	00006ccc 	.word	0x00006ccc
    54c4:	00006cd0 	.word	0x00006cd0

000054c8 <memcpy>:
    54c8:	2300      	movs	r3, #0
    54ca:	b510      	push	{r4, lr}
    54cc:	429a      	cmp	r2, r3
    54ce:	d003      	beq.n	54d8 <memcpy+0x10>
    54d0:	5ccc      	ldrb	r4, [r1, r3]
    54d2:	54c4      	strb	r4, [r0, r3]
    54d4:	3301      	adds	r3, #1
    54d6:	e7f9      	b.n	54cc <memcpy+0x4>
    54d8:	bd10      	pop	{r4, pc}

000054da <memset>:
    54da:	0003      	movs	r3, r0
    54dc:	1882      	adds	r2, r0, r2
    54de:	4293      	cmp	r3, r2
    54e0:	d002      	beq.n	54e8 <memset+0xe>
    54e2:	7019      	strb	r1, [r3, #0]
    54e4:	3301      	adds	r3, #1
    54e6:	e7fa      	b.n	54de <memset+0x4>
    54e8:	4770      	bx	lr
	...

000054ec <iprintf>:
    54ec:	b40f      	push	{r0, r1, r2, r3}
    54ee:	4b0b      	ldr	r3, [pc, #44]	; (551c <iprintf+0x30>)
    54f0:	b513      	push	{r0, r1, r4, lr}
    54f2:	681c      	ldr	r4, [r3, #0]
    54f4:	2c00      	cmp	r4, #0
    54f6:	d005      	beq.n	5504 <iprintf+0x18>
    54f8:	69a3      	ldr	r3, [r4, #24]
    54fa:	2b00      	cmp	r3, #0
    54fc:	d102      	bne.n	5504 <iprintf+0x18>
    54fe:	0020      	movs	r0, r4
    5500:	f000 faf6 	bl	5af0 <__sinit>
    5504:	ab05      	add	r3, sp, #20
    5506:	9a04      	ldr	r2, [sp, #16]
    5508:	68a1      	ldr	r1, [r4, #8]
    550a:	0020      	movs	r0, r4
    550c:	9301      	str	r3, [sp, #4]
    550e:	f000 fcb5 	bl	5e7c <_vfiprintf_r>
    5512:	bc16      	pop	{r1, r2, r4}
    5514:	bc08      	pop	{r3}
    5516:	b004      	add	sp, #16
    5518:	4718      	bx	r3
    551a:	46c0      	nop			; (mov r8, r8)
    551c:	2000006c 	.word	0x2000006c

00005520 <_puts_r>:
    5520:	b570      	push	{r4, r5, r6, lr}
    5522:	0005      	movs	r5, r0
    5524:	000e      	movs	r6, r1
    5526:	2800      	cmp	r0, #0
    5528:	d004      	beq.n	5534 <_puts_r+0x14>
    552a:	6983      	ldr	r3, [r0, #24]
    552c:	2b00      	cmp	r3, #0
    552e:	d101      	bne.n	5534 <_puts_r+0x14>
    5530:	f000 fade 	bl	5af0 <__sinit>
    5534:	69ab      	ldr	r3, [r5, #24]
    5536:	68ac      	ldr	r4, [r5, #8]
    5538:	2b00      	cmp	r3, #0
    553a:	d102      	bne.n	5542 <_puts_r+0x22>
    553c:	0028      	movs	r0, r5
    553e:	f000 fad7 	bl	5af0 <__sinit>
    5542:	4b25      	ldr	r3, [pc, #148]	; (55d8 <_puts_r+0xb8>)
    5544:	429c      	cmp	r4, r3
    5546:	d101      	bne.n	554c <_puts_r+0x2c>
    5548:	686c      	ldr	r4, [r5, #4]
    554a:	e008      	b.n	555e <_puts_r+0x3e>
    554c:	4b23      	ldr	r3, [pc, #140]	; (55dc <_puts_r+0xbc>)
    554e:	429c      	cmp	r4, r3
    5550:	d101      	bne.n	5556 <_puts_r+0x36>
    5552:	68ac      	ldr	r4, [r5, #8]
    5554:	e003      	b.n	555e <_puts_r+0x3e>
    5556:	4b22      	ldr	r3, [pc, #136]	; (55e0 <_puts_r+0xc0>)
    5558:	429c      	cmp	r4, r3
    555a:	d100      	bne.n	555e <_puts_r+0x3e>
    555c:	68ec      	ldr	r4, [r5, #12]
    555e:	89a3      	ldrh	r3, [r4, #12]
    5560:	071b      	lsls	r3, r3, #28
    5562:	d502      	bpl.n	556a <_puts_r+0x4a>
    5564:	6923      	ldr	r3, [r4, #16]
    5566:	2b00      	cmp	r3, #0
    5568:	d111      	bne.n	558e <_puts_r+0x6e>
    556a:	0021      	movs	r1, r4
    556c:	0028      	movs	r0, r5
    556e:	f000 f955 	bl	581c <__swsetup_r>
    5572:	2800      	cmp	r0, #0
    5574:	d00b      	beq.n	558e <_puts_r+0x6e>
    5576:	2001      	movs	r0, #1
    5578:	4240      	negs	r0, r0
    557a:	e02b      	b.n	55d4 <_puts_r+0xb4>
    557c:	3b01      	subs	r3, #1
    557e:	3601      	adds	r6, #1
    5580:	60a3      	str	r3, [r4, #8]
    5582:	2b00      	cmp	r3, #0
    5584:	db08      	blt.n	5598 <_puts_r+0x78>
    5586:	6823      	ldr	r3, [r4, #0]
    5588:	1c5a      	adds	r2, r3, #1
    558a:	6022      	str	r2, [r4, #0]
    558c:	7019      	strb	r1, [r3, #0]
    558e:	7831      	ldrb	r1, [r6, #0]
    5590:	68a3      	ldr	r3, [r4, #8]
    5592:	2900      	cmp	r1, #0
    5594:	d1f2      	bne.n	557c <_puts_r+0x5c>
    5596:	e00b      	b.n	55b0 <_puts_r+0x90>
    5598:	69a2      	ldr	r2, [r4, #24]
    559a:	4293      	cmp	r3, r2
    559c:	db01      	blt.n	55a2 <_puts_r+0x82>
    559e:	290a      	cmp	r1, #10
    55a0:	d1f1      	bne.n	5586 <_puts_r+0x66>
    55a2:	0022      	movs	r2, r4
    55a4:	0028      	movs	r0, r5
    55a6:	f000 f8e1 	bl	576c <__swbuf_r>
    55aa:	1c43      	adds	r3, r0, #1
    55ac:	d1ef      	bne.n	558e <_puts_r+0x6e>
    55ae:	e7e2      	b.n	5576 <_puts_r+0x56>
    55b0:	3b01      	subs	r3, #1
    55b2:	60a3      	str	r3, [r4, #8]
    55b4:	2b00      	cmp	r3, #0
    55b6:	da08      	bge.n	55ca <_puts_r+0xaa>
    55b8:	0022      	movs	r2, r4
    55ba:	310a      	adds	r1, #10
    55bc:	0028      	movs	r0, r5
    55be:	f000 f8d5 	bl	576c <__swbuf_r>
    55c2:	1c43      	adds	r3, r0, #1
    55c4:	d0d7      	beq.n	5576 <_puts_r+0x56>
    55c6:	200a      	movs	r0, #10
    55c8:	e004      	b.n	55d4 <_puts_r+0xb4>
    55ca:	200a      	movs	r0, #10
    55cc:	6823      	ldr	r3, [r4, #0]
    55ce:	1c5a      	adds	r2, r3, #1
    55d0:	6022      	str	r2, [r4, #0]
    55d2:	7018      	strb	r0, [r3, #0]
    55d4:	bd70      	pop	{r4, r5, r6, pc}
    55d6:	46c0      	nop			; (mov r8, r8)
    55d8:	00006c2c 	.word	0x00006c2c
    55dc:	00006c4c 	.word	0x00006c4c
    55e0:	00006c6c 	.word	0x00006c6c

000055e4 <puts>:
    55e4:	b510      	push	{r4, lr}
    55e6:	4b03      	ldr	r3, [pc, #12]	; (55f4 <puts+0x10>)
    55e8:	0001      	movs	r1, r0
    55ea:	6818      	ldr	r0, [r3, #0]
    55ec:	f7ff ff98 	bl	5520 <_puts_r>
    55f0:	bd10      	pop	{r4, pc}
    55f2:	46c0      	nop			; (mov r8, r8)
    55f4:	2000006c 	.word	0x2000006c

000055f8 <setbuf>:
    55f8:	424a      	negs	r2, r1
    55fa:	414a      	adcs	r2, r1
    55fc:	2380      	movs	r3, #128	; 0x80
    55fe:	b510      	push	{r4, lr}
    5600:	0052      	lsls	r2, r2, #1
    5602:	00db      	lsls	r3, r3, #3
    5604:	f000 f802 	bl	560c <setvbuf>
    5608:	bd10      	pop	{r4, pc}
	...

0000560c <setvbuf>:
    560c:	b5f0      	push	{r4, r5, r6, r7, lr}
    560e:	001d      	movs	r5, r3
    5610:	4b51      	ldr	r3, [pc, #324]	; (5758 <setvbuf+0x14c>)
    5612:	b085      	sub	sp, #20
    5614:	681e      	ldr	r6, [r3, #0]
    5616:	0004      	movs	r4, r0
    5618:	000f      	movs	r7, r1
    561a:	9200      	str	r2, [sp, #0]
    561c:	2e00      	cmp	r6, #0
    561e:	d005      	beq.n	562c <setvbuf+0x20>
    5620:	69b3      	ldr	r3, [r6, #24]
    5622:	2b00      	cmp	r3, #0
    5624:	d102      	bne.n	562c <setvbuf+0x20>
    5626:	0030      	movs	r0, r6
    5628:	f000 fa62 	bl	5af0 <__sinit>
    562c:	4b4b      	ldr	r3, [pc, #300]	; (575c <setvbuf+0x150>)
    562e:	429c      	cmp	r4, r3
    5630:	d101      	bne.n	5636 <setvbuf+0x2a>
    5632:	6874      	ldr	r4, [r6, #4]
    5634:	e008      	b.n	5648 <setvbuf+0x3c>
    5636:	4b4a      	ldr	r3, [pc, #296]	; (5760 <setvbuf+0x154>)
    5638:	429c      	cmp	r4, r3
    563a:	d101      	bne.n	5640 <setvbuf+0x34>
    563c:	68b4      	ldr	r4, [r6, #8]
    563e:	e003      	b.n	5648 <setvbuf+0x3c>
    5640:	4b48      	ldr	r3, [pc, #288]	; (5764 <setvbuf+0x158>)
    5642:	429c      	cmp	r4, r3
    5644:	d100      	bne.n	5648 <setvbuf+0x3c>
    5646:	68f4      	ldr	r4, [r6, #12]
    5648:	9b00      	ldr	r3, [sp, #0]
    564a:	2b02      	cmp	r3, #2
    564c:	d005      	beq.n	565a <setvbuf+0x4e>
    564e:	2b01      	cmp	r3, #1
    5650:	d900      	bls.n	5654 <setvbuf+0x48>
    5652:	e07c      	b.n	574e <setvbuf+0x142>
    5654:	2d00      	cmp	r5, #0
    5656:	da00      	bge.n	565a <setvbuf+0x4e>
    5658:	e079      	b.n	574e <setvbuf+0x142>
    565a:	0021      	movs	r1, r4
    565c:	0030      	movs	r0, r6
    565e:	f000 f9d9 	bl	5a14 <_fflush_r>
    5662:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5664:	2900      	cmp	r1, #0
    5666:	d008      	beq.n	567a <setvbuf+0x6e>
    5668:	0023      	movs	r3, r4
    566a:	3344      	adds	r3, #68	; 0x44
    566c:	4299      	cmp	r1, r3
    566e:	d002      	beq.n	5676 <setvbuf+0x6a>
    5670:	0030      	movs	r0, r6
    5672:	f000 fb3f 	bl	5cf4 <_free_r>
    5676:	2300      	movs	r3, #0
    5678:	6363      	str	r3, [r4, #52]	; 0x34
    567a:	2300      	movs	r3, #0
    567c:	61a3      	str	r3, [r4, #24]
    567e:	6063      	str	r3, [r4, #4]
    5680:	89a3      	ldrh	r3, [r4, #12]
    5682:	061b      	lsls	r3, r3, #24
    5684:	d503      	bpl.n	568e <setvbuf+0x82>
    5686:	6921      	ldr	r1, [r4, #16]
    5688:	0030      	movs	r0, r6
    568a:	f000 fb33 	bl	5cf4 <_free_r>
    568e:	89a2      	ldrh	r2, [r4, #12]
    5690:	4b35      	ldr	r3, [pc, #212]	; (5768 <setvbuf+0x15c>)
    5692:	4013      	ands	r3, r2
    5694:	81a3      	strh	r3, [r4, #12]
    5696:	9b00      	ldr	r3, [sp, #0]
    5698:	2b02      	cmp	r3, #2
    569a:	d021      	beq.n	56e0 <setvbuf+0xd4>
    569c:	ab03      	add	r3, sp, #12
    569e:	aa02      	add	r2, sp, #8
    56a0:	0021      	movs	r1, r4
    56a2:	0030      	movs	r0, r6
    56a4:	f000 fab8 	bl	5c18 <__swhatbuf_r>
    56a8:	89a3      	ldrh	r3, [r4, #12]
    56aa:	4318      	orrs	r0, r3
    56ac:	81a0      	strh	r0, [r4, #12]
    56ae:	2d00      	cmp	r5, #0
    56b0:	d101      	bne.n	56b6 <setvbuf+0xaa>
    56b2:	9d02      	ldr	r5, [sp, #8]
    56b4:	e001      	b.n	56ba <setvbuf+0xae>
    56b6:	2f00      	cmp	r7, #0
    56b8:	d125      	bne.n	5706 <setvbuf+0xfa>
    56ba:	0028      	movs	r0, r5
    56bc:	f000 fb10 	bl	5ce0 <malloc>
    56c0:	9501      	str	r5, [sp, #4]
    56c2:	1e07      	subs	r7, r0, #0
    56c4:	d11a      	bne.n	56fc <setvbuf+0xf0>
    56c6:	9b02      	ldr	r3, [sp, #8]
    56c8:	9301      	str	r3, [sp, #4]
    56ca:	42ab      	cmp	r3, r5
    56cc:	d102      	bne.n	56d4 <setvbuf+0xc8>
    56ce:	2001      	movs	r0, #1
    56d0:	4240      	negs	r0, r0
    56d2:	e006      	b.n	56e2 <setvbuf+0xd6>
    56d4:	9801      	ldr	r0, [sp, #4]
    56d6:	f000 fb03 	bl	5ce0 <malloc>
    56da:	1e07      	subs	r7, r0, #0
    56dc:	d10e      	bne.n	56fc <setvbuf+0xf0>
    56de:	e7f6      	b.n	56ce <setvbuf+0xc2>
    56e0:	2000      	movs	r0, #0
    56e2:	2202      	movs	r2, #2
    56e4:	89a3      	ldrh	r3, [r4, #12]
    56e6:	4313      	orrs	r3, r2
    56e8:	81a3      	strh	r3, [r4, #12]
    56ea:	2300      	movs	r3, #0
    56ec:	60a3      	str	r3, [r4, #8]
    56ee:	0023      	movs	r3, r4
    56f0:	3347      	adds	r3, #71	; 0x47
    56f2:	6023      	str	r3, [r4, #0]
    56f4:	6123      	str	r3, [r4, #16]
    56f6:	2301      	movs	r3, #1
    56f8:	6163      	str	r3, [r4, #20]
    56fa:	e02a      	b.n	5752 <setvbuf+0x146>
    56fc:	2280      	movs	r2, #128	; 0x80
    56fe:	89a3      	ldrh	r3, [r4, #12]
    5700:	9d01      	ldr	r5, [sp, #4]
    5702:	4313      	orrs	r3, r2
    5704:	81a3      	strh	r3, [r4, #12]
    5706:	69b3      	ldr	r3, [r6, #24]
    5708:	2b00      	cmp	r3, #0
    570a:	d102      	bne.n	5712 <setvbuf+0x106>
    570c:	0030      	movs	r0, r6
    570e:	f000 f9ef 	bl	5af0 <__sinit>
    5712:	9b00      	ldr	r3, [sp, #0]
    5714:	2b01      	cmp	r3, #1
    5716:	d103      	bne.n	5720 <setvbuf+0x114>
    5718:	89a3      	ldrh	r3, [r4, #12]
    571a:	9a00      	ldr	r2, [sp, #0]
    571c:	431a      	orrs	r2, r3
    571e:	81a2      	strh	r2, [r4, #12]
    5720:	2308      	movs	r3, #8
    5722:	89a2      	ldrh	r2, [r4, #12]
    5724:	6027      	str	r7, [r4, #0]
    5726:	4013      	ands	r3, r2
    5728:	6127      	str	r7, [r4, #16]
    572a:	6165      	str	r5, [r4, #20]
    572c:	1e18      	subs	r0, r3, #0
    572e:	d00c      	beq.n	574a <setvbuf+0x13e>
    5730:	2301      	movs	r3, #1
    5732:	401a      	ands	r2, r3
    5734:	2300      	movs	r3, #0
    5736:	1e10      	subs	r0, r2, #0
    5738:	4298      	cmp	r0, r3
    573a:	d004      	beq.n	5746 <setvbuf+0x13a>
    573c:	426d      	negs	r5, r5
    573e:	60a3      	str	r3, [r4, #8]
    5740:	61a5      	str	r5, [r4, #24]
    5742:	0018      	movs	r0, r3
    5744:	e005      	b.n	5752 <setvbuf+0x146>
    5746:	60a5      	str	r5, [r4, #8]
    5748:	e003      	b.n	5752 <setvbuf+0x146>
    574a:	60a3      	str	r3, [r4, #8]
    574c:	e001      	b.n	5752 <setvbuf+0x146>
    574e:	2001      	movs	r0, #1
    5750:	4240      	negs	r0, r0
    5752:	b005      	add	sp, #20
    5754:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5756:	46c0      	nop			; (mov r8, r8)
    5758:	2000006c 	.word	0x2000006c
    575c:	00006c2c 	.word	0x00006c2c
    5760:	00006c4c 	.word	0x00006c4c
    5764:	00006c6c 	.word	0x00006c6c
    5768:	fffff35c 	.word	0xfffff35c

0000576c <__swbuf_r>:
    576c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    576e:	0005      	movs	r5, r0
    5770:	000f      	movs	r7, r1
    5772:	0014      	movs	r4, r2
    5774:	2800      	cmp	r0, #0
    5776:	d004      	beq.n	5782 <__swbuf_r+0x16>
    5778:	6983      	ldr	r3, [r0, #24]
    577a:	2b00      	cmp	r3, #0
    577c:	d101      	bne.n	5782 <__swbuf_r+0x16>
    577e:	f000 f9b7 	bl	5af0 <__sinit>
    5782:	4b23      	ldr	r3, [pc, #140]	; (5810 <__swbuf_r+0xa4>)
    5784:	429c      	cmp	r4, r3
    5786:	d101      	bne.n	578c <__swbuf_r+0x20>
    5788:	686c      	ldr	r4, [r5, #4]
    578a:	e008      	b.n	579e <__swbuf_r+0x32>
    578c:	4b21      	ldr	r3, [pc, #132]	; (5814 <__swbuf_r+0xa8>)
    578e:	429c      	cmp	r4, r3
    5790:	d101      	bne.n	5796 <__swbuf_r+0x2a>
    5792:	68ac      	ldr	r4, [r5, #8]
    5794:	e003      	b.n	579e <__swbuf_r+0x32>
    5796:	4b20      	ldr	r3, [pc, #128]	; (5818 <__swbuf_r+0xac>)
    5798:	429c      	cmp	r4, r3
    579a:	d100      	bne.n	579e <__swbuf_r+0x32>
    579c:	68ec      	ldr	r4, [r5, #12]
    579e:	69a3      	ldr	r3, [r4, #24]
    57a0:	60a3      	str	r3, [r4, #8]
    57a2:	89a3      	ldrh	r3, [r4, #12]
    57a4:	071b      	lsls	r3, r3, #28
    57a6:	d50a      	bpl.n	57be <__swbuf_r+0x52>
    57a8:	6923      	ldr	r3, [r4, #16]
    57aa:	2b00      	cmp	r3, #0
    57ac:	d007      	beq.n	57be <__swbuf_r+0x52>
    57ae:	6823      	ldr	r3, [r4, #0]
    57b0:	6922      	ldr	r2, [r4, #16]
    57b2:	b2fe      	uxtb	r6, r7
    57b4:	1a98      	subs	r0, r3, r2
    57b6:	6963      	ldr	r3, [r4, #20]
    57b8:	4298      	cmp	r0, r3
    57ba:	db0f      	blt.n	57dc <__swbuf_r+0x70>
    57bc:	e008      	b.n	57d0 <__swbuf_r+0x64>
    57be:	0021      	movs	r1, r4
    57c0:	0028      	movs	r0, r5
    57c2:	f000 f82b 	bl	581c <__swsetup_r>
    57c6:	2800      	cmp	r0, #0
    57c8:	d0f1      	beq.n	57ae <__swbuf_r+0x42>
    57ca:	2001      	movs	r0, #1
    57cc:	4240      	negs	r0, r0
    57ce:	e01d      	b.n	580c <__swbuf_r+0xa0>
    57d0:	0021      	movs	r1, r4
    57d2:	0028      	movs	r0, r5
    57d4:	f000 f91e 	bl	5a14 <_fflush_r>
    57d8:	2800      	cmp	r0, #0
    57da:	d1f6      	bne.n	57ca <__swbuf_r+0x5e>
    57dc:	68a3      	ldr	r3, [r4, #8]
    57de:	3001      	adds	r0, #1
    57e0:	3b01      	subs	r3, #1
    57e2:	60a3      	str	r3, [r4, #8]
    57e4:	6823      	ldr	r3, [r4, #0]
    57e6:	1c5a      	adds	r2, r3, #1
    57e8:	6022      	str	r2, [r4, #0]
    57ea:	701f      	strb	r7, [r3, #0]
    57ec:	6963      	ldr	r3, [r4, #20]
    57ee:	4298      	cmp	r0, r3
    57f0:	d005      	beq.n	57fe <__swbuf_r+0x92>
    57f2:	89a3      	ldrh	r3, [r4, #12]
    57f4:	0030      	movs	r0, r6
    57f6:	07db      	lsls	r3, r3, #31
    57f8:	d508      	bpl.n	580c <__swbuf_r+0xa0>
    57fa:	2e0a      	cmp	r6, #10
    57fc:	d106      	bne.n	580c <__swbuf_r+0xa0>
    57fe:	0021      	movs	r1, r4
    5800:	0028      	movs	r0, r5
    5802:	f000 f907 	bl	5a14 <_fflush_r>
    5806:	2800      	cmp	r0, #0
    5808:	d1df      	bne.n	57ca <__swbuf_r+0x5e>
    580a:	0030      	movs	r0, r6
    580c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    580e:	46c0      	nop			; (mov r8, r8)
    5810:	00006c2c 	.word	0x00006c2c
    5814:	00006c4c 	.word	0x00006c4c
    5818:	00006c6c 	.word	0x00006c6c

0000581c <__swsetup_r>:
    581c:	4b36      	ldr	r3, [pc, #216]	; (58f8 <__swsetup_r+0xdc>)
    581e:	b570      	push	{r4, r5, r6, lr}
    5820:	681d      	ldr	r5, [r3, #0]
    5822:	0006      	movs	r6, r0
    5824:	000c      	movs	r4, r1
    5826:	2d00      	cmp	r5, #0
    5828:	d005      	beq.n	5836 <__swsetup_r+0x1a>
    582a:	69ab      	ldr	r3, [r5, #24]
    582c:	2b00      	cmp	r3, #0
    582e:	d102      	bne.n	5836 <__swsetup_r+0x1a>
    5830:	0028      	movs	r0, r5
    5832:	f000 f95d 	bl	5af0 <__sinit>
    5836:	4b31      	ldr	r3, [pc, #196]	; (58fc <__swsetup_r+0xe0>)
    5838:	429c      	cmp	r4, r3
    583a:	d101      	bne.n	5840 <__swsetup_r+0x24>
    583c:	686c      	ldr	r4, [r5, #4]
    583e:	e008      	b.n	5852 <__swsetup_r+0x36>
    5840:	4b2f      	ldr	r3, [pc, #188]	; (5900 <__swsetup_r+0xe4>)
    5842:	429c      	cmp	r4, r3
    5844:	d101      	bne.n	584a <__swsetup_r+0x2e>
    5846:	68ac      	ldr	r4, [r5, #8]
    5848:	e003      	b.n	5852 <__swsetup_r+0x36>
    584a:	4b2e      	ldr	r3, [pc, #184]	; (5904 <__swsetup_r+0xe8>)
    584c:	429c      	cmp	r4, r3
    584e:	d100      	bne.n	5852 <__swsetup_r+0x36>
    5850:	68ec      	ldr	r4, [r5, #12]
    5852:	220c      	movs	r2, #12
    5854:	5ea3      	ldrsh	r3, [r4, r2]
    5856:	b29a      	uxth	r2, r3
    5858:	0711      	lsls	r1, r2, #28
    585a:	d423      	bmi.n	58a4 <__swsetup_r+0x88>
    585c:	06d1      	lsls	r1, r2, #27
    585e:	d407      	bmi.n	5870 <__swsetup_r+0x54>
    5860:	2209      	movs	r2, #9
    5862:	2001      	movs	r0, #1
    5864:	6032      	str	r2, [r6, #0]
    5866:	3237      	adds	r2, #55	; 0x37
    5868:	4313      	orrs	r3, r2
    586a:	81a3      	strh	r3, [r4, #12]
    586c:	4240      	negs	r0, r0
    586e:	e042      	b.n	58f6 <__swsetup_r+0xda>
    5870:	0753      	lsls	r3, r2, #29
    5872:	d513      	bpl.n	589c <__swsetup_r+0x80>
    5874:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5876:	2900      	cmp	r1, #0
    5878:	d008      	beq.n	588c <__swsetup_r+0x70>
    587a:	0023      	movs	r3, r4
    587c:	3344      	adds	r3, #68	; 0x44
    587e:	4299      	cmp	r1, r3
    5880:	d002      	beq.n	5888 <__swsetup_r+0x6c>
    5882:	0030      	movs	r0, r6
    5884:	f000 fa36 	bl	5cf4 <_free_r>
    5888:	2300      	movs	r3, #0
    588a:	6363      	str	r3, [r4, #52]	; 0x34
    588c:	2224      	movs	r2, #36	; 0x24
    588e:	89a3      	ldrh	r3, [r4, #12]
    5890:	4393      	bics	r3, r2
    5892:	81a3      	strh	r3, [r4, #12]
    5894:	2300      	movs	r3, #0
    5896:	6063      	str	r3, [r4, #4]
    5898:	6923      	ldr	r3, [r4, #16]
    589a:	6023      	str	r3, [r4, #0]
    589c:	2208      	movs	r2, #8
    589e:	89a3      	ldrh	r3, [r4, #12]
    58a0:	4313      	orrs	r3, r2
    58a2:	81a3      	strh	r3, [r4, #12]
    58a4:	6923      	ldr	r3, [r4, #16]
    58a6:	2b00      	cmp	r3, #0
    58a8:	d10b      	bne.n	58c2 <__swsetup_r+0xa6>
    58aa:	23a0      	movs	r3, #160	; 0xa0
    58ac:	89a2      	ldrh	r2, [r4, #12]
    58ae:	009b      	lsls	r3, r3, #2
    58b0:	4013      	ands	r3, r2
    58b2:	2280      	movs	r2, #128	; 0x80
    58b4:	0092      	lsls	r2, r2, #2
    58b6:	4293      	cmp	r3, r2
    58b8:	d003      	beq.n	58c2 <__swsetup_r+0xa6>
    58ba:	0021      	movs	r1, r4
    58bc:	0030      	movs	r0, r6
    58be:	f000 f9d1 	bl	5c64 <__smakebuf_r>
    58c2:	2301      	movs	r3, #1
    58c4:	89a2      	ldrh	r2, [r4, #12]
    58c6:	4013      	ands	r3, r2
    58c8:	d005      	beq.n	58d6 <__swsetup_r+0xba>
    58ca:	2300      	movs	r3, #0
    58cc:	60a3      	str	r3, [r4, #8]
    58ce:	6963      	ldr	r3, [r4, #20]
    58d0:	425b      	negs	r3, r3
    58d2:	61a3      	str	r3, [r4, #24]
    58d4:	e003      	b.n	58de <__swsetup_r+0xc2>
    58d6:	0792      	lsls	r2, r2, #30
    58d8:	d400      	bmi.n	58dc <__swsetup_r+0xc0>
    58da:	6963      	ldr	r3, [r4, #20]
    58dc:	60a3      	str	r3, [r4, #8]
    58de:	2000      	movs	r0, #0
    58e0:	6923      	ldr	r3, [r4, #16]
    58e2:	4283      	cmp	r3, r0
    58e4:	d107      	bne.n	58f6 <__swsetup_r+0xda>
    58e6:	220c      	movs	r2, #12
    58e8:	5ea3      	ldrsh	r3, [r4, r2]
    58ea:	061a      	lsls	r2, r3, #24
    58ec:	d503      	bpl.n	58f6 <__swsetup_r+0xda>
    58ee:	2240      	movs	r2, #64	; 0x40
    58f0:	4313      	orrs	r3, r2
    58f2:	81a3      	strh	r3, [r4, #12]
    58f4:	3801      	subs	r0, #1
    58f6:	bd70      	pop	{r4, r5, r6, pc}
    58f8:	2000006c 	.word	0x2000006c
    58fc:	00006c2c 	.word	0x00006c2c
    5900:	00006c4c 	.word	0x00006c4c
    5904:	00006c6c 	.word	0x00006c6c

00005908 <__sflush_r>:
    5908:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    590a:	898a      	ldrh	r2, [r1, #12]
    590c:	0005      	movs	r5, r0
    590e:	000c      	movs	r4, r1
    5910:	0713      	lsls	r3, r2, #28
    5912:	d45a      	bmi.n	59ca <__sflush_r+0xc2>
    5914:	684b      	ldr	r3, [r1, #4]
    5916:	2b00      	cmp	r3, #0
    5918:	dc02      	bgt.n	5920 <__sflush_r+0x18>
    591a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    591c:	2b00      	cmp	r3, #0
    591e:	dd19      	ble.n	5954 <__sflush_r+0x4c>
    5920:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5922:	2f00      	cmp	r7, #0
    5924:	d016      	beq.n	5954 <__sflush_r+0x4c>
    5926:	2300      	movs	r3, #0
    5928:	682e      	ldr	r6, [r5, #0]
    592a:	602b      	str	r3, [r5, #0]
    592c:	2380      	movs	r3, #128	; 0x80
    592e:	015b      	lsls	r3, r3, #5
    5930:	401a      	ands	r2, r3
    5932:	d001      	beq.n	5938 <__sflush_r+0x30>
    5934:	6d60      	ldr	r0, [r4, #84]	; 0x54
    5936:	e014      	b.n	5962 <__sflush_r+0x5a>
    5938:	2301      	movs	r3, #1
    593a:	6a21      	ldr	r1, [r4, #32]
    593c:	0028      	movs	r0, r5
    593e:	47b8      	blx	r7
    5940:	1c43      	adds	r3, r0, #1
    5942:	d10e      	bne.n	5962 <__sflush_r+0x5a>
    5944:	682b      	ldr	r3, [r5, #0]
    5946:	2b00      	cmp	r3, #0
    5948:	d00b      	beq.n	5962 <__sflush_r+0x5a>
    594a:	2b1d      	cmp	r3, #29
    594c:	d001      	beq.n	5952 <__sflush_r+0x4a>
    594e:	2b16      	cmp	r3, #22
    5950:	d102      	bne.n	5958 <__sflush_r+0x50>
    5952:	602e      	str	r6, [r5, #0]
    5954:	2000      	movs	r0, #0
    5956:	e05a      	b.n	5a0e <__sflush_r+0x106>
    5958:	2240      	movs	r2, #64	; 0x40
    595a:	89a3      	ldrh	r3, [r4, #12]
    595c:	4313      	orrs	r3, r2
    595e:	81a3      	strh	r3, [r4, #12]
    5960:	e055      	b.n	5a0e <__sflush_r+0x106>
    5962:	89a3      	ldrh	r3, [r4, #12]
    5964:	075b      	lsls	r3, r3, #29
    5966:	d506      	bpl.n	5976 <__sflush_r+0x6e>
    5968:	6863      	ldr	r3, [r4, #4]
    596a:	1ac0      	subs	r0, r0, r3
    596c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    596e:	2b00      	cmp	r3, #0
    5970:	d001      	beq.n	5976 <__sflush_r+0x6e>
    5972:	6c23      	ldr	r3, [r4, #64]	; 0x40
    5974:	1ac0      	subs	r0, r0, r3
    5976:	2300      	movs	r3, #0
    5978:	0002      	movs	r2, r0
    597a:	6a21      	ldr	r1, [r4, #32]
    597c:	0028      	movs	r0, r5
    597e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5980:	47b8      	blx	r7
    5982:	89a3      	ldrh	r3, [r4, #12]
    5984:	1c42      	adds	r2, r0, #1
    5986:	d106      	bne.n	5996 <__sflush_r+0x8e>
    5988:	6829      	ldr	r1, [r5, #0]
    598a:	291d      	cmp	r1, #29
    598c:	d83a      	bhi.n	5a04 <__sflush_r+0xfc>
    598e:	4a20      	ldr	r2, [pc, #128]	; (5a10 <__sflush_r+0x108>)
    5990:	40ca      	lsrs	r2, r1
    5992:	07d2      	lsls	r2, r2, #31
    5994:	d536      	bpl.n	5a04 <__sflush_r+0xfc>
    5996:	2200      	movs	r2, #0
    5998:	6062      	str	r2, [r4, #4]
    599a:	6922      	ldr	r2, [r4, #16]
    599c:	6022      	str	r2, [r4, #0]
    599e:	04db      	lsls	r3, r3, #19
    59a0:	d505      	bpl.n	59ae <__sflush_r+0xa6>
    59a2:	1c43      	adds	r3, r0, #1
    59a4:	d102      	bne.n	59ac <__sflush_r+0xa4>
    59a6:	682b      	ldr	r3, [r5, #0]
    59a8:	2b00      	cmp	r3, #0
    59aa:	d100      	bne.n	59ae <__sflush_r+0xa6>
    59ac:	6560      	str	r0, [r4, #84]	; 0x54
    59ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    59b0:	602e      	str	r6, [r5, #0]
    59b2:	2900      	cmp	r1, #0
    59b4:	d0ce      	beq.n	5954 <__sflush_r+0x4c>
    59b6:	0023      	movs	r3, r4
    59b8:	3344      	adds	r3, #68	; 0x44
    59ba:	4299      	cmp	r1, r3
    59bc:	d002      	beq.n	59c4 <__sflush_r+0xbc>
    59be:	0028      	movs	r0, r5
    59c0:	f000 f998 	bl	5cf4 <_free_r>
    59c4:	2000      	movs	r0, #0
    59c6:	6360      	str	r0, [r4, #52]	; 0x34
    59c8:	e021      	b.n	5a0e <__sflush_r+0x106>
    59ca:	690f      	ldr	r7, [r1, #16]
    59cc:	2f00      	cmp	r7, #0
    59ce:	d0c1      	beq.n	5954 <__sflush_r+0x4c>
    59d0:	680b      	ldr	r3, [r1, #0]
    59d2:	600f      	str	r7, [r1, #0]
    59d4:	1bdb      	subs	r3, r3, r7
    59d6:	9301      	str	r3, [sp, #4]
    59d8:	2300      	movs	r3, #0
    59da:	0792      	lsls	r2, r2, #30
    59dc:	d100      	bne.n	59e0 <__sflush_r+0xd8>
    59de:	694b      	ldr	r3, [r1, #20]
    59e0:	60a3      	str	r3, [r4, #8]
    59e2:	e003      	b.n	59ec <__sflush_r+0xe4>
    59e4:	9b01      	ldr	r3, [sp, #4]
    59e6:	183f      	adds	r7, r7, r0
    59e8:	1a1b      	subs	r3, r3, r0
    59ea:	9301      	str	r3, [sp, #4]
    59ec:	9b01      	ldr	r3, [sp, #4]
    59ee:	2b00      	cmp	r3, #0
    59f0:	ddb0      	ble.n	5954 <__sflush_r+0x4c>
    59f2:	9b01      	ldr	r3, [sp, #4]
    59f4:	003a      	movs	r2, r7
    59f6:	6a21      	ldr	r1, [r4, #32]
    59f8:	0028      	movs	r0, r5
    59fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    59fc:	47b0      	blx	r6
    59fe:	2800      	cmp	r0, #0
    5a00:	dcf0      	bgt.n	59e4 <__sflush_r+0xdc>
    5a02:	89a3      	ldrh	r3, [r4, #12]
    5a04:	2240      	movs	r2, #64	; 0x40
    5a06:	2001      	movs	r0, #1
    5a08:	4313      	orrs	r3, r2
    5a0a:	81a3      	strh	r3, [r4, #12]
    5a0c:	4240      	negs	r0, r0
    5a0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5a10:	20400001 	.word	0x20400001

00005a14 <_fflush_r>:
    5a14:	690b      	ldr	r3, [r1, #16]
    5a16:	b570      	push	{r4, r5, r6, lr}
    5a18:	0005      	movs	r5, r0
    5a1a:	000c      	movs	r4, r1
    5a1c:	2b00      	cmp	r3, #0
    5a1e:	d101      	bne.n	5a24 <_fflush_r+0x10>
    5a20:	2000      	movs	r0, #0
    5a22:	e01c      	b.n	5a5e <_fflush_r+0x4a>
    5a24:	2800      	cmp	r0, #0
    5a26:	d004      	beq.n	5a32 <_fflush_r+0x1e>
    5a28:	6983      	ldr	r3, [r0, #24]
    5a2a:	2b00      	cmp	r3, #0
    5a2c:	d101      	bne.n	5a32 <_fflush_r+0x1e>
    5a2e:	f000 f85f 	bl	5af0 <__sinit>
    5a32:	4b0b      	ldr	r3, [pc, #44]	; (5a60 <_fflush_r+0x4c>)
    5a34:	429c      	cmp	r4, r3
    5a36:	d101      	bne.n	5a3c <_fflush_r+0x28>
    5a38:	686c      	ldr	r4, [r5, #4]
    5a3a:	e008      	b.n	5a4e <_fflush_r+0x3a>
    5a3c:	4b09      	ldr	r3, [pc, #36]	; (5a64 <_fflush_r+0x50>)
    5a3e:	429c      	cmp	r4, r3
    5a40:	d101      	bne.n	5a46 <_fflush_r+0x32>
    5a42:	68ac      	ldr	r4, [r5, #8]
    5a44:	e003      	b.n	5a4e <_fflush_r+0x3a>
    5a46:	4b08      	ldr	r3, [pc, #32]	; (5a68 <_fflush_r+0x54>)
    5a48:	429c      	cmp	r4, r3
    5a4a:	d100      	bne.n	5a4e <_fflush_r+0x3a>
    5a4c:	68ec      	ldr	r4, [r5, #12]
    5a4e:	220c      	movs	r2, #12
    5a50:	5ea3      	ldrsh	r3, [r4, r2]
    5a52:	2b00      	cmp	r3, #0
    5a54:	d0e4      	beq.n	5a20 <_fflush_r+0xc>
    5a56:	0021      	movs	r1, r4
    5a58:	0028      	movs	r0, r5
    5a5a:	f7ff ff55 	bl	5908 <__sflush_r>
    5a5e:	bd70      	pop	{r4, r5, r6, pc}
    5a60:	00006c2c 	.word	0x00006c2c
    5a64:	00006c4c 	.word	0x00006c4c
    5a68:	00006c6c 	.word	0x00006c6c

00005a6c <_cleanup_r>:
    5a6c:	b510      	push	{r4, lr}
    5a6e:	4902      	ldr	r1, [pc, #8]	; (5a78 <_cleanup_r+0xc>)
    5a70:	f000 f8b0 	bl	5bd4 <_fwalk_reent>
    5a74:	bd10      	pop	{r4, pc}
    5a76:	46c0      	nop			; (mov r8, r8)
    5a78:	00005a15 	.word	0x00005a15

00005a7c <std.isra.0>:
    5a7c:	2300      	movs	r3, #0
    5a7e:	b510      	push	{r4, lr}
    5a80:	0004      	movs	r4, r0
    5a82:	6003      	str	r3, [r0, #0]
    5a84:	6043      	str	r3, [r0, #4]
    5a86:	6083      	str	r3, [r0, #8]
    5a88:	8181      	strh	r1, [r0, #12]
    5a8a:	6643      	str	r3, [r0, #100]	; 0x64
    5a8c:	81c2      	strh	r2, [r0, #14]
    5a8e:	6103      	str	r3, [r0, #16]
    5a90:	6143      	str	r3, [r0, #20]
    5a92:	6183      	str	r3, [r0, #24]
    5a94:	0019      	movs	r1, r3
    5a96:	2208      	movs	r2, #8
    5a98:	305c      	adds	r0, #92	; 0x5c
    5a9a:	f7ff fd1e 	bl	54da <memset>
    5a9e:	4b05      	ldr	r3, [pc, #20]	; (5ab4 <std.isra.0+0x38>)
    5aa0:	6224      	str	r4, [r4, #32]
    5aa2:	6263      	str	r3, [r4, #36]	; 0x24
    5aa4:	4b04      	ldr	r3, [pc, #16]	; (5ab8 <std.isra.0+0x3c>)
    5aa6:	62a3      	str	r3, [r4, #40]	; 0x28
    5aa8:	4b04      	ldr	r3, [pc, #16]	; (5abc <std.isra.0+0x40>)
    5aaa:	62e3      	str	r3, [r4, #44]	; 0x2c
    5aac:	4b04      	ldr	r3, [pc, #16]	; (5ac0 <std.isra.0+0x44>)
    5aae:	6323      	str	r3, [r4, #48]	; 0x30
    5ab0:	bd10      	pop	{r4, pc}
    5ab2:	46c0      	nop			; (mov r8, r8)
    5ab4:	000063f9 	.word	0x000063f9
    5ab8:	00006421 	.word	0x00006421
    5abc:	00006459 	.word	0x00006459
    5ac0:	00006485 	.word	0x00006485

00005ac4 <__sfmoreglue>:
    5ac4:	b570      	push	{r4, r5, r6, lr}
    5ac6:	2568      	movs	r5, #104	; 0x68
    5ac8:	1e4b      	subs	r3, r1, #1
    5aca:	435d      	muls	r5, r3
    5acc:	000e      	movs	r6, r1
    5ace:	0029      	movs	r1, r5
    5ad0:	3174      	adds	r1, #116	; 0x74
    5ad2:	f000 f955 	bl	5d80 <_malloc_r>
    5ad6:	1e04      	subs	r4, r0, #0
    5ad8:	d008      	beq.n	5aec <__sfmoreglue+0x28>
    5ada:	2100      	movs	r1, #0
    5adc:	002a      	movs	r2, r5
    5ade:	6001      	str	r1, [r0, #0]
    5ae0:	6046      	str	r6, [r0, #4]
    5ae2:	300c      	adds	r0, #12
    5ae4:	60a0      	str	r0, [r4, #8]
    5ae6:	3268      	adds	r2, #104	; 0x68
    5ae8:	f7ff fcf7 	bl	54da <memset>
    5aec:	0020      	movs	r0, r4
    5aee:	bd70      	pop	{r4, r5, r6, pc}

00005af0 <__sinit>:
    5af0:	6983      	ldr	r3, [r0, #24]
    5af2:	b513      	push	{r0, r1, r4, lr}
    5af4:	0004      	movs	r4, r0
    5af6:	2b00      	cmp	r3, #0
    5af8:	d128      	bne.n	5b4c <__sinit+0x5c>
    5afa:	6483      	str	r3, [r0, #72]	; 0x48
    5afc:	64c3      	str	r3, [r0, #76]	; 0x4c
    5afe:	6503      	str	r3, [r0, #80]	; 0x50
    5b00:	4b13      	ldr	r3, [pc, #76]	; (5b50 <__sinit+0x60>)
    5b02:	4a14      	ldr	r2, [pc, #80]	; (5b54 <__sinit+0x64>)
    5b04:	681b      	ldr	r3, [r3, #0]
    5b06:	6282      	str	r2, [r0, #40]	; 0x28
    5b08:	9301      	str	r3, [sp, #4]
    5b0a:	4298      	cmp	r0, r3
    5b0c:	d101      	bne.n	5b12 <__sinit+0x22>
    5b0e:	2301      	movs	r3, #1
    5b10:	6183      	str	r3, [r0, #24]
    5b12:	0020      	movs	r0, r4
    5b14:	f000 f820 	bl	5b58 <__sfp>
    5b18:	6060      	str	r0, [r4, #4]
    5b1a:	0020      	movs	r0, r4
    5b1c:	f000 f81c 	bl	5b58 <__sfp>
    5b20:	60a0      	str	r0, [r4, #8]
    5b22:	0020      	movs	r0, r4
    5b24:	f000 f818 	bl	5b58 <__sfp>
    5b28:	2200      	movs	r2, #0
    5b2a:	60e0      	str	r0, [r4, #12]
    5b2c:	2104      	movs	r1, #4
    5b2e:	6860      	ldr	r0, [r4, #4]
    5b30:	f7ff ffa4 	bl	5a7c <std.isra.0>
    5b34:	2201      	movs	r2, #1
    5b36:	2109      	movs	r1, #9
    5b38:	68a0      	ldr	r0, [r4, #8]
    5b3a:	f7ff ff9f 	bl	5a7c <std.isra.0>
    5b3e:	2202      	movs	r2, #2
    5b40:	2112      	movs	r1, #18
    5b42:	68e0      	ldr	r0, [r4, #12]
    5b44:	f7ff ff9a 	bl	5a7c <std.isra.0>
    5b48:	2301      	movs	r3, #1
    5b4a:	61a3      	str	r3, [r4, #24]
    5b4c:	bd13      	pop	{r0, r1, r4, pc}
    5b4e:	46c0      	nop			; (mov r8, r8)
    5b50:	00006c28 	.word	0x00006c28
    5b54:	00005a6d 	.word	0x00005a6d

00005b58 <__sfp>:
    5b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b5a:	4b1d      	ldr	r3, [pc, #116]	; (5bd0 <__sfp+0x78>)
    5b5c:	0006      	movs	r6, r0
    5b5e:	681d      	ldr	r5, [r3, #0]
    5b60:	69ab      	ldr	r3, [r5, #24]
    5b62:	2b00      	cmp	r3, #0
    5b64:	d102      	bne.n	5b6c <__sfp+0x14>
    5b66:	0028      	movs	r0, r5
    5b68:	f7ff ffc2 	bl	5af0 <__sinit>
    5b6c:	3548      	adds	r5, #72	; 0x48
    5b6e:	68ac      	ldr	r4, [r5, #8]
    5b70:	686b      	ldr	r3, [r5, #4]
    5b72:	3b01      	subs	r3, #1
    5b74:	d405      	bmi.n	5b82 <__sfp+0x2a>
    5b76:	220c      	movs	r2, #12
    5b78:	5ea7      	ldrsh	r7, [r4, r2]
    5b7a:	2f00      	cmp	r7, #0
    5b7c:	d010      	beq.n	5ba0 <__sfp+0x48>
    5b7e:	3468      	adds	r4, #104	; 0x68
    5b80:	e7f7      	b.n	5b72 <__sfp+0x1a>
    5b82:	682b      	ldr	r3, [r5, #0]
    5b84:	2b00      	cmp	r3, #0
    5b86:	d001      	beq.n	5b8c <__sfp+0x34>
    5b88:	682d      	ldr	r5, [r5, #0]
    5b8a:	e7f0      	b.n	5b6e <__sfp+0x16>
    5b8c:	2104      	movs	r1, #4
    5b8e:	0030      	movs	r0, r6
    5b90:	f7ff ff98 	bl	5ac4 <__sfmoreglue>
    5b94:	6028      	str	r0, [r5, #0]
    5b96:	2800      	cmp	r0, #0
    5b98:	d1f6      	bne.n	5b88 <__sfp+0x30>
    5b9a:	230c      	movs	r3, #12
    5b9c:	6033      	str	r3, [r6, #0]
    5b9e:	e016      	b.n	5bce <__sfp+0x76>
    5ba0:	2301      	movs	r3, #1
    5ba2:	0020      	movs	r0, r4
    5ba4:	425b      	negs	r3, r3
    5ba6:	81e3      	strh	r3, [r4, #14]
    5ba8:	3302      	adds	r3, #2
    5baa:	81a3      	strh	r3, [r4, #12]
    5bac:	6667      	str	r7, [r4, #100]	; 0x64
    5bae:	6027      	str	r7, [r4, #0]
    5bb0:	60a7      	str	r7, [r4, #8]
    5bb2:	6067      	str	r7, [r4, #4]
    5bb4:	6127      	str	r7, [r4, #16]
    5bb6:	6167      	str	r7, [r4, #20]
    5bb8:	61a7      	str	r7, [r4, #24]
    5bba:	305c      	adds	r0, #92	; 0x5c
    5bbc:	2208      	movs	r2, #8
    5bbe:	0039      	movs	r1, r7
    5bc0:	f7ff fc8b 	bl	54da <memset>
    5bc4:	0020      	movs	r0, r4
    5bc6:	6367      	str	r7, [r4, #52]	; 0x34
    5bc8:	63a7      	str	r7, [r4, #56]	; 0x38
    5bca:	64a7      	str	r7, [r4, #72]	; 0x48
    5bcc:	64e7      	str	r7, [r4, #76]	; 0x4c
    5bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5bd0:	00006c28 	.word	0x00006c28

00005bd4 <_fwalk_reent>:
    5bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5bd6:	0004      	movs	r4, r0
    5bd8:	0007      	movs	r7, r0
    5bda:	2600      	movs	r6, #0
    5bdc:	9101      	str	r1, [sp, #4]
    5bde:	3448      	adds	r4, #72	; 0x48
    5be0:	2c00      	cmp	r4, #0
    5be2:	d016      	beq.n	5c12 <_fwalk_reent+0x3e>
    5be4:	6863      	ldr	r3, [r4, #4]
    5be6:	68a5      	ldr	r5, [r4, #8]
    5be8:	9300      	str	r3, [sp, #0]
    5bea:	9b00      	ldr	r3, [sp, #0]
    5bec:	3b01      	subs	r3, #1
    5bee:	9300      	str	r3, [sp, #0]
    5bf0:	d40d      	bmi.n	5c0e <_fwalk_reent+0x3a>
    5bf2:	89ab      	ldrh	r3, [r5, #12]
    5bf4:	2b01      	cmp	r3, #1
    5bf6:	d908      	bls.n	5c0a <_fwalk_reent+0x36>
    5bf8:	220e      	movs	r2, #14
    5bfa:	5eab      	ldrsh	r3, [r5, r2]
    5bfc:	3301      	adds	r3, #1
    5bfe:	d004      	beq.n	5c0a <_fwalk_reent+0x36>
    5c00:	0029      	movs	r1, r5
    5c02:	0038      	movs	r0, r7
    5c04:	9b01      	ldr	r3, [sp, #4]
    5c06:	4798      	blx	r3
    5c08:	4306      	orrs	r6, r0
    5c0a:	3568      	adds	r5, #104	; 0x68
    5c0c:	e7ed      	b.n	5bea <_fwalk_reent+0x16>
    5c0e:	6824      	ldr	r4, [r4, #0]
    5c10:	e7e6      	b.n	5be0 <_fwalk_reent+0xc>
    5c12:	0030      	movs	r0, r6
    5c14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00005c18 <__swhatbuf_r>:
    5c18:	b570      	push	{r4, r5, r6, lr}
    5c1a:	000e      	movs	r6, r1
    5c1c:	001d      	movs	r5, r3
    5c1e:	230e      	movs	r3, #14
    5c20:	5ec9      	ldrsh	r1, [r1, r3]
    5c22:	b090      	sub	sp, #64	; 0x40
    5c24:	0014      	movs	r4, r2
    5c26:	2900      	cmp	r1, #0
    5c28:	da06      	bge.n	5c38 <__swhatbuf_r+0x20>
    5c2a:	2300      	movs	r3, #0
    5c2c:	602b      	str	r3, [r5, #0]
    5c2e:	89b3      	ldrh	r3, [r6, #12]
    5c30:	061b      	lsls	r3, r3, #24
    5c32:	d50f      	bpl.n	5c54 <__swhatbuf_r+0x3c>
    5c34:	2340      	movs	r3, #64	; 0x40
    5c36:	e00f      	b.n	5c58 <__swhatbuf_r+0x40>
    5c38:	aa01      	add	r2, sp, #4
    5c3a:	f000 fc4f 	bl	64dc <_fstat_r>
    5c3e:	2800      	cmp	r0, #0
    5c40:	dbf3      	blt.n	5c2a <__swhatbuf_r+0x12>
    5c42:	23f0      	movs	r3, #240	; 0xf0
    5c44:	9a02      	ldr	r2, [sp, #8]
    5c46:	021b      	lsls	r3, r3, #8
    5c48:	4013      	ands	r3, r2
    5c4a:	4a05      	ldr	r2, [pc, #20]	; (5c60 <__swhatbuf_r+0x48>)
    5c4c:	189b      	adds	r3, r3, r2
    5c4e:	425a      	negs	r2, r3
    5c50:	4153      	adcs	r3, r2
    5c52:	602b      	str	r3, [r5, #0]
    5c54:	2380      	movs	r3, #128	; 0x80
    5c56:	00db      	lsls	r3, r3, #3
    5c58:	2000      	movs	r0, #0
    5c5a:	6023      	str	r3, [r4, #0]
    5c5c:	b010      	add	sp, #64	; 0x40
    5c5e:	bd70      	pop	{r4, r5, r6, pc}
    5c60:	ffffe000 	.word	0xffffe000

00005c64 <__smakebuf_r>:
    5c64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5c66:	2602      	movs	r6, #2
    5c68:	898b      	ldrh	r3, [r1, #12]
    5c6a:	0005      	movs	r5, r0
    5c6c:	000c      	movs	r4, r1
    5c6e:	4233      	tst	r3, r6
    5c70:	d110      	bne.n	5c94 <__smakebuf_r+0x30>
    5c72:	ab01      	add	r3, sp, #4
    5c74:	466a      	mov	r2, sp
    5c76:	f7ff ffcf 	bl	5c18 <__swhatbuf_r>
    5c7a:	9900      	ldr	r1, [sp, #0]
    5c7c:	0007      	movs	r7, r0
    5c7e:	0028      	movs	r0, r5
    5c80:	f000 f87e 	bl	5d80 <_malloc_r>
    5c84:	2800      	cmp	r0, #0
    5c86:	d10c      	bne.n	5ca2 <__smakebuf_r+0x3e>
    5c88:	220c      	movs	r2, #12
    5c8a:	5ea3      	ldrsh	r3, [r4, r2]
    5c8c:	059a      	lsls	r2, r3, #22
    5c8e:	d423      	bmi.n	5cd8 <__smakebuf_r+0x74>
    5c90:	4333      	orrs	r3, r6
    5c92:	81a3      	strh	r3, [r4, #12]
    5c94:	0023      	movs	r3, r4
    5c96:	3347      	adds	r3, #71	; 0x47
    5c98:	6023      	str	r3, [r4, #0]
    5c9a:	6123      	str	r3, [r4, #16]
    5c9c:	2301      	movs	r3, #1
    5c9e:	6163      	str	r3, [r4, #20]
    5ca0:	e01a      	b.n	5cd8 <__smakebuf_r+0x74>
    5ca2:	2280      	movs	r2, #128	; 0x80
    5ca4:	4b0d      	ldr	r3, [pc, #52]	; (5cdc <__smakebuf_r+0x78>)
    5ca6:	62ab      	str	r3, [r5, #40]	; 0x28
    5ca8:	89a3      	ldrh	r3, [r4, #12]
    5caa:	6020      	str	r0, [r4, #0]
    5cac:	4313      	orrs	r3, r2
    5cae:	81a3      	strh	r3, [r4, #12]
    5cb0:	9b00      	ldr	r3, [sp, #0]
    5cb2:	6120      	str	r0, [r4, #16]
    5cb4:	6163      	str	r3, [r4, #20]
    5cb6:	9b01      	ldr	r3, [sp, #4]
    5cb8:	2b00      	cmp	r3, #0
    5cba:	d00a      	beq.n	5cd2 <__smakebuf_r+0x6e>
    5cbc:	230e      	movs	r3, #14
    5cbe:	5ee1      	ldrsh	r1, [r4, r3]
    5cc0:	0028      	movs	r0, r5
    5cc2:	f000 fc1d 	bl	6500 <_isatty_r>
    5cc6:	2800      	cmp	r0, #0
    5cc8:	d003      	beq.n	5cd2 <__smakebuf_r+0x6e>
    5cca:	2201      	movs	r2, #1
    5ccc:	89a3      	ldrh	r3, [r4, #12]
    5cce:	4313      	orrs	r3, r2
    5cd0:	81a3      	strh	r3, [r4, #12]
    5cd2:	89a3      	ldrh	r3, [r4, #12]
    5cd4:	431f      	orrs	r7, r3
    5cd6:	81a7      	strh	r7, [r4, #12]
    5cd8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    5cda:	46c0      	nop			; (mov r8, r8)
    5cdc:	00005a6d 	.word	0x00005a6d

00005ce0 <malloc>:
    5ce0:	b510      	push	{r4, lr}
    5ce2:	4b03      	ldr	r3, [pc, #12]	; (5cf0 <malloc+0x10>)
    5ce4:	0001      	movs	r1, r0
    5ce6:	6818      	ldr	r0, [r3, #0]
    5ce8:	f000 f84a 	bl	5d80 <_malloc_r>
    5cec:	bd10      	pop	{r4, pc}
    5cee:	46c0      	nop			; (mov r8, r8)
    5cf0:	2000006c 	.word	0x2000006c

00005cf4 <_free_r>:
    5cf4:	b530      	push	{r4, r5, lr}
    5cf6:	2900      	cmp	r1, #0
    5cf8:	d03e      	beq.n	5d78 <_free_r+0x84>
    5cfa:	3904      	subs	r1, #4
    5cfc:	680b      	ldr	r3, [r1, #0]
    5cfe:	2b00      	cmp	r3, #0
    5d00:	da00      	bge.n	5d04 <_free_r+0x10>
    5d02:	18c9      	adds	r1, r1, r3
    5d04:	4a1d      	ldr	r2, [pc, #116]	; (5d7c <_free_r+0x88>)
    5d06:	6813      	ldr	r3, [r2, #0]
    5d08:	0014      	movs	r4, r2
    5d0a:	2b00      	cmp	r3, #0
    5d0c:	d102      	bne.n	5d14 <_free_r+0x20>
    5d0e:	604b      	str	r3, [r1, #4]
    5d10:	6011      	str	r1, [r2, #0]
    5d12:	e031      	b.n	5d78 <_free_r+0x84>
    5d14:	428b      	cmp	r3, r1
    5d16:	d90d      	bls.n	5d34 <_free_r+0x40>
    5d18:	680a      	ldr	r2, [r1, #0]
    5d1a:	1888      	adds	r0, r1, r2
    5d1c:	4283      	cmp	r3, r0
    5d1e:	d103      	bne.n	5d28 <_free_r+0x34>
    5d20:	6818      	ldr	r0, [r3, #0]
    5d22:	685b      	ldr	r3, [r3, #4]
    5d24:	1882      	adds	r2, r0, r2
    5d26:	600a      	str	r2, [r1, #0]
    5d28:	604b      	str	r3, [r1, #4]
    5d2a:	6021      	str	r1, [r4, #0]
    5d2c:	e024      	b.n	5d78 <_free_r+0x84>
    5d2e:	428a      	cmp	r2, r1
    5d30:	d803      	bhi.n	5d3a <_free_r+0x46>
    5d32:	0013      	movs	r3, r2
    5d34:	685a      	ldr	r2, [r3, #4]
    5d36:	2a00      	cmp	r2, #0
    5d38:	d1f9      	bne.n	5d2e <_free_r+0x3a>
    5d3a:	681d      	ldr	r5, [r3, #0]
    5d3c:	195c      	adds	r4, r3, r5
    5d3e:	428c      	cmp	r4, r1
    5d40:	d10b      	bne.n	5d5a <_free_r+0x66>
    5d42:	6809      	ldr	r1, [r1, #0]
    5d44:	1869      	adds	r1, r5, r1
    5d46:	1858      	adds	r0, r3, r1
    5d48:	6019      	str	r1, [r3, #0]
    5d4a:	4282      	cmp	r2, r0
    5d4c:	d114      	bne.n	5d78 <_free_r+0x84>
    5d4e:	6810      	ldr	r0, [r2, #0]
    5d50:	6852      	ldr	r2, [r2, #4]
    5d52:	1841      	adds	r1, r0, r1
    5d54:	6019      	str	r1, [r3, #0]
    5d56:	605a      	str	r2, [r3, #4]
    5d58:	e00e      	b.n	5d78 <_free_r+0x84>
    5d5a:	428c      	cmp	r4, r1
    5d5c:	d902      	bls.n	5d64 <_free_r+0x70>
    5d5e:	230c      	movs	r3, #12
    5d60:	6003      	str	r3, [r0, #0]
    5d62:	e009      	b.n	5d78 <_free_r+0x84>
    5d64:	6808      	ldr	r0, [r1, #0]
    5d66:	180c      	adds	r4, r1, r0
    5d68:	42a2      	cmp	r2, r4
    5d6a:	d103      	bne.n	5d74 <_free_r+0x80>
    5d6c:	6814      	ldr	r4, [r2, #0]
    5d6e:	6852      	ldr	r2, [r2, #4]
    5d70:	1820      	adds	r0, r4, r0
    5d72:	6008      	str	r0, [r1, #0]
    5d74:	604a      	str	r2, [r1, #4]
    5d76:	6059      	str	r1, [r3, #4]
    5d78:	bd30      	pop	{r4, r5, pc}
    5d7a:	46c0      	nop			; (mov r8, r8)
    5d7c:	20000124 	.word	0x20000124

00005d80 <_malloc_r>:
    5d80:	2303      	movs	r3, #3
    5d82:	b570      	push	{r4, r5, r6, lr}
    5d84:	1ccd      	adds	r5, r1, #3
    5d86:	439d      	bics	r5, r3
    5d88:	3508      	adds	r5, #8
    5d8a:	0006      	movs	r6, r0
    5d8c:	2d0c      	cmp	r5, #12
    5d8e:	d201      	bcs.n	5d94 <_malloc_r+0x14>
    5d90:	250c      	movs	r5, #12
    5d92:	e005      	b.n	5da0 <_malloc_r+0x20>
    5d94:	2d00      	cmp	r5, #0
    5d96:	da03      	bge.n	5da0 <_malloc_r+0x20>
    5d98:	230c      	movs	r3, #12
    5d9a:	2000      	movs	r0, #0
    5d9c:	6033      	str	r3, [r6, #0]
    5d9e:	e040      	b.n	5e22 <_malloc_r+0xa2>
    5da0:	42a9      	cmp	r1, r5
    5da2:	d8f9      	bhi.n	5d98 <_malloc_r+0x18>
    5da4:	4b1f      	ldr	r3, [pc, #124]	; (5e24 <_malloc_r+0xa4>)
    5da6:	681c      	ldr	r4, [r3, #0]
    5da8:	001a      	movs	r2, r3
    5daa:	0021      	movs	r1, r4
    5dac:	2900      	cmp	r1, #0
    5dae:	d013      	beq.n	5dd8 <_malloc_r+0x58>
    5db0:	680b      	ldr	r3, [r1, #0]
    5db2:	1b5b      	subs	r3, r3, r5
    5db4:	d40d      	bmi.n	5dd2 <_malloc_r+0x52>
    5db6:	2b0b      	cmp	r3, #11
    5db8:	d902      	bls.n	5dc0 <_malloc_r+0x40>
    5dba:	600b      	str	r3, [r1, #0]
    5dbc:	18cc      	adds	r4, r1, r3
    5dbe:	e01e      	b.n	5dfe <_malloc_r+0x7e>
    5dc0:	428c      	cmp	r4, r1
    5dc2:	d102      	bne.n	5dca <_malloc_r+0x4a>
    5dc4:	6863      	ldr	r3, [r4, #4]
    5dc6:	6013      	str	r3, [r2, #0]
    5dc8:	e01a      	b.n	5e00 <_malloc_r+0x80>
    5dca:	684b      	ldr	r3, [r1, #4]
    5dcc:	6063      	str	r3, [r4, #4]
    5dce:	000c      	movs	r4, r1
    5dd0:	e016      	b.n	5e00 <_malloc_r+0x80>
    5dd2:	000c      	movs	r4, r1
    5dd4:	6849      	ldr	r1, [r1, #4]
    5dd6:	e7e9      	b.n	5dac <_malloc_r+0x2c>
    5dd8:	4c13      	ldr	r4, [pc, #76]	; (5e28 <_malloc_r+0xa8>)
    5dda:	6823      	ldr	r3, [r4, #0]
    5ddc:	2b00      	cmp	r3, #0
    5dde:	d103      	bne.n	5de8 <_malloc_r+0x68>
    5de0:	0030      	movs	r0, r6
    5de2:	f000 faf7 	bl	63d4 <_sbrk_r>
    5de6:	6020      	str	r0, [r4, #0]
    5de8:	0029      	movs	r1, r5
    5dea:	0030      	movs	r0, r6
    5dec:	f000 faf2 	bl	63d4 <_sbrk_r>
    5df0:	1c43      	adds	r3, r0, #1
    5df2:	d0d1      	beq.n	5d98 <_malloc_r+0x18>
    5df4:	2303      	movs	r3, #3
    5df6:	1cc4      	adds	r4, r0, #3
    5df8:	439c      	bics	r4, r3
    5dfa:	42a0      	cmp	r0, r4
    5dfc:	d10a      	bne.n	5e14 <_malloc_r+0x94>
    5dfe:	6025      	str	r5, [r4, #0]
    5e00:	0020      	movs	r0, r4
    5e02:	2207      	movs	r2, #7
    5e04:	300b      	adds	r0, #11
    5e06:	1d23      	adds	r3, r4, #4
    5e08:	4390      	bics	r0, r2
    5e0a:	1ac3      	subs	r3, r0, r3
    5e0c:	d009      	beq.n	5e22 <_malloc_r+0xa2>
    5e0e:	425a      	negs	r2, r3
    5e10:	50e2      	str	r2, [r4, r3]
    5e12:	e006      	b.n	5e22 <_malloc_r+0xa2>
    5e14:	1a21      	subs	r1, r4, r0
    5e16:	0030      	movs	r0, r6
    5e18:	f000 fadc 	bl	63d4 <_sbrk_r>
    5e1c:	1c43      	adds	r3, r0, #1
    5e1e:	d1ee      	bne.n	5dfe <_malloc_r+0x7e>
    5e20:	e7ba      	b.n	5d98 <_malloc_r+0x18>
    5e22:	bd70      	pop	{r4, r5, r6, pc}
    5e24:	20000124 	.word	0x20000124
    5e28:	20000120 	.word	0x20000120

00005e2c <__sfputc_r>:
    5e2c:	6893      	ldr	r3, [r2, #8]
    5e2e:	b510      	push	{r4, lr}
    5e30:	3b01      	subs	r3, #1
    5e32:	6093      	str	r3, [r2, #8]
    5e34:	2b00      	cmp	r3, #0
    5e36:	da05      	bge.n	5e44 <__sfputc_r+0x18>
    5e38:	6994      	ldr	r4, [r2, #24]
    5e3a:	42a3      	cmp	r3, r4
    5e3c:	db08      	blt.n	5e50 <__sfputc_r+0x24>
    5e3e:	b2cb      	uxtb	r3, r1
    5e40:	2b0a      	cmp	r3, #10
    5e42:	d005      	beq.n	5e50 <__sfputc_r+0x24>
    5e44:	6813      	ldr	r3, [r2, #0]
    5e46:	1c58      	adds	r0, r3, #1
    5e48:	6010      	str	r0, [r2, #0]
    5e4a:	7019      	strb	r1, [r3, #0]
    5e4c:	b2c8      	uxtb	r0, r1
    5e4e:	e001      	b.n	5e54 <__sfputc_r+0x28>
    5e50:	f7ff fc8c 	bl	576c <__swbuf_r>
    5e54:	bd10      	pop	{r4, pc}

00005e56 <__sfputs_r>:
    5e56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e58:	0006      	movs	r6, r0
    5e5a:	000f      	movs	r7, r1
    5e5c:	0014      	movs	r4, r2
    5e5e:	18d5      	adds	r5, r2, r3
    5e60:	42ac      	cmp	r4, r5
    5e62:	d008      	beq.n	5e76 <__sfputs_r+0x20>
    5e64:	7821      	ldrb	r1, [r4, #0]
    5e66:	003a      	movs	r2, r7
    5e68:	0030      	movs	r0, r6
    5e6a:	f7ff ffdf 	bl	5e2c <__sfputc_r>
    5e6e:	3401      	adds	r4, #1
    5e70:	1c43      	adds	r3, r0, #1
    5e72:	d1f5      	bne.n	5e60 <__sfputs_r+0xa>
    5e74:	e000      	b.n	5e78 <__sfputs_r+0x22>
    5e76:	2000      	movs	r0, #0
    5e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005e7c <_vfiprintf_r>:
    5e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e7e:	b09f      	sub	sp, #124	; 0x7c
    5e80:	0006      	movs	r6, r0
    5e82:	000f      	movs	r7, r1
    5e84:	9202      	str	r2, [sp, #8]
    5e86:	9305      	str	r3, [sp, #20]
    5e88:	2800      	cmp	r0, #0
    5e8a:	d004      	beq.n	5e96 <_vfiprintf_r+0x1a>
    5e8c:	6983      	ldr	r3, [r0, #24]
    5e8e:	2b00      	cmp	r3, #0
    5e90:	d101      	bne.n	5e96 <_vfiprintf_r+0x1a>
    5e92:	f7ff fe2d 	bl	5af0 <__sinit>
    5e96:	4b7f      	ldr	r3, [pc, #508]	; (6094 <_vfiprintf_r+0x218>)
    5e98:	429f      	cmp	r7, r3
    5e9a:	d101      	bne.n	5ea0 <_vfiprintf_r+0x24>
    5e9c:	6877      	ldr	r7, [r6, #4]
    5e9e:	e008      	b.n	5eb2 <_vfiprintf_r+0x36>
    5ea0:	4b7d      	ldr	r3, [pc, #500]	; (6098 <_vfiprintf_r+0x21c>)
    5ea2:	429f      	cmp	r7, r3
    5ea4:	d101      	bne.n	5eaa <_vfiprintf_r+0x2e>
    5ea6:	68b7      	ldr	r7, [r6, #8]
    5ea8:	e003      	b.n	5eb2 <_vfiprintf_r+0x36>
    5eaa:	4b7c      	ldr	r3, [pc, #496]	; (609c <_vfiprintf_r+0x220>)
    5eac:	429f      	cmp	r7, r3
    5eae:	d100      	bne.n	5eb2 <_vfiprintf_r+0x36>
    5eb0:	68f7      	ldr	r7, [r6, #12]
    5eb2:	89bb      	ldrh	r3, [r7, #12]
    5eb4:	071b      	lsls	r3, r3, #28
    5eb6:	d50a      	bpl.n	5ece <_vfiprintf_r+0x52>
    5eb8:	693b      	ldr	r3, [r7, #16]
    5eba:	2b00      	cmp	r3, #0
    5ebc:	d007      	beq.n	5ece <_vfiprintf_r+0x52>
    5ebe:	2300      	movs	r3, #0
    5ec0:	ad06      	add	r5, sp, #24
    5ec2:	616b      	str	r3, [r5, #20]
    5ec4:	3320      	adds	r3, #32
    5ec6:	766b      	strb	r3, [r5, #25]
    5ec8:	3310      	adds	r3, #16
    5eca:	76ab      	strb	r3, [r5, #26]
    5ecc:	e03d      	b.n	5f4a <_vfiprintf_r+0xce>
    5ece:	0039      	movs	r1, r7
    5ed0:	0030      	movs	r0, r6
    5ed2:	f7ff fca3 	bl	581c <__swsetup_r>
    5ed6:	2800      	cmp	r0, #0
    5ed8:	d0f1      	beq.n	5ebe <_vfiprintf_r+0x42>
    5eda:	2001      	movs	r0, #1
    5edc:	4240      	negs	r0, r0
    5ede:	e0d6      	b.n	608e <_vfiprintf_r+0x212>
    5ee0:	9a05      	ldr	r2, [sp, #20]
    5ee2:	1d11      	adds	r1, r2, #4
    5ee4:	6812      	ldr	r2, [r2, #0]
    5ee6:	9105      	str	r1, [sp, #20]
    5ee8:	2a00      	cmp	r2, #0
    5eea:	da00      	bge.n	5eee <_vfiprintf_r+0x72>
    5eec:	e07f      	b.n	5fee <_vfiprintf_r+0x172>
    5eee:	9209      	str	r2, [sp, #36]	; 0x24
    5ef0:	3401      	adds	r4, #1
    5ef2:	7823      	ldrb	r3, [r4, #0]
    5ef4:	2b2e      	cmp	r3, #46	; 0x2e
    5ef6:	d100      	bne.n	5efa <_vfiprintf_r+0x7e>
    5ef8:	e08d      	b.n	6016 <_vfiprintf_r+0x19a>
    5efa:	7821      	ldrb	r1, [r4, #0]
    5efc:	2203      	movs	r2, #3
    5efe:	4868      	ldr	r0, [pc, #416]	; (60a0 <_vfiprintf_r+0x224>)
    5f00:	f000 fb24 	bl	654c <memchr>
    5f04:	2800      	cmp	r0, #0
    5f06:	d007      	beq.n	5f18 <_vfiprintf_r+0x9c>
    5f08:	4b65      	ldr	r3, [pc, #404]	; (60a0 <_vfiprintf_r+0x224>)
    5f0a:	682a      	ldr	r2, [r5, #0]
    5f0c:	1ac0      	subs	r0, r0, r3
    5f0e:	2340      	movs	r3, #64	; 0x40
    5f10:	4083      	lsls	r3, r0
    5f12:	4313      	orrs	r3, r2
    5f14:	602b      	str	r3, [r5, #0]
    5f16:	3401      	adds	r4, #1
    5f18:	7821      	ldrb	r1, [r4, #0]
    5f1a:	1c63      	adds	r3, r4, #1
    5f1c:	2206      	movs	r2, #6
    5f1e:	4861      	ldr	r0, [pc, #388]	; (60a4 <_vfiprintf_r+0x228>)
    5f20:	9302      	str	r3, [sp, #8]
    5f22:	7629      	strb	r1, [r5, #24]
    5f24:	f000 fb12 	bl	654c <memchr>
    5f28:	2800      	cmp	r0, #0
    5f2a:	d100      	bne.n	5f2e <_vfiprintf_r+0xb2>
    5f2c:	e09d      	b.n	606a <_vfiprintf_r+0x1ee>
    5f2e:	4b5e      	ldr	r3, [pc, #376]	; (60a8 <_vfiprintf_r+0x22c>)
    5f30:	2b00      	cmp	r3, #0
    5f32:	d000      	beq.n	5f36 <_vfiprintf_r+0xba>
    5f34:	e090      	b.n	6058 <_vfiprintf_r+0x1dc>
    5f36:	2207      	movs	r2, #7
    5f38:	9b05      	ldr	r3, [sp, #20]
    5f3a:	3307      	adds	r3, #7
    5f3c:	4393      	bics	r3, r2
    5f3e:	3308      	adds	r3, #8
    5f40:	9305      	str	r3, [sp, #20]
    5f42:	696b      	ldr	r3, [r5, #20]
    5f44:	9a03      	ldr	r2, [sp, #12]
    5f46:	189b      	adds	r3, r3, r2
    5f48:	616b      	str	r3, [r5, #20]
    5f4a:	9c02      	ldr	r4, [sp, #8]
    5f4c:	7823      	ldrb	r3, [r4, #0]
    5f4e:	2b00      	cmp	r3, #0
    5f50:	d104      	bne.n	5f5c <_vfiprintf_r+0xe0>
    5f52:	9b02      	ldr	r3, [sp, #8]
    5f54:	1ae3      	subs	r3, r4, r3
    5f56:	9304      	str	r3, [sp, #16]
    5f58:	d012      	beq.n	5f80 <_vfiprintf_r+0x104>
    5f5a:	e003      	b.n	5f64 <_vfiprintf_r+0xe8>
    5f5c:	2b25      	cmp	r3, #37	; 0x25
    5f5e:	d0f8      	beq.n	5f52 <_vfiprintf_r+0xd6>
    5f60:	3401      	adds	r4, #1
    5f62:	e7f3      	b.n	5f4c <_vfiprintf_r+0xd0>
    5f64:	9b04      	ldr	r3, [sp, #16]
    5f66:	9a02      	ldr	r2, [sp, #8]
    5f68:	0039      	movs	r1, r7
    5f6a:	0030      	movs	r0, r6
    5f6c:	f7ff ff73 	bl	5e56 <__sfputs_r>
    5f70:	1c43      	adds	r3, r0, #1
    5f72:	d100      	bne.n	5f76 <_vfiprintf_r+0xfa>
    5f74:	e086      	b.n	6084 <_vfiprintf_r+0x208>
    5f76:	696a      	ldr	r2, [r5, #20]
    5f78:	9b04      	ldr	r3, [sp, #16]
    5f7a:	4694      	mov	ip, r2
    5f7c:	4463      	add	r3, ip
    5f7e:	616b      	str	r3, [r5, #20]
    5f80:	7823      	ldrb	r3, [r4, #0]
    5f82:	2b00      	cmp	r3, #0
    5f84:	d07e      	beq.n	6084 <_vfiprintf_r+0x208>
    5f86:	2201      	movs	r2, #1
    5f88:	2300      	movs	r3, #0
    5f8a:	4252      	negs	r2, r2
    5f8c:	606a      	str	r2, [r5, #4]
    5f8e:	a902      	add	r1, sp, #8
    5f90:	3254      	adds	r2, #84	; 0x54
    5f92:	1852      	adds	r2, r2, r1
    5f94:	3401      	adds	r4, #1
    5f96:	602b      	str	r3, [r5, #0]
    5f98:	60eb      	str	r3, [r5, #12]
    5f9a:	60ab      	str	r3, [r5, #8]
    5f9c:	7013      	strb	r3, [r2, #0]
    5f9e:	65ab      	str	r3, [r5, #88]	; 0x58
    5fa0:	7821      	ldrb	r1, [r4, #0]
    5fa2:	2205      	movs	r2, #5
    5fa4:	4841      	ldr	r0, [pc, #260]	; (60ac <_vfiprintf_r+0x230>)
    5fa6:	f000 fad1 	bl	654c <memchr>
    5faa:	2800      	cmp	r0, #0
    5fac:	d008      	beq.n	5fc0 <_vfiprintf_r+0x144>
    5fae:	4b3f      	ldr	r3, [pc, #252]	; (60ac <_vfiprintf_r+0x230>)
    5fb0:	682a      	ldr	r2, [r5, #0]
    5fb2:	1ac0      	subs	r0, r0, r3
    5fb4:	2301      	movs	r3, #1
    5fb6:	4083      	lsls	r3, r0
    5fb8:	4313      	orrs	r3, r2
    5fba:	602b      	str	r3, [r5, #0]
    5fbc:	3401      	adds	r4, #1
    5fbe:	e7ef      	b.n	5fa0 <_vfiprintf_r+0x124>
    5fc0:	682b      	ldr	r3, [r5, #0]
    5fc2:	06da      	lsls	r2, r3, #27
    5fc4:	d504      	bpl.n	5fd0 <_vfiprintf_r+0x154>
    5fc6:	2253      	movs	r2, #83	; 0x53
    5fc8:	2120      	movs	r1, #32
    5fca:	a802      	add	r0, sp, #8
    5fcc:	1812      	adds	r2, r2, r0
    5fce:	7011      	strb	r1, [r2, #0]
    5fd0:	071a      	lsls	r2, r3, #28
    5fd2:	d504      	bpl.n	5fde <_vfiprintf_r+0x162>
    5fd4:	2253      	movs	r2, #83	; 0x53
    5fd6:	212b      	movs	r1, #43	; 0x2b
    5fd8:	a802      	add	r0, sp, #8
    5fda:	1812      	adds	r2, r2, r0
    5fdc:	7011      	strb	r1, [r2, #0]
    5fde:	7822      	ldrb	r2, [r4, #0]
    5fe0:	2a2a      	cmp	r2, #42	; 0x2a
    5fe2:	d100      	bne.n	5fe6 <_vfiprintf_r+0x16a>
    5fe4:	e77c      	b.n	5ee0 <_vfiprintf_r+0x64>
    5fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5fe8:	2000      	movs	r0, #0
    5fea:	210a      	movs	r1, #10
    5fec:	e005      	b.n	5ffa <_vfiprintf_r+0x17e>
    5fee:	4252      	negs	r2, r2
    5ff0:	60ea      	str	r2, [r5, #12]
    5ff2:	2202      	movs	r2, #2
    5ff4:	4313      	orrs	r3, r2
    5ff6:	602b      	str	r3, [r5, #0]
    5ff8:	e77a      	b.n	5ef0 <_vfiprintf_r+0x74>
    5ffa:	7822      	ldrb	r2, [r4, #0]
    5ffc:	3a30      	subs	r2, #48	; 0x30
    5ffe:	2a09      	cmp	r2, #9
    6000:	d804      	bhi.n	600c <_vfiprintf_r+0x190>
    6002:	434b      	muls	r3, r1
    6004:	3401      	adds	r4, #1
    6006:	189b      	adds	r3, r3, r2
    6008:	2001      	movs	r0, #1
    600a:	e7f6      	b.n	5ffa <_vfiprintf_r+0x17e>
    600c:	2800      	cmp	r0, #0
    600e:	d100      	bne.n	6012 <_vfiprintf_r+0x196>
    6010:	e76f      	b.n	5ef2 <_vfiprintf_r+0x76>
    6012:	9309      	str	r3, [sp, #36]	; 0x24
    6014:	e76d      	b.n	5ef2 <_vfiprintf_r+0x76>
    6016:	7863      	ldrb	r3, [r4, #1]
    6018:	2b2a      	cmp	r3, #42	; 0x2a
    601a:	d10a      	bne.n	6032 <_vfiprintf_r+0x1b6>
    601c:	9b05      	ldr	r3, [sp, #20]
    601e:	3402      	adds	r4, #2
    6020:	1d1a      	adds	r2, r3, #4
    6022:	681b      	ldr	r3, [r3, #0]
    6024:	9205      	str	r2, [sp, #20]
    6026:	2b00      	cmp	r3, #0
    6028:	da01      	bge.n	602e <_vfiprintf_r+0x1b2>
    602a:	2301      	movs	r3, #1
    602c:	425b      	negs	r3, r3
    602e:	9307      	str	r3, [sp, #28]
    6030:	e763      	b.n	5efa <_vfiprintf_r+0x7e>
    6032:	2300      	movs	r3, #0
    6034:	200a      	movs	r0, #10
    6036:	001a      	movs	r2, r3
    6038:	3401      	adds	r4, #1
    603a:	606b      	str	r3, [r5, #4]
    603c:	7821      	ldrb	r1, [r4, #0]
    603e:	3930      	subs	r1, #48	; 0x30
    6040:	2909      	cmp	r1, #9
    6042:	d804      	bhi.n	604e <_vfiprintf_r+0x1d2>
    6044:	4342      	muls	r2, r0
    6046:	3401      	adds	r4, #1
    6048:	1852      	adds	r2, r2, r1
    604a:	2301      	movs	r3, #1
    604c:	e7f6      	b.n	603c <_vfiprintf_r+0x1c0>
    604e:	2b00      	cmp	r3, #0
    6050:	d100      	bne.n	6054 <_vfiprintf_r+0x1d8>
    6052:	e752      	b.n	5efa <_vfiprintf_r+0x7e>
    6054:	9207      	str	r2, [sp, #28]
    6056:	e750      	b.n	5efa <_vfiprintf_r+0x7e>
    6058:	ab05      	add	r3, sp, #20
    605a:	9300      	str	r3, [sp, #0]
    605c:	003a      	movs	r2, r7
    605e:	4b14      	ldr	r3, [pc, #80]	; (60b0 <_vfiprintf_r+0x234>)
    6060:	0029      	movs	r1, r5
    6062:	0030      	movs	r0, r6
    6064:	e000      	b.n	6068 <_vfiprintf_r+0x1ec>
    6066:	bf00      	nop
    6068:	e007      	b.n	607a <_vfiprintf_r+0x1fe>
    606a:	ab05      	add	r3, sp, #20
    606c:	9300      	str	r3, [sp, #0]
    606e:	003a      	movs	r2, r7
    6070:	4b0f      	ldr	r3, [pc, #60]	; (60b0 <_vfiprintf_r+0x234>)
    6072:	0029      	movs	r1, r5
    6074:	0030      	movs	r0, r6
    6076:	f000 f88b 	bl	6190 <_printf_i>
    607a:	9003      	str	r0, [sp, #12]
    607c:	9b03      	ldr	r3, [sp, #12]
    607e:	3301      	adds	r3, #1
    6080:	d000      	beq.n	6084 <_vfiprintf_r+0x208>
    6082:	e75e      	b.n	5f42 <_vfiprintf_r+0xc6>
    6084:	89bb      	ldrh	r3, [r7, #12]
    6086:	065b      	lsls	r3, r3, #25
    6088:	d500      	bpl.n	608c <_vfiprintf_r+0x210>
    608a:	e726      	b.n	5eda <_vfiprintf_r+0x5e>
    608c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    608e:	b01f      	add	sp, #124	; 0x7c
    6090:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6092:	46c0      	nop			; (mov r8, r8)
    6094:	00006c2c 	.word	0x00006c2c
    6098:	00006c4c 	.word	0x00006c4c
    609c:	00006c6c 	.word	0x00006c6c
    60a0:	00006c92 	.word	0x00006c92
    60a4:	00006c96 	.word	0x00006c96
    60a8:	00000000 	.word	0x00000000
    60ac:	00006c8c 	.word	0x00006c8c
    60b0:	00005e57 	.word	0x00005e57

000060b4 <_printf_common>:
    60b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    60b6:	0017      	movs	r7, r2
    60b8:	9301      	str	r3, [sp, #4]
    60ba:	688a      	ldr	r2, [r1, #8]
    60bc:	690b      	ldr	r3, [r1, #16]
    60be:	9000      	str	r0, [sp, #0]
    60c0:	000c      	movs	r4, r1
    60c2:	4293      	cmp	r3, r2
    60c4:	da00      	bge.n	60c8 <_printf_common+0x14>
    60c6:	0013      	movs	r3, r2
    60c8:	0022      	movs	r2, r4
    60ca:	603b      	str	r3, [r7, #0]
    60cc:	3243      	adds	r2, #67	; 0x43
    60ce:	7812      	ldrb	r2, [r2, #0]
    60d0:	2a00      	cmp	r2, #0
    60d2:	d001      	beq.n	60d8 <_printf_common+0x24>
    60d4:	3301      	adds	r3, #1
    60d6:	603b      	str	r3, [r7, #0]
    60d8:	6823      	ldr	r3, [r4, #0]
    60da:	069b      	lsls	r3, r3, #26
    60dc:	d502      	bpl.n	60e4 <_printf_common+0x30>
    60de:	683b      	ldr	r3, [r7, #0]
    60e0:	3302      	adds	r3, #2
    60e2:	603b      	str	r3, [r7, #0]
    60e4:	2506      	movs	r5, #6
    60e6:	6823      	ldr	r3, [r4, #0]
    60e8:	401d      	ands	r5, r3
    60ea:	d01e      	beq.n	612a <_printf_common+0x76>
    60ec:	0023      	movs	r3, r4
    60ee:	3343      	adds	r3, #67	; 0x43
    60f0:	781b      	ldrb	r3, [r3, #0]
    60f2:	1e5a      	subs	r2, r3, #1
    60f4:	4193      	sbcs	r3, r2
    60f6:	6822      	ldr	r2, [r4, #0]
    60f8:	0692      	lsls	r2, r2, #26
    60fa:	d51c      	bpl.n	6136 <_printf_common+0x82>
    60fc:	2030      	movs	r0, #48	; 0x30
    60fe:	18e1      	adds	r1, r4, r3
    6100:	3143      	adds	r1, #67	; 0x43
    6102:	7008      	strb	r0, [r1, #0]
    6104:	0021      	movs	r1, r4
    6106:	1c5a      	adds	r2, r3, #1
    6108:	3145      	adds	r1, #69	; 0x45
    610a:	7809      	ldrb	r1, [r1, #0]
    610c:	18a2      	adds	r2, r4, r2
    610e:	3243      	adds	r2, #67	; 0x43
    6110:	3302      	adds	r3, #2
    6112:	7011      	strb	r1, [r2, #0]
    6114:	e00f      	b.n	6136 <_printf_common+0x82>
    6116:	0022      	movs	r2, r4
    6118:	2301      	movs	r3, #1
    611a:	3219      	adds	r2, #25
    611c:	9901      	ldr	r1, [sp, #4]
    611e:	9800      	ldr	r0, [sp, #0]
    6120:	9e08      	ldr	r6, [sp, #32]
    6122:	47b0      	blx	r6
    6124:	1c43      	adds	r3, r0, #1
    6126:	d00e      	beq.n	6146 <_printf_common+0x92>
    6128:	3501      	adds	r5, #1
    612a:	68e3      	ldr	r3, [r4, #12]
    612c:	683a      	ldr	r2, [r7, #0]
    612e:	1a9b      	subs	r3, r3, r2
    6130:	429d      	cmp	r5, r3
    6132:	dbf0      	blt.n	6116 <_printf_common+0x62>
    6134:	e7da      	b.n	60ec <_printf_common+0x38>
    6136:	0022      	movs	r2, r4
    6138:	9901      	ldr	r1, [sp, #4]
    613a:	3243      	adds	r2, #67	; 0x43
    613c:	9800      	ldr	r0, [sp, #0]
    613e:	9d08      	ldr	r5, [sp, #32]
    6140:	47a8      	blx	r5
    6142:	1c43      	adds	r3, r0, #1
    6144:	d102      	bne.n	614c <_printf_common+0x98>
    6146:	2001      	movs	r0, #1
    6148:	4240      	negs	r0, r0
    614a:	e020      	b.n	618e <_printf_common+0xda>
    614c:	2306      	movs	r3, #6
    614e:	6820      	ldr	r0, [r4, #0]
    6150:	68e1      	ldr	r1, [r4, #12]
    6152:	683a      	ldr	r2, [r7, #0]
    6154:	4003      	ands	r3, r0
    6156:	2500      	movs	r5, #0
    6158:	2b04      	cmp	r3, #4
    615a:	d103      	bne.n	6164 <_printf_common+0xb0>
    615c:	1a8d      	subs	r5, r1, r2
    615e:	43eb      	mvns	r3, r5
    6160:	17db      	asrs	r3, r3, #31
    6162:	401d      	ands	r5, r3
    6164:	68a3      	ldr	r3, [r4, #8]
    6166:	6922      	ldr	r2, [r4, #16]
    6168:	4293      	cmp	r3, r2
    616a:	dd01      	ble.n	6170 <_printf_common+0xbc>
    616c:	1a9b      	subs	r3, r3, r2
    616e:	18ed      	adds	r5, r5, r3
    6170:	2700      	movs	r7, #0
    6172:	42bd      	cmp	r5, r7
    6174:	d00a      	beq.n	618c <_printf_common+0xd8>
    6176:	0022      	movs	r2, r4
    6178:	2301      	movs	r3, #1
    617a:	321a      	adds	r2, #26
    617c:	9901      	ldr	r1, [sp, #4]
    617e:	9800      	ldr	r0, [sp, #0]
    6180:	9e08      	ldr	r6, [sp, #32]
    6182:	47b0      	blx	r6
    6184:	1c43      	adds	r3, r0, #1
    6186:	d0de      	beq.n	6146 <_printf_common+0x92>
    6188:	3701      	adds	r7, #1
    618a:	e7f2      	b.n	6172 <_printf_common+0xbe>
    618c:	2000      	movs	r0, #0
    618e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006190 <_printf_i>:
    6190:	b5f0      	push	{r4, r5, r6, r7, lr}
    6192:	b08b      	sub	sp, #44	; 0x2c
    6194:	9206      	str	r2, [sp, #24]
    6196:	000a      	movs	r2, r1
    6198:	3243      	adds	r2, #67	; 0x43
    619a:	9307      	str	r3, [sp, #28]
    619c:	9005      	str	r0, [sp, #20]
    619e:	9204      	str	r2, [sp, #16]
    61a0:	7e0a      	ldrb	r2, [r1, #24]
    61a2:	000c      	movs	r4, r1
    61a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    61a6:	2a6e      	cmp	r2, #110	; 0x6e
    61a8:	d100      	bne.n	61ac <_printf_i+0x1c>
    61aa:	e0ab      	b.n	6304 <_printf_i+0x174>
    61ac:	d811      	bhi.n	61d2 <_printf_i+0x42>
    61ae:	2a63      	cmp	r2, #99	; 0x63
    61b0:	d022      	beq.n	61f8 <_printf_i+0x68>
    61b2:	d809      	bhi.n	61c8 <_printf_i+0x38>
    61b4:	2a00      	cmp	r2, #0
    61b6:	d100      	bne.n	61ba <_printf_i+0x2a>
    61b8:	e0b5      	b.n	6326 <_printf_i+0x196>
    61ba:	2a58      	cmp	r2, #88	; 0x58
    61bc:	d000      	beq.n	61c0 <_printf_i+0x30>
    61be:	e0c5      	b.n	634c <_printf_i+0x1bc>
    61c0:	3145      	adds	r1, #69	; 0x45
    61c2:	700a      	strb	r2, [r1, #0]
    61c4:	4a81      	ldr	r2, [pc, #516]	; (63cc <_printf_i+0x23c>)
    61c6:	e04f      	b.n	6268 <_printf_i+0xd8>
    61c8:	2a64      	cmp	r2, #100	; 0x64
    61ca:	d01d      	beq.n	6208 <_printf_i+0x78>
    61cc:	2a69      	cmp	r2, #105	; 0x69
    61ce:	d01b      	beq.n	6208 <_printf_i+0x78>
    61d0:	e0bc      	b.n	634c <_printf_i+0x1bc>
    61d2:	2a73      	cmp	r2, #115	; 0x73
    61d4:	d100      	bne.n	61d8 <_printf_i+0x48>
    61d6:	e0aa      	b.n	632e <_printf_i+0x19e>
    61d8:	d809      	bhi.n	61ee <_printf_i+0x5e>
    61da:	2a6f      	cmp	r2, #111	; 0x6f
    61dc:	d029      	beq.n	6232 <_printf_i+0xa2>
    61de:	2a70      	cmp	r2, #112	; 0x70
    61e0:	d000      	beq.n	61e4 <_printf_i+0x54>
    61e2:	e0b3      	b.n	634c <_printf_i+0x1bc>
    61e4:	2220      	movs	r2, #32
    61e6:	6809      	ldr	r1, [r1, #0]
    61e8:	430a      	orrs	r2, r1
    61ea:	6022      	str	r2, [r4, #0]
    61ec:	e037      	b.n	625e <_printf_i+0xce>
    61ee:	2a75      	cmp	r2, #117	; 0x75
    61f0:	d01f      	beq.n	6232 <_printf_i+0xa2>
    61f2:	2a78      	cmp	r2, #120	; 0x78
    61f4:	d033      	beq.n	625e <_printf_i+0xce>
    61f6:	e0a9      	b.n	634c <_printf_i+0x1bc>
    61f8:	000e      	movs	r6, r1
    61fa:	681a      	ldr	r2, [r3, #0]
    61fc:	3642      	adds	r6, #66	; 0x42
    61fe:	1d11      	adds	r1, r2, #4
    6200:	6019      	str	r1, [r3, #0]
    6202:	6813      	ldr	r3, [r2, #0]
    6204:	7033      	strb	r3, [r6, #0]
    6206:	e0a4      	b.n	6352 <_printf_i+0x1c2>
    6208:	6821      	ldr	r1, [r4, #0]
    620a:	681a      	ldr	r2, [r3, #0]
    620c:	0608      	lsls	r0, r1, #24
    620e:	d406      	bmi.n	621e <_printf_i+0x8e>
    6210:	0649      	lsls	r1, r1, #25
    6212:	d504      	bpl.n	621e <_printf_i+0x8e>
    6214:	1d11      	adds	r1, r2, #4
    6216:	6019      	str	r1, [r3, #0]
    6218:	2300      	movs	r3, #0
    621a:	5ed5      	ldrsh	r5, [r2, r3]
    621c:	e002      	b.n	6224 <_printf_i+0x94>
    621e:	1d11      	adds	r1, r2, #4
    6220:	6019      	str	r1, [r3, #0]
    6222:	6815      	ldr	r5, [r2, #0]
    6224:	2d00      	cmp	r5, #0
    6226:	da3b      	bge.n	62a0 <_printf_i+0x110>
    6228:	232d      	movs	r3, #45	; 0x2d
    622a:	9a04      	ldr	r2, [sp, #16]
    622c:	426d      	negs	r5, r5
    622e:	7013      	strb	r3, [r2, #0]
    6230:	e036      	b.n	62a0 <_printf_i+0x110>
    6232:	6821      	ldr	r1, [r4, #0]
    6234:	681a      	ldr	r2, [r3, #0]
    6236:	0608      	lsls	r0, r1, #24
    6238:	d406      	bmi.n	6248 <_printf_i+0xb8>
    623a:	0649      	lsls	r1, r1, #25
    623c:	d504      	bpl.n	6248 <_printf_i+0xb8>
    623e:	6815      	ldr	r5, [r2, #0]
    6240:	1d11      	adds	r1, r2, #4
    6242:	6019      	str	r1, [r3, #0]
    6244:	b2ad      	uxth	r5, r5
    6246:	e002      	b.n	624e <_printf_i+0xbe>
    6248:	1d11      	adds	r1, r2, #4
    624a:	6019      	str	r1, [r3, #0]
    624c:	6815      	ldr	r5, [r2, #0]
    624e:	4b5f      	ldr	r3, [pc, #380]	; (63cc <_printf_i+0x23c>)
    6250:	7e22      	ldrb	r2, [r4, #24]
    6252:	9303      	str	r3, [sp, #12]
    6254:	2708      	movs	r7, #8
    6256:	2a6f      	cmp	r2, #111	; 0x6f
    6258:	d01d      	beq.n	6296 <_printf_i+0x106>
    625a:	270a      	movs	r7, #10
    625c:	e01b      	b.n	6296 <_printf_i+0x106>
    625e:	0022      	movs	r2, r4
    6260:	2178      	movs	r1, #120	; 0x78
    6262:	3245      	adds	r2, #69	; 0x45
    6264:	7011      	strb	r1, [r2, #0]
    6266:	4a5a      	ldr	r2, [pc, #360]	; (63d0 <_printf_i+0x240>)
    6268:	6819      	ldr	r1, [r3, #0]
    626a:	9203      	str	r2, [sp, #12]
    626c:	1d08      	adds	r0, r1, #4
    626e:	6822      	ldr	r2, [r4, #0]
    6270:	6018      	str	r0, [r3, #0]
    6272:	680d      	ldr	r5, [r1, #0]
    6274:	0610      	lsls	r0, r2, #24
    6276:	d402      	bmi.n	627e <_printf_i+0xee>
    6278:	0650      	lsls	r0, r2, #25
    627a:	d500      	bpl.n	627e <_printf_i+0xee>
    627c:	b2ad      	uxth	r5, r5
    627e:	07d3      	lsls	r3, r2, #31
    6280:	d502      	bpl.n	6288 <_printf_i+0xf8>
    6282:	2320      	movs	r3, #32
    6284:	431a      	orrs	r2, r3
    6286:	6022      	str	r2, [r4, #0]
    6288:	2710      	movs	r7, #16
    628a:	2d00      	cmp	r5, #0
    628c:	d103      	bne.n	6296 <_printf_i+0x106>
    628e:	2320      	movs	r3, #32
    6290:	6822      	ldr	r2, [r4, #0]
    6292:	439a      	bics	r2, r3
    6294:	6022      	str	r2, [r4, #0]
    6296:	0023      	movs	r3, r4
    6298:	2200      	movs	r2, #0
    629a:	3343      	adds	r3, #67	; 0x43
    629c:	701a      	strb	r2, [r3, #0]
    629e:	e002      	b.n	62a6 <_printf_i+0x116>
    62a0:	270a      	movs	r7, #10
    62a2:	4b4a      	ldr	r3, [pc, #296]	; (63cc <_printf_i+0x23c>)
    62a4:	9303      	str	r3, [sp, #12]
    62a6:	6863      	ldr	r3, [r4, #4]
    62a8:	60a3      	str	r3, [r4, #8]
    62aa:	2b00      	cmp	r3, #0
    62ac:	db09      	blt.n	62c2 <_printf_i+0x132>
    62ae:	2204      	movs	r2, #4
    62b0:	6821      	ldr	r1, [r4, #0]
    62b2:	4391      	bics	r1, r2
    62b4:	6021      	str	r1, [r4, #0]
    62b6:	2d00      	cmp	r5, #0
    62b8:	d105      	bne.n	62c6 <_printf_i+0x136>
    62ba:	9e04      	ldr	r6, [sp, #16]
    62bc:	2b00      	cmp	r3, #0
    62be:	d011      	beq.n	62e4 <_printf_i+0x154>
    62c0:	e07b      	b.n	63ba <_printf_i+0x22a>
    62c2:	2d00      	cmp	r5, #0
    62c4:	d079      	beq.n	63ba <_printf_i+0x22a>
    62c6:	9e04      	ldr	r6, [sp, #16]
    62c8:	0028      	movs	r0, r5
    62ca:	0039      	movs	r1, r7
    62cc:	f7fe ffba 	bl	5244 <__aeabi_uidivmod>
    62d0:	9b03      	ldr	r3, [sp, #12]
    62d2:	3e01      	subs	r6, #1
    62d4:	5c5b      	ldrb	r3, [r3, r1]
    62d6:	0028      	movs	r0, r5
    62d8:	7033      	strb	r3, [r6, #0]
    62da:	0039      	movs	r1, r7
    62dc:	f7fe ff2c 	bl	5138 <__aeabi_uidiv>
    62e0:	1e05      	subs	r5, r0, #0
    62e2:	d1f1      	bne.n	62c8 <_printf_i+0x138>
    62e4:	2f08      	cmp	r7, #8
    62e6:	d109      	bne.n	62fc <_printf_i+0x16c>
    62e8:	6823      	ldr	r3, [r4, #0]
    62ea:	07db      	lsls	r3, r3, #31
    62ec:	d506      	bpl.n	62fc <_printf_i+0x16c>
    62ee:	6863      	ldr	r3, [r4, #4]
    62f0:	6922      	ldr	r2, [r4, #16]
    62f2:	4293      	cmp	r3, r2
    62f4:	dc02      	bgt.n	62fc <_printf_i+0x16c>
    62f6:	2330      	movs	r3, #48	; 0x30
    62f8:	3e01      	subs	r6, #1
    62fa:	7033      	strb	r3, [r6, #0]
    62fc:	9b04      	ldr	r3, [sp, #16]
    62fe:	1b9b      	subs	r3, r3, r6
    6300:	6123      	str	r3, [r4, #16]
    6302:	e02b      	b.n	635c <_printf_i+0x1cc>
    6304:	6809      	ldr	r1, [r1, #0]
    6306:	681a      	ldr	r2, [r3, #0]
    6308:	0608      	lsls	r0, r1, #24
    630a:	d407      	bmi.n	631c <_printf_i+0x18c>
    630c:	0649      	lsls	r1, r1, #25
    630e:	d505      	bpl.n	631c <_printf_i+0x18c>
    6310:	1d11      	adds	r1, r2, #4
    6312:	6019      	str	r1, [r3, #0]
    6314:	6813      	ldr	r3, [r2, #0]
    6316:	8aa2      	ldrh	r2, [r4, #20]
    6318:	801a      	strh	r2, [r3, #0]
    631a:	e004      	b.n	6326 <_printf_i+0x196>
    631c:	1d11      	adds	r1, r2, #4
    631e:	6019      	str	r1, [r3, #0]
    6320:	6813      	ldr	r3, [r2, #0]
    6322:	6962      	ldr	r2, [r4, #20]
    6324:	601a      	str	r2, [r3, #0]
    6326:	2300      	movs	r3, #0
    6328:	9e04      	ldr	r6, [sp, #16]
    632a:	6123      	str	r3, [r4, #16]
    632c:	e016      	b.n	635c <_printf_i+0x1cc>
    632e:	681a      	ldr	r2, [r3, #0]
    6330:	1d11      	adds	r1, r2, #4
    6332:	6019      	str	r1, [r3, #0]
    6334:	6816      	ldr	r6, [r2, #0]
    6336:	2100      	movs	r1, #0
    6338:	6862      	ldr	r2, [r4, #4]
    633a:	0030      	movs	r0, r6
    633c:	f000 f906 	bl	654c <memchr>
    6340:	2800      	cmp	r0, #0
    6342:	d001      	beq.n	6348 <_printf_i+0x1b8>
    6344:	1b80      	subs	r0, r0, r6
    6346:	6060      	str	r0, [r4, #4]
    6348:	6863      	ldr	r3, [r4, #4]
    634a:	e003      	b.n	6354 <_printf_i+0x1c4>
    634c:	0026      	movs	r6, r4
    634e:	3642      	adds	r6, #66	; 0x42
    6350:	7032      	strb	r2, [r6, #0]
    6352:	2301      	movs	r3, #1
    6354:	6123      	str	r3, [r4, #16]
    6356:	2300      	movs	r3, #0
    6358:	9a04      	ldr	r2, [sp, #16]
    635a:	7013      	strb	r3, [r2, #0]
    635c:	9b07      	ldr	r3, [sp, #28]
    635e:	aa09      	add	r2, sp, #36	; 0x24
    6360:	9300      	str	r3, [sp, #0]
    6362:	0021      	movs	r1, r4
    6364:	9b06      	ldr	r3, [sp, #24]
    6366:	9805      	ldr	r0, [sp, #20]
    6368:	f7ff fea4 	bl	60b4 <_printf_common>
    636c:	1c43      	adds	r3, r0, #1
    636e:	d102      	bne.n	6376 <_printf_i+0x1e6>
    6370:	2001      	movs	r0, #1
    6372:	4240      	negs	r0, r0
    6374:	e027      	b.n	63c6 <_printf_i+0x236>
    6376:	6923      	ldr	r3, [r4, #16]
    6378:	0032      	movs	r2, r6
    637a:	9906      	ldr	r1, [sp, #24]
    637c:	9805      	ldr	r0, [sp, #20]
    637e:	9d07      	ldr	r5, [sp, #28]
    6380:	47a8      	blx	r5
    6382:	1c43      	adds	r3, r0, #1
    6384:	d0f4      	beq.n	6370 <_printf_i+0x1e0>
    6386:	6823      	ldr	r3, [r4, #0]
    6388:	2500      	movs	r5, #0
    638a:	079b      	lsls	r3, r3, #30
    638c:	d40f      	bmi.n	63ae <_printf_i+0x21e>
    638e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6390:	68e0      	ldr	r0, [r4, #12]
    6392:	4298      	cmp	r0, r3
    6394:	da17      	bge.n	63c6 <_printf_i+0x236>
    6396:	0018      	movs	r0, r3
    6398:	e015      	b.n	63c6 <_printf_i+0x236>
    639a:	0022      	movs	r2, r4
    639c:	2301      	movs	r3, #1
    639e:	3219      	adds	r2, #25
    63a0:	9906      	ldr	r1, [sp, #24]
    63a2:	9805      	ldr	r0, [sp, #20]
    63a4:	9e07      	ldr	r6, [sp, #28]
    63a6:	47b0      	blx	r6
    63a8:	1c43      	adds	r3, r0, #1
    63aa:	d0e1      	beq.n	6370 <_printf_i+0x1e0>
    63ac:	3501      	adds	r5, #1
    63ae:	68e3      	ldr	r3, [r4, #12]
    63b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    63b2:	1a9b      	subs	r3, r3, r2
    63b4:	429d      	cmp	r5, r3
    63b6:	dbf0      	blt.n	639a <_printf_i+0x20a>
    63b8:	e7e9      	b.n	638e <_printf_i+0x1fe>
    63ba:	0026      	movs	r6, r4
    63bc:	9b03      	ldr	r3, [sp, #12]
    63be:	3642      	adds	r6, #66	; 0x42
    63c0:	781b      	ldrb	r3, [r3, #0]
    63c2:	7033      	strb	r3, [r6, #0]
    63c4:	e78e      	b.n	62e4 <_printf_i+0x154>
    63c6:	b00b      	add	sp, #44	; 0x2c
    63c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    63ca:	46c0      	nop			; (mov r8, r8)
    63cc:	00006c9d 	.word	0x00006c9d
    63d0:	00006cae 	.word	0x00006cae

000063d4 <_sbrk_r>:
    63d4:	2300      	movs	r3, #0
    63d6:	b570      	push	{r4, r5, r6, lr}
    63d8:	4c06      	ldr	r4, [pc, #24]	; (63f4 <_sbrk_r+0x20>)
    63da:	0005      	movs	r5, r0
    63dc:	0008      	movs	r0, r1
    63de:	6023      	str	r3, [r4, #0]
    63e0:	f7fe fe24 	bl	502c <_sbrk>
    63e4:	1c43      	adds	r3, r0, #1
    63e6:	d103      	bne.n	63f0 <_sbrk_r+0x1c>
    63e8:	6823      	ldr	r3, [r4, #0]
    63ea:	2b00      	cmp	r3, #0
    63ec:	d000      	beq.n	63f0 <_sbrk_r+0x1c>
    63ee:	602b      	str	r3, [r5, #0]
    63f0:	bd70      	pop	{r4, r5, r6, pc}
    63f2:	46c0      	nop			; (mov r8, r8)
    63f4:	20000414 	.word	0x20000414

000063f8 <__sread>:
    63f8:	b570      	push	{r4, r5, r6, lr}
    63fa:	000c      	movs	r4, r1
    63fc:	250e      	movs	r5, #14
    63fe:	5f49      	ldrsh	r1, [r1, r5]
    6400:	f000 f8b0 	bl	6564 <_read_r>
    6404:	2800      	cmp	r0, #0
    6406:	db03      	blt.n	6410 <__sread+0x18>
    6408:	6d63      	ldr	r3, [r4, #84]	; 0x54
    640a:	181b      	adds	r3, r3, r0
    640c:	6563      	str	r3, [r4, #84]	; 0x54
    640e:	e003      	b.n	6418 <__sread+0x20>
    6410:	89a2      	ldrh	r2, [r4, #12]
    6412:	4b02      	ldr	r3, [pc, #8]	; (641c <__sread+0x24>)
    6414:	4013      	ands	r3, r2
    6416:	81a3      	strh	r3, [r4, #12]
    6418:	bd70      	pop	{r4, r5, r6, pc}
    641a:	46c0      	nop			; (mov r8, r8)
    641c:	ffffefff 	.word	0xffffefff

00006420 <__swrite>:
    6420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6422:	001f      	movs	r7, r3
    6424:	898b      	ldrh	r3, [r1, #12]
    6426:	0005      	movs	r5, r0
    6428:	000c      	movs	r4, r1
    642a:	0016      	movs	r6, r2
    642c:	05db      	lsls	r3, r3, #23
    642e:	d505      	bpl.n	643c <__swrite+0x1c>
    6430:	230e      	movs	r3, #14
    6432:	5ec9      	ldrsh	r1, [r1, r3]
    6434:	2200      	movs	r2, #0
    6436:	2302      	movs	r3, #2
    6438:	f000 f874 	bl	6524 <_lseek_r>
    643c:	89a2      	ldrh	r2, [r4, #12]
    643e:	4b05      	ldr	r3, [pc, #20]	; (6454 <__swrite+0x34>)
    6440:	0028      	movs	r0, r5
    6442:	4013      	ands	r3, r2
    6444:	81a3      	strh	r3, [r4, #12]
    6446:	0032      	movs	r2, r6
    6448:	230e      	movs	r3, #14
    644a:	5ee1      	ldrsh	r1, [r4, r3]
    644c:	003b      	movs	r3, r7
    644e:	f000 f81f 	bl	6490 <_write_r>
    6452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6454:	ffffefff 	.word	0xffffefff

00006458 <__sseek>:
    6458:	b570      	push	{r4, r5, r6, lr}
    645a:	000c      	movs	r4, r1
    645c:	250e      	movs	r5, #14
    645e:	5f49      	ldrsh	r1, [r1, r5]
    6460:	f000 f860 	bl	6524 <_lseek_r>
    6464:	89a3      	ldrh	r3, [r4, #12]
    6466:	1c42      	adds	r2, r0, #1
    6468:	d103      	bne.n	6472 <__sseek+0x1a>
    646a:	4a05      	ldr	r2, [pc, #20]	; (6480 <__sseek+0x28>)
    646c:	4013      	ands	r3, r2
    646e:	81a3      	strh	r3, [r4, #12]
    6470:	e004      	b.n	647c <__sseek+0x24>
    6472:	2280      	movs	r2, #128	; 0x80
    6474:	0152      	lsls	r2, r2, #5
    6476:	4313      	orrs	r3, r2
    6478:	81a3      	strh	r3, [r4, #12]
    647a:	6560      	str	r0, [r4, #84]	; 0x54
    647c:	bd70      	pop	{r4, r5, r6, pc}
    647e:	46c0      	nop			; (mov r8, r8)
    6480:	ffffefff 	.word	0xffffefff

00006484 <__sclose>:
    6484:	b510      	push	{r4, lr}
    6486:	230e      	movs	r3, #14
    6488:	5ec9      	ldrsh	r1, [r1, r3]
    648a:	f000 f815 	bl	64b8 <_close_r>
    648e:	bd10      	pop	{r4, pc}

00006490 <_write_r>:
    6490:	b570      	push	{r4, r5, r6, lr}
    6492:	0005      	movs	r5, r0
    6494:	0008      	movs	r0, r1
    6496:	0011      	movs	r1, r2
    6498:	2200      	movs	r2, #0
    649a:	4c06      	ldr	r4, [pc, #24]	; (64b4 <_write_r+0x24>)
    649c:	6022      	str	r2, [r4, #0]
    649e:	001a      	movs	r2, r3
    64a0:	f7fe f984 	bl	47ac <_write>
    64a4:	1c43      	adds	r3, r0, #1
    64a6:	d103      	bne.n	64b0 <_write_r+0x20>
    64a8:	6823      	ldr	r3, [r4, #0]
    64aa:	2b00      	cmp	r3, #0
    64ac:	d000      	beq.n	64b0 <_write_r+0x20>
    64ae:	602b      	str	r3, [r5, #0]
    64b0:	bd70      	pop	{r4, r5, r6, pc}
    64b2:	46c0      	nop			; (mov r8, r8)
    64b4:	20000414 	.word	0x20000414

000064b8 <_close_r>:
    64b8:	2300      	movs	r3, #0
    64ba:	b570      	push	{r4, r5, r6, lr}
    64bc:	4c06      	ldr	r4, [pc, #24]	; (64d8 <_close_r+0x20>)
    64be:	0005      	movs	r5, r0
    64c0:	0008      	movs	r0, r1
    64c2:	6023      	str	r3, [r4, #0]
    64c4:	f7fe fdc4 	bl	5050 <_close>
    64c8:	1c43      	adds	r3, r0, #1
    64ca:	d103      	bne.n	64d4 <_close_r+0x1c>
    64cc:	6823      	ldr	r3, [r4, #0]
    64ce:	2b00      	cmp	r3, #0
    64d0:	d000      	beq.n	64d4 <_close_r+0x1c>
    64d2:	602b      	str	r3, [r5, #0]
    64d4:	bd70      	pop	{r4, r5, r6, pc}
    64d6:	46c0      	nop			; (mov r8, r8)
    64d8:	20000414 	.word	0x20000414

000064dc <_fstat_r>:
    64dc:	2300      	movs	r3, #0
    64de:	b570      	push	{r4, r5, r6, lr}
    64e0:	4c06      	ldr	r4, [pc, #24]	; (64fc <_fstat_r+0x20>)
    64e2:	0005      	movs	r5, r0
    64e4:	0008      	movs	r0, r1
    64e6:	0011      	movs	r1, r2
    64e8:	6023      	str	r3, [r4, #0]
    64ea:	f7fe fdb5 	bl	5058 <_fstat>
    64ee:	1c43      	adds	r3, r0, #1
    64f0:	d103      	bne.n	64fa <_fstat_r+0x1e>
    64f2:	6823      	ldr	r3, [r4, #0]
    64f4:	2b00      	cmp	r3, #0
    64f6:	d000      	beq.n	64fa <_fstat_r+0x1e>
    64f8:	602b      	str	r3, [r5, #0]
    64fa:	bd70      	pop	{r4, r5, r6, pc}
    64fc:	20000414 	.word	0x20000414

00006500 <_isatty_r>:
    6500:	2300      	movs	r3, #0
    6502:	b570      	push	{r4, r5, r6, lr}
    6504:	4c06      	ldr	r4, [pc, #24]	; (6520 <_isatty_r+0x20>)
    6506:	0005      	movs	r5, r0
    6508:	0008      	movs	r0, r1
    650a:	6023      	str	r3, [r4, #0]
    650c:	f7fe fdaa 	bl	5064 <_isatty>
    6510:	1c43      	adds	r3, r0, #1
    6512:	d103      	bne.n	651c <_isatty_r+0x1c>
    6514:	6823      	ldr	r3, [r4, #0]
    6516:	2b00      	cmp	r3, #0
    6518:	d000      	beq.n	651c <_isatty_r+0x1c>
    651a:	602b      	str	r3, [r5, #0]
    651c:	bd70      	pop	{r4, r5, r6, pc}
    651e:	46c0      	nop			; (mov r8, r8)
    6520:	20000414 	.word	0x20000414

00006524 <_lseek_r>:
    6524:	b570      	push	{r4, r5, r6, lr}
    6526:	0005      	movs	r5, r0
    6528:	0008      	movs	r0, r1
    652a:	0011      	movs	r1, r2
    652c:	2200      	movs	r2, #0
    652e:	4c06      	ldr	r4, [pc, #24]	; (6548 <_lseek_r+0x24>)
    6530:	6022      	str	r2, [r4, #0]
    6532:	001a      	movs	r2, r3
    6534:	f7fe fd98 	bl	5068 <_lseek>
    6538:	1c43      	adds	r3, r0, #1
    653a:	d103      	bne.n	6544 <_lseek_r+0x20>
    653c:	6823      	ldr	r3, [r4, #0]
    653e:	2b00      	cmp	r3, #0
    6540:	d000      	beq.n	6544 <_lseek_r+0x20>
    6542:	602b      	str	r3, [r5, #0]
    6544:	bd70      	pop	{r4, r5, r6, pc}
    6546:	46c0      	nop			; (mov r8, r8)
    6548:	20000414 	.word	0x20000414

0000654c <memchr>:
    654c:	b2c9      	uxtb	r1, r1
    654e:	1882      	adds	r2, r0, r2
    6550:	4290      	cmp	r0, r2
    6552:	d004      	beq.n	655e <memchr+0x12>
    6554:	7803      	ldrb	r3, [r0, #0]
    6556:	428b      	cmp	r3, r1
    6558:	d002      	beq.n	6560 <memchr+0x14>
    655a:	3001      	adds	r0, #1
    655c:	e7f8      	b.n	6550 <memchr+0x4>
    655e:	2000      	movs	r0, #0
    6560:	4770      	bx	lr
	...

00006564 <_read_r>:
    6564:	b570      	push	{r4, r5, r6, lr}
    6566:	0005      	movs	r5, r0
    6568:	0008      	movs	r0, r1
    656a:	0011      	movs	r1, r2
    656c:	2200      	movs	r2, #0
    656e:	4c06      	ldr	r4, [pc, #24]	; (6588 <_read_r+0x24>)
    6570:	6022      	str	r2, [r4, #0]
    6572:	001a      	movs	r2, r3
    6574:	f7fe f8fa 	bl	476c <_read>
    6578:	1c43      	adds	r3, r0, #1
    657a:	d103      	bne.n	6584 <_read_r+0x20>
    657c:	6823      	ldr	r3, [r4, #0]
    657e:	2b00      	cmp	r3, #0
    6580:	d000      	beq.n	6584 <_read_r+0x20>
    6582:	602b      	str	r3, [r5, #0]
    6584:	bd70      	pop	{r4, r5, r6, pc}
    6586:	46c0      	nop			; (mov r8, r8)
    6588:	20000414 	.word	0x20000414

0000658c <TEMP_AD_TABLE>:
    658c:	3b5b3b99 3ad73b1a 3a473a90 39ad39fc     .;[;.;.:.:G:.9.9
    659c:	3907395b 385538b0 379737f8 36ce3734     [9.9.8U8.7.747.6
    65ac:	35f83664 35163588 342934a1 333033ae     d6.5.5.5.4)4.303
    65bc:	322c32af 311e31a6 30063093 2ee52f76     .2,2.1.1.0.0v/..
    65cc:	2dbc2e51 2c8b2d24 2b542bf0 2a182ab7     Q..-$-.,.+T+.*.*
    65dc:	28d82979 27952837 265026f2 250a25ad     y).(7(.'.&P&.%.%
    65ec:	23c42467 22802322 213e21df 2000209e     g$.#"#.".!>!. . 
    65fc:	1ec51f62 1d901e2a 1c611cf8 1b381bcb     b...*.....a...8.
    660c:	1a161aa6 18fb1988 17e91871 16df1763     ........q...c...
    661c:	15dd165d 14e41560 13f4146b 130d137f     ]...`...k.......
    662c:	122f129d 115911c3 108c10f2 0fc81029     ../...Y.....)...
    663c:	0f0d0f69 0e590eb2 0dae0e02 0d0a0d5b     i.....Y.....[...
    664c:	0c6e0cbb 0bda0c23 0b4c0b92 0ac50b08     ..n.#.....L.....
    665c:	0a450a84 09cb0a07 09570990 08e9091f     ..E.......W.....
    666c:	088008b3 081c084d 07bd07ec 07630790     ....M.........c.
    667c:	070e0738 06bd06e5 06700696 0626064b     8.........p.K.&.
    668c:	05e10603 059d05bf 0559057b 05150537     ........{.Y.7...
    669c:	04d104f3 048d04af 0449046b              ........k.I.

000066a8 <TEMP_TABLE>:
    66a8:	e5e4e3e2 e9e8e7e6 edecebea f1f0efee     ................
    66b8:	f5f4f3f2 f9f8f7f6 fdfcfbfa 0100fffe     ................
    66c8:	05040302 09080706 0d0c0b0a 11100f0e     ................
    66d8:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    66e8:	25242322 29282726 2d2c2b2a 31302f2e     "#$%&'()*+,-./01
    66f8:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    6708:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ
    6718:	55545352 59585756 5d5c5b5a 61605f5e     RSTUVWXYZ[\]^_`a
    6728:	65646362 69686766 6d6c6b6a 00006f6e     bcdefghijklmno..
    6738:	495f4449 dfb8204e 000d202e 495f4449     ID_IN ... ..ID_I
    6748:	cdb5204e 000d202e 455f4449 b820444e     N ... ..ID_END .
    6758:	0d202edf 00000000 455f4449 b520444e     .. .....ID_END .
    6768:	0d202ecd 00000000 20564f53 202edfb8     .. .....SOV ... 
    6778:	0000000d 20564f53 202ecdb5 0000000d     ....SOV ... ....
    6788:	20434441 6425203d 0a0d202e 00000000     ADC = %d. ......

00006798 <Cell_volt>:
    6798:	0cfc0ceb 0d1f0d0e 0d420d30 0d640d53     ........0.B.S.d.
    67a8:	0d870d75 0da10d98 0db20daa 0dc40dbb     u...............
    67b8:	0dd60dcd 0de70dde 0df50df0 0e000dfb     ................
    67c8:	0e0b0e05 0e150e10 0e200e1a 0e280e25     .......... .%.(.
    67d8:	0e2e0e2b 0e340e31 0e3a0e37 0e400e3d     +...1.4.7.:.=.@.
    67e8:	0e470e43 0e4e0e4a 0e550e51 0e5c0e58     C.G.J.N.Q.U.X.\.
    67f8:	0e630e5f 0e6e0e66 0e7e0e76 0e8f0e86     _.c.f.n.v.~.....
    6808:	0e9f0e97 0eaf0ea7 0ec00eb7 0ed10ec8     ................
    6818:	0ee20ed9 0ef30eea 0f040efb 0f160f0c     ................
    6828:	0f290f1f 0f3c0f32 0f4f0f45 0f620f58     ..).2.<.E.O.X.b.
    6838:	0f760f6b 0f8b0f80 0fa10f96 0fb60fab     k.v.............
    6848:	0fcb0fc1 0fe20fd6 0ffa0fee 10131006     ................
    6858:	102b101f 10431037 0000104f              ..+.7.C.O...

00006864 <ucCRC_tCalc>:
    6864:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    6874:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    6884:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    6894:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    68a4:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    68b4:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    68c4:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    68d4:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    68e4:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    68f4:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    6904:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    6914:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    6924:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    6934:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    6944:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    6954:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    6964:	00002dd0 00003030 00003030 00003030     .-..00..00..00..
    6974:	00003030 00003030 00003030 00003030     00..00..00..00..
    6984:	00003030 00003030 00003030 00003030     00..00..00..00..
    6994:	00003030 00003030 00003030 00003030     00..00..00..00..
    69a4:	00002db8 00003030 00003030 00003030     .-..00..00..00..
    69b4:	00003030 00003030 00003030 00003030     00..00..00..00..
    69c4:	00003030 00003030 00003030 00003030     00..00..00..00..
    69d4:	00003030 00003030 00003030 00003030     00..00..00..00..
    69e4:	00002dc8 00003030 00003030 00003030     .-..00..00..00..
    69f4:	00003030 00003030 00003030 00003030     00..00..00..00..
    6a04:	00003030 00003030 00003030 00003030     00..00..00..00..
    6a14:	00003030 00003030 00003030 00003030     00..00..00..00..
    6a24:	00002dc0 00002dd8 00002da0 00002db0     .-...-...-...-..
    6a34:	00002da8 42004400 42004800 00000002     .-...D.B.H.B....
    6a44:	00000003 00000028 00000029 00000004     ....(...).......
    6a54:	00000005 00000006 00000007 00000008     ................
    6a64:	00000009 0000000a 0000000b 00000020     ............ ...
    6a74:	00000021 00000022 00000023 00000028     !..."...#...(...
    6a84:	00000029 00000024 00000025 00000026     )...$...%...&...
    6a94:	00000027 00000008 00000009              '...........

00006aa0 <_adc_biasrefbuf_pos>:
    6aa0:	00000600                                ....

00006aa4 <_adc_apbcmasks>:
    6aa4:	00020000 00040000                       ........

00006aac <_adc_biascomp_pos>:
    6aac:	00000903                                ....

00006ab0 <_adc_gclk_ids>:
    6ab0:	00002221                                !"..

00006ab4 <_adc_extchannel_msb>:
    6ab4:	0000000b 0000000b                       ........

00006abc <_adc_biascomp_addr>:
    6abc:	00806020 00806020                        `.. `..

00006ac4 <_adc_biasrefbuf_addr>:
    6ac4:	00806020 00806020 00003382 00003382      `.. `...3...3..
    6ad4:	00003378 00003382 00003378 0000335e     x3...3..x3..^3..
    6ae4:	0000335e 00003382 00003382 00003382     ^3...3...3...3..
    6af4:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b04:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b14:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b24:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b34:	00003378 00003382 00003378 00003382     x3...3..x3...3..
    6b44:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b54:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b64:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b74:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b84:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6b94:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6ba4:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6bb4:	00003382 00003382 00003382 00003382     .3...3...3...3..
    6bc4:	00003382 00003382 00003378 00003378     .3...3..x3..x3..
    6bd4:	0000338a 0000338a 0000338a 0000338a     .3...3...3...3..
    6be4:	42000400 42000800 42000c00 42001000     ...B...B...B...B
    6bf4:	42001400 42001800 0c0b0a09 00000e0d     ...B...B........
    6c04:	00004b8e 00004b8a 00004b8a 00004bbc     .K...K...K...K..
    6c14:	00004bbc 00004ba6 00004b94 00004bac     .K...K...K...K..
    6c24:	00000043                                C...

00006c28 <_global_impure_ptr>:
    6c28:	2000000c                                ... 

00006c2c <__sf_fake_stdin>:
	...

00006c4c <__sf_fake_stdout>:
	...

00006c6c <__sf_fake_stderr>:
	...
    6c8c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    6c9c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    6cac:	31300046 35343332 39383736 64636261     F.0123456789abcd
    6cbc:	00006665                                ef..

00006cc0 <_init>:
    6cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6cc2:	46c0      	nop			; (mov r8, r8)
    6cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6cc6:	bc08      	pop	{r3}
    6cc8:	469e      	mov	lr, r3
    6cca:	4770      	bx	lr

00006ccc <__init_array_start>:
    6ccc:	000000e5 	.word	0x000000e5

00006cd0 <_fini>:
    6cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6cd2:	46c0      	nop			; (mov r8, r8)
    6cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6cd6:	bc08      	pop	{r3}
    6cd8:	469e      	mov	lr, r3
    6cda:	4770      	bx	lr

00006cdc <__fini_array_start>:
    6cdc:	000000bd 	.word	0x000000bd
