AArch64 WW+FW+RF+cachesyncisb+po+dmb.sy
"CacheSyncIsbdWW Iffe PodRW Rfe DMB.SYdRR Fife"
Cycle=Rfe DMB.SYdRR Fife CacheSyncIsbdWW Iffe PodRW
Relax=Iffe Fife
Safe=Rfe PodRW DMB.SYdRR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf Fif
Orig=CacheSyncIsbdWW Iffe PodRW Rfe DMB.SYdRR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself15; 0:X2=P1:Lself16;
1:X1=0x1; 1:X2=x;
2:X1=x;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | Lself16:    | LDR W0,[X1] ;
 DC CVAU,X1  | B L00       | DMB SY      ;
 DSB ISH     | MOV W0,#2   | Lself15:    ;
 IC IVAU,X1  | B L01       | B L02       ;
 DSB ISH     | L00:        | MOV W2,#2   ;
 ISB         | MOV W0,#1   | B L03       ;
 STR W0,[X2] | L01:        | L02:        ;
             | STR W1,[X2] | MOV W2,#1   ;
             |             | L03:        ;
exists
(1:X0=0x2 /\ 2:X0=0x1 /\ 2:X2=0x1)
