Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Feb 14 12:54:23 2023
| Host         : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file vivado_build/x393_boson.timing_summary_impl
| Design       : x393
| Device       : 7z030-fbg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DQSL (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DQSU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffclk1p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.036        0.000                      0               155319        0.018        0.000                      0               155319        0.001        0.000                       0                 62961  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
axi_aclk        {0.000 10.000}       20.000          50.000          
  axihp_clk     {0.000 3.333}        6.667           150.000         
  clk_fb        {0.000 10.000}       20.000          50.000          
  ddr3_clk      {0.000 1.250}        2.500           400.000         
  ddr3_clk_div  {0.000 2.500}        5.000           200.000         
  ddr3_clk_ref  {0.000 2.500}        5.000           200.000         
  ddr3_mclk     {1.250 3.750}        5.000           200.000         
  ddr3_sdclk    {0.000 1.250}        2.500           400.000         
  multi_clkfb   {0.000 10.000}       20.000          50.000          
  sclk          {0.000 5.000}        10.000          100.000         
  xclk          {0.000 2.083}        4.167           240.000         
clk_boson0      {0.000 18.518}       37.037          27.000          
  clk_fb_pre    {0.000 18.518}       37.037          27.000          
  iclk0         {-3.836 14.683}      37.037          27.000          
  iclk1x0       {-3.836 6.746}       21.164          47.250          
  iclk2x0       {-3.836 1.455}       10.582          94.500          
clk_boson1      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_1  {0.000 18.518}       37.037          27.000          
  iclk1         {-3.836 14.683}      37.037          27.000          
  iclk1x1       {-3.836 6.746}       21.164          47.250          
  iclk2x1       {-3.836 1.455}       10.582          94.500          
clk_boson2      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_2  {0.000 18.518}       37.037          27.000          
  iclk1x2       {-3.836 6.746}       21.164          47.250          
  iclk2         {-3.836 14.683}      37.037          27.000          
  iclk2x2       {-3.836 1.455}       10.582          94.500          
clk_boson3      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_3  {0.000 18.518}       37.037          27.000          
  iclk1x3       {-3.836 6.746}       21.164          47.250          
  iclk2x3       {-3.836 1.455}       10.582          94.500          
  iclk3         {-3.836 14.683}      37.037          27.000          
ffclk0          {0.000 20.833}       41.667          24.000          
gtrefclk        {0.000 3.333}        6.666           150.015         
rx_clk          {0.000 3.333}        6.666           150.015         
txoutclk        {0.000 3.333}        6.666           150.015         
usrclk2         {0.000 6.666}        13.333          75.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_aclk             14.599        0.000                      0                 2685        0.048        0.000                      0                 2685        7.000        0.000                       0                   737  
  axihp_clk           0.389        0.000                      0                10295        0.038        0.000                      0                10295        0.267        0.000                       0                  3866  
  clk_fb                                                                                                                                                         18.751        0.000                       0                     2  
  ddr3_clk                                                                                                                                                        0.279        0.000                       0                    45  
  ddr3_clk_div        0.216        0.000                      0                 2158        0.138        0.000                      0                 2158        1.389        0.000                       0                   755  
  ddr3_clk_ref                                                                                                                                                    0.264        0.000                       0                     5  
  ddr3_mclk           0.286        0.000                      0                87069        0.018        0.000                      0                87069        0.001        0.000                       0                 34934  
  ddr3_sdclk                                                                                                                                                      1.092        0.000                       0                     3  
  multi_clkfb                                                                                                                                                    18.751        0.000                       0                     2  
  sclk                4.337        0.000                      0                 3308        0.062        0.000                      0                 3308        4.090        0.000                       0                  1572  
  xclk                0.064        0.000                      0                33406        0.042        0.000                      0                33406        0.875        0.000                       0                 13493  
clk_boson0                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre                                                                                                                                                     35.788        0.000                       0                     2  
  iclk0              30.276        0.000                      0                 2322        0.078        0.000                      0                 2322       17.608        0.000                       0                  1177  
  iclk1x0             7.883        0.000                      0                   94        0.154        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x0                                                                                                                                                         4.941        0.000                       0                    12  
clk_boson1                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_1                                                                                                                                                   15.596        0.000                       0                     2  
  iclk1              30.856        0.000                      0                 2322        0.062        0.000                      0                 2322       17.608        0.000                       0                  1177  
  iclk1x1             8.029        0.000                      0                   94        0.129        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x1                                                                                                                                                         4.941        0.000                       0                    11  
clk_boson2                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_2                                                                                                                                                   35.788        0.000                       0                     2  
  iclk1x2             7.559        0.000                      0                   94        0.149        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2              31.331        0.000                      0                 2321        0.042        0.000                      0                 2321       17.608        0.000                       0                  1177  
  iclk2x2                                                                                                                                                         4.941        0.000                       0                    12  
clk_boson3                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_3                                                                                                                                                   15.596        0.000                       0                     2  
  iclk1x3             6.910        0.000                      0                   94        0.143        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x3                                                                                                                                                         4.941        0.000                       0                    11  
  iclk3              30.399        0.000                      0                 2321        0.087        0.000                      0                 2321       17.608        0.000                       0                  1177  
ffclk0               39.353        0.000                      0                    1        0.975        0.000                      0                    1       20.483        0.000                       0                     1  
gtrefclk              3.884        0.000                      0                   45        0.223        0.000                      0                   45        2.553        0.000                       0                    25  
rx_clk                1.073        0.000                      0                  917        0.055        0.000                      0                  917        2.423        0.000                       0                   329  
txoutclk              0.827        0.000                      0                  232        0.055        0.000                      0                  232        2.666        0.000                       0                   138  
usrclk2               3.256        0.000                      0                 4581        0.044        0.000                      0                 4581        5.756        0.000                       0                  2024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ddr3_clk_div  ddr3_clk            0.247        0.000                      0                   23        0.239        0.000                      0                   23  
ddr3_mclk     ddr3_clk_div        0.036        0.000                      0                  146        1.367        0.000                      0                  146  
ddr3_clk_div  ddr3_mclk           2.645        0.000                      0                   76        0.449        0.000                      0                   76  
iclk1x0       iclk0               3.473        0.000                      0                   28        0.148        0.000                      0                   28  
iclk2x0       iclk1x0             3.976        0.000                      0                    1        5.130        0.000                      0                    1  
iclk0         iclk2x0             1.572        0.000                      0                    1        2.487        0.000                      0                    1  
iclk1x1       iclk1               2.959        0.000                      0                   28        0.124        0.000                      0                   28  
iclk2x1       iclk1x1             3.545        0.000                      0                    1        5.224        0.000                      0                    1  
iclk1         iclk2x1             1.539        0.000                      0                    1        2.302        0.000                      0                    1  
iclk2x2       iclk1x2             4.186        0.000                      0                    1        5.046        0.000                      0                    1  
iclk1x2       iclk2               3.515        0.000                      0                   28        0.109        0.000                      0                   28  
iclk2         iclk2x2             1.643        0.000                      0                    1        2.481        0.000                      0                    1  
iclk2x3       iclk1x3             3.755        0.000                      0                    1        5.152        0.000                      0                    1  
iclk3         iclk2x3             1.522        0.000                      0                    1        2.338        0.000                      0                    1  
iclk1x3       iclk3               2.990        0.000                      0                   28        0.147        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axihp_clk          axihp_clk                2.089        0.000                      0                   23        0.515        0.000                      0                   23  
**async_default**  ddr3_mclk          ddr3_mclk                0.881        0.000                      0                  453        0.288        0.000                      0                  453  
**async_default**  iclk0              iclk0                   32.744        0.000                      0                    5        0.341        0.000                      0                    5  
**async_default**  iclk1x0            iclk0                    1.292        0.000                      0                    1        2.640        0.000                      0                    1  
**async_default**  iclk1              iclk1                   33.893        0.000                      0                    5        0.601        0.000                      0                    5  
**async_default**  iclk1x1            iclk1                    1.088        0.000                      0                    1        2.477        0.000                      0                    1  
**async_default**  iclk1x2            iclk2                    1.447        0.000                      0                    1        2.559        0.000                      0                    1  
**async_default**  iclk2              iclk2                   34.239        0.000                      0                    5        0.492        0.000                      0                    5  
**async_default**  iclk1x3            iclk3                    0.950        0.000                      0                    1        2.557        0.000                      0                    1  
**async_default**  iclk3              iclk3                   34.997        0.000                      0                    5        0.351        0.000                      0                    5  
**async_default**  sclk               sclk                     6.299        0.000                      0                   17        0.308        0.000                      0                   17  
**async_default**  usrclk2            usrclk2                  5.706        0.000                      0                    7        1.638        0.000                      0                    7  
**async_default**  xclk               xclk                     0.658        0.000                      0                   72        0.339        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       14.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.599ns  (required time - arrival time)
  Source:                 mcntrl393_i/buf_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mcntrl393_i/chn3wr_buf_i/ram_var_w_var_r_i/ram_i/RAMB36E1_i/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (axi_aclk rise@20.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.246ns (5.314%)  route 4.383ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 21.381 - 20.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.390     1.390    mcntrl393_i/axi_clk
    SLICE_X37Y146        FDRE                                         r  mcntrl393_i/buf_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.246     1.636 r  mcntrl393_i/buf_wdata_reg[6]/Q
                         net (fo=5, routed)           4.383     6.019    mcntrl393_i/chn3wr_buf_i/ram_var_w_var_r_i/ram_i/buf_wdata_reg[31][6]
    RAMB36_X0Y17         RAMB36E1                                     r  mcntrl393_i/chn3wr_buf_i/ram_var_w_var_r_i/ram_i/RAMB36E1_i/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.381    21.381    mcntrl393_i/chn3wr_buf_i/ram_var_w_var_r_i/ram_i/axi_clk
    RAMB36_X0Y17         RAMB36E1                                     r  mcntrl393_i/chn3wr_buf_i/ram_var_w_var_r_i/ram_i/RAMB36E1_i/CLKBWRCLK
                         clock pessimism              0.000    21.381    
                         clock uncertainty           -0.035    21.345    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.727    20.618    mcntrl393_i/chn3wr_buf_i/ram_var_w_var_r_i/ram_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                         20.618    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 14.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 axibram_write_i/wresp_i/inreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axibram_write_i/wresp_i/ram_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.599%)  route 0.110ns (52.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.553     0.553    axibram_write_i/wresp_i/axi_clk
    SLICE_X28Y149        FDRE                                         r  axibram_write_i/wresp_i/inreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.100     0.653 r  axibram_write_i/wresp_i/inreg_reg[6]/Q
                         net (fo=1, routed)           0.110     0.763    axibram_write_i/wresp_i/ram_reg_0_15_6_11/DIA0
    SLICE_X26Y149        RAMD32                                       r  axibram_write_i/wresp_i/ram_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.757     0.757    axibram_write_i/wresp_i/ram_reg_0_15_6_11/WCLK
    SLICE_X26Y149        RAMD32                                       r  axibram_write_i/wresp_i/ram_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.173     0.584    
    SLICE_X26Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.715    axibram_write_i/wresp_i/ram_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/bufg_axi_aclk_i/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB36_X2Y32    cmd_readback_i/ram_reg_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register3_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 0.308ns (5.305%)  route 5.498ns (94.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.419 - 6.667 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.621     3.319    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.575     5.014    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X38Y150        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     5.322 r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         5.498    10.820    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/regs_reg[4][0]
    SLICE_X105Y1         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register3_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     8.143    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.226 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.538     9.764    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.877 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.542    11.419    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/hclk
    SLICE_X105Y1         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register3_r_reg[10]/C
                         clock pessimism              0.229    11.648    
                         clock uncertainty           -0.071    11.576    
    SLICE_X105Y1         FDRE (Setup_fdre_C_R)       -0.367    11.209    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register3_r_reg[10]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/inreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/ram_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.668%)  route 0.054ns (37.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.577     1.231    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.632     1.889    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/hclk
    SLICE_X27Y154        FDRE                                         r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/inreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y154        FDRE (Prop_fdre_C_Q)         0.091     1.980 r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/inreg_reg[8]/Q
                         net (fo=1, routed)           0.054     2.034    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/ram_reg_0_15_6_11/DIB0
    SLICE_X26Y154        RAMD32                                       r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/ram_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.643     1.512    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.858     2.400    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/ram_reg_0_15_6_11/WCLK
    SLICE_X26Y154        RAMD32                                       r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/ram_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.500     1.900    
    SLICE_X26Y154        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.996    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/raddr_i/ram_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axihp_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y1      clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X26Y162       sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wresp_i/ram_reg_0_15_12_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X38Y127       sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk
  To Clock:  ddr3_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            2.221         2.500       0.279      BUFR_X1Y8        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_clk_div rise@5.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.269ns (6.875%)  route 3.643ns (93.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.936ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.790     3.936    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/CLK
    SLICE_X71Y104        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.269     4.205 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/Q
                         net (fo=786, routed)         3.643     7.848    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/tin
    OLOGIC_X1Y135        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.733     8.639    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/psincdec_reg_0
    OLOGIC_X1Y135        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/CLKDIV
                         clock pessimism              0.256     8.895    
                         clock uncertainty           -0.085     8.810    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.745     8.065    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/fdly_pre_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/fdly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk_div rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.991%)  route 0.064ns (35.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.268     1.421    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/psincdec_reg
    SLICE_X118Y131       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/fdly_pre_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y131       FDRE (Prop_fdre_C_Q)         0.118     1.539 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/fdly_pre_reg[0]/Q
                         net (fo=2, routed)           0.064     1.603    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/fdly_pre_reg_n_0_[0]
    SLICE_X119Y131       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/fdly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.304     1.736    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/psincdec_reg
    SLICE_X119Y131       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/fdly_reg[0]/C
                         clock pessimism             -0.304     1.432    
    SLICE_X119Y131       FDRE (Hold_fdre_C_D)         0.033     1.465    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dqs_i/dqs_in_dly_i/fdly_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_div
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         5.000       2.779      BUFR_X1Y9        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_ref
  To Clock:  ddr3_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT5 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_sr_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        4.322ns  (logic 0.414ns (9.579%)  route 3.908ns (90.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 10.902 - 6.250 ) 
    Source Clock Delay      (SCD):    4.862ns = ( 6.112 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       1.451     6.112    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/mclk
    SLICE_X95Y102        FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        FDRE (Prop_fdre_C_Q)         0.246     6.358 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_bit_reg[1]/Q
                         net (fo=6, routed)           3.400     9.758    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/Q[0]
    SLICE_X50Y7          LUT2 (Prop_lut2_I0_O)        0.168     9.926 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_sr[8]_i_2__2/O
                         net (fo=9, routed)           0.509    10.434    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_sr[8]_i_2__2_n_0
    SLICE_X54Y8          FDSE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       1.475    10.902    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/mclk
    SLICE_X54Y8          FDSE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_sr_reg[3]/C
                         clock pessimism              0.234    11.136    
                         clock uncertainty           -0.085    11.051    
    SLICE_X54Y8          FDSE (Setup_fdse_C_CE)      -0.330    10.721    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/boson_uart_i/tx_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/status_r0r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/status_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.840%)  route 0.156ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 3.501 - 1.250 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 2.996 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       0.531     2.996    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/CLK
    SLICE_X49Y100        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/status_r0r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.091     3.087 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/status_r0r_reg[4]/Q
                         net (fo=3, routed)           0.156     3.243    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/status_r0[4]
    SLICE_X49Y99         FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/status_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       0.749     3.501    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/CLK
    SLICE_X49Y99         FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/status_r_reg[4]/C
                         clock pessimism             -0.287     3.214    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.011     3.225    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/status_generate_i/status_generate_only_i/status_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_mclk
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/DCLK      n/a            4.999         5.000       0.001      PLLE2_ADV_X0Y1   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
Low Pulse Width   Slow    PLLE2_ADV/DCLK      n/a            2.500         2.500       0.001      PLLE2_ADV_X0Y0   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK
High Pulse Width  Slow    PLLE2_ADV/DCLK      n/a            2.500         2.500       0.001      PLLE2_ADV_X0Y1   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_sdclk
  To Clock:  ddr3_sdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_sdclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         2.500       1.092      BUFIO_X1Y9       mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/iclk_bufio_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  multi_clkfb
  To Clock:  multi_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multi_clkfb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        4.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk fall@5.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.308ns (54.680%)  route 0.255ns (45.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 9.608 - 5.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.621     3.319    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.566     5.005    event_logger_i/i_imu_spi/camsync_clk
    SLICE_X70Y181        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.308     5.313 r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/Q
                         net (fo=2, routed)           0.255     5.568    event_logger_i/i_imu_spi/sngl_wire_stb_reg_n_0_[0]
    SLICE_X70Y180        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk fall edge)       5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     6.476    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.559 f  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.538     8.097    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113     8.210 f  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.398     9.608    event_logger_i/i_imu_spi/camsync_clk
    SLICE_X70Y180        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.377     9.985    
                         clock uncertainty           -0.075     9.910    
    SLICE_X70Y180        FDRE (Setup_fdre_C_D)       -0.004     9.906    event_logger_i/i_imu_spi/sngl_wire_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  4.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 event_logger_i/i_imu_spi/miso_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_imu_spi/odbuf0_ram_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.810%)  route 0.105ns (51.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.231    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.598     1.855    event_logger_i/i_imu_spi/camsync_clk
    SLICE_X65Y177        FDRE                                         r  event_logger_i/i_imu_spi/miso_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y177        FDRE (Prop_fdre_C_Q)         0.100     1.955 r  event_logger_i/i_imu_spi/miso_reg_reg[0]/Q
                         net (fo=2, routed)           0.105     2.060    i_imu_spi/odbuf0_ram_reg_0_31_0_5/DIA0
    SLICE_X62Y177        RAMD32                                       r  i_imu_spi/odbuf0_ram_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.643     1.512    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.822     2.364    i_imu_spi/odbuf0_ram_reg_0_31_0_5/WCLK
    SLICE_X62Y177        RAMD32                                       r  i_imu_spi/odbuf0_ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.867    
    SLICE_X62Y177        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.998    i_imu_spi/odbuf0_ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y10  clocks393_i/sync_clk_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X52Y176   event_logger_i/i_buf_xclk_mclk16/fifo_4x16_ram_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X54Y178   event_logger_i/i_buf_xclk_mclk16/fifo_4x16_ram_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/outreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/d_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.651ns (19.327%)  route 2.717ns (80.673%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 8.669 - 4.167 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.621     3.319    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.602     5.041    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/xclk
    SLICE_X84Y49         FDRE                                         r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/outreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.282     5.323 r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/outreg_reg[8]/Q
                         net (fo=4, routed)           0.696     6.019    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/outreg_reg[8]_2[8]
    SLICE_X82Y50         LUT6 (Prop_lut6_I1_O)        0.157     6.176 r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/d_out[14]_i_2__1/O
                         net (fo=19, routed)          0.484     6.660    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/d_out_reg[15]
    SLICE_X80Y49         LUT4 (Prop_lut4_I3_O)        0.053     6.713 r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/bytes_out[1]_i_3__6/O
                         net (fo=4, routed)           0.472     7.185    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/cry_ff_reg_4
    SLICE_X79Y50         LUT6 (Prop_lut6_I5_O)        0.053     7.238 r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/outreg[8]_i_2__18/O
                         net (fo=9, routed)           0.434     7.672    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/bytes_out0
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.053     7.725 r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/d_out[23]_i_1__2/O
                         net (fo=35, routed)          0.366     8.090    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/dv0
    SLICE_X79Y50         LUT4 (Prop_lut4_I0_O)        0.053     8.143 r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/d_out[15]_i_1__1/O
                         net (fo=4, routed)           0.266     8.409    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i_n_1
    SLICE_X76Y50         FDRE                                         r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/d_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     5.643    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.726 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.538     7.264    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.377 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.292     8.669    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/xclk
    SLICE_X76Y50         FDRE                                         r  compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/d_out_reg[11]/C
                         clock pessimism              0.239     8.908    
                         clock uncertainty           -0.067     8.840    
    SLICE_X76Y50         FDRE (Setup_fdre_C_R)       -0.367     8.473    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/d_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.577     1.231    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.613     1.870    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/xclk
    SLICE_X119Y62        FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y62        FDRE (Prop_fdre_C_Q)         0.100     1.970 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055     2.025    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr[0]
    SLICE_X118Y62        SRL16E                                       r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.643     1.512    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.813     2.355    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/xclk
    SLICE_X118Y62        SRL16E                                       r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[2]_srl2/CLK
                         clock pessimism             -0.474     1.881    
    SLICE_X118Y62        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.983    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[0].dly01_16_i/sr_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xclk
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.292         4.167       0.875      DSP48_X4Y10     compressor393_i/cmprs_channel_block[0].jp_channel_i/focus_sharp393_i/mult_p_r_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X54Y58    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_buf_average_i/avermem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X54Y58    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_buf_average_i/avermem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson0
  To Clock:  clk_boson0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson0
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns1_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre
  To Clock:  clk_fb_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack       30.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.276ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk0 rise@70.238ns - iclk0 rise@33.201ns)
  Data Path Delay:        6.263ns  (logic 0.722ns (11.529%)  route 5.541ns (88.471%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 74.156 - 70.238 ) 
    Source Clock Delay      (SCD):    4.277ns = ( 37.478 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    34.111 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.196    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.284 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.390    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    36.767 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.711    37.478    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    SLICE_X12Y31         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.282    37.760 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/Q
                         net (fo=47, routed)          1.195    38.955    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRA0
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.166    39.121 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMA/O
                         net (fo=64, routed)          1.980    41.101    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/p_8_in[0]
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.168    41.269 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92/O
                         net (fo=1, routed)           0.443    41.712    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.053    41.765 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43/O
                         net (fo=13, routed)          1.327    43.091    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43_n_0
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.053    43.144 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_17/O
                         net (fo=1, routed)           0.597    43.741    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mult_first_scaled[1]
    DSP48_X0Y12          DSP48E1                                      r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    71.069 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.039 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.055    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    73.425 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.731    74.156    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X0Y12          DSP48E1                                      r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.379    74.536    
                         clock uncertainty           -0.137    74.398    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    74.017    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         74.017    
                         arrival time                         -43.741    
  -------------------------------------------------------------------
                         slack                                 30.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@33.201ns - iclk0 rise@33.201ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.385%)  route 0.154ns (56.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 35.248 - 33.201 ) 
    Source Clock Delay      (SCD):    1.769ns = ( 34.970 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    33.613 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.100    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.150 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.583    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    34.673 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.297    34.970    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/rst_early_master_reg
    SLICE_X8Y33          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.118    35.088 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.154    35.242    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X10Y34         SRL16E                                       r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    33.682 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.275    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.328 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.818    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    34.911 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.337    35.248    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/rst_early_master_reg
    SLICE_X10Y34         SRL16E                                       r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.238    35.010    
    SLICE_X10Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    35.164    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                        -35.164    
                         arrival time                          35.242    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk0
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.124         37.037      33.913     DSP48_X2Y12      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y47     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y47     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x0
  To Clock:  iclk1x0

Setup :            0  Failing Endpoints,  Worst Slack        7.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.883ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x0 fall@27.910ns - iclk1x0 rise@17.328ns)
  Data Path Delay:        2.670ns  (logic 0.679ns (25.430%)  route 1.991ns (74.570%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 31.772 - 27.910 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 21.550 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)   17.328    17.328 r  
    AA10                                              0.000    17.328 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    18.238 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    19.323    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.411 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    20.517    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    20.894 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.656    21.550    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/rst_early_master_reg
    ILOGIC_X0Y42         ISERDESE2                                    r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    22.123 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           1.267    23.390    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.053    23.443 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[0]_i_2__2/O
                         net (fo=1, routed)           0.724    24.167    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[0]_i_2__2_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I4_O)        0.053    24.220 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[0]_i_1__2/O
                         net (fo=1, routed)           0.000    24.220    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i_n_7
    SLICE_X10Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)   27.910    27.910 f  
    AA10                                              0.000    27.910 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    28.741 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    29.628    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    29.711 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    30.727    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.370    31.097 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.675    31.772    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/rst_early_master_reg
    SLICE_X10Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.379    32.151    
                         clock uncertainty           -0.126    32.025    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.078    32.103    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         32.103    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  7.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x0 fall@6.746ns - iclk1x0 fall@6.746ns)
  Data Path Delay:        0.234ns  (logic 0.151ns (64.458%)  route 0.083ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.768 - 6.746 ) 
    Source Clock Delay      (SCD):    1.747ns = ( 8.493 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412     7.158 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     7.645    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.695 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     8.128    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     8.218 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.275     8.493    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X6Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.123     8.616 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[1]/Q
                         net (fo=5, routed)           0.083     8.699    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r[1]
    SLICE_X7Y40          LUT5 (Prop_lut5_I1_O)        0.028     8.727 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/xlnx_opt_LUT_pre_dout_r[4]_i_1__0_1/O
                         net (fo=1, routed)           0.000     8.727    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r[4]_i_1__0_n_0
    SLICE_X7Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     7.227 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.820    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.873 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.363    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     8.456 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.312     8.768    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X7Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.264     8.504    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.069     8.573    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.573    
                         arrival time                           8.727    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x0
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         21.164      18.943     BUFR_X0Y0        sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       21.164      192.196    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X16Y43     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X16Y43     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x0
  To Clock:  iclk2x0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x0
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.600         10.582      8.982      BUFHCE_X0Y0      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.582      202.778    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X13Y42     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X13Y42     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson1
  To Clock:  clk_boson1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson1
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns2_clkp }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_1
  To Clock:  clk_fb_pre_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_1
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack       30.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.856ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk1 rise@70.238ns - iclk1 rise@33.201ns)
  Data Path Delay:        5.704ns  (logic 0.697ns (12.219%)  route 5.007ns (87.781%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 76.171 - 70.238 ) 
    Source Clock Delay      (SCD):    6.521ns = ( 39.722 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    34.058 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    36.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.319 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    37.952    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    38.072 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.650    39.722    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    SLICE_X25Y7          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.246    39.968 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/Q
                         net (fo=47, routed)          1.471    41.439    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRB0
    SLICE_X18Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.173    41.612 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMB/O
                         net (fo=71, routed)          1.090    42.702    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/p_8_in[2]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.172    42.874 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_85__0/O
                         net (fo=3, routed)           0.688    43.562    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_85__0_n_0
    SLICE_X11Y6          LUT5 (Prop_lut5_I2_O)        0.053    43.615 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__0/O
                         net (fo=13, routed)          1.272    44.887    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__0_n_0
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.053    44.940 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_11__0/O
                         net (fo=1, routed)           0.487    45.426    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mult_first_scaled[7]
    DSP48_X1Y0           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    71.017 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    72.817    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.900 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    74.450    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    74.563 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.607    76.171    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X1Y0           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.630    76.800    
                         clock uncertainty           -0.137    76.663    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.381    76.282    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         76.282    
                         arrival time                         -45.426    
  -------------------------------------------------------------------
                         slack                                 30.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/hact_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul1_p_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@33.201ns - iclk1 rise@33.201ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.376%)  route 0.107ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.280ns = ( 36.481 - 33.201 ) 
    Source Clock Delay      (SCD):    2.655ns = ( 35.856 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    33.561 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    34.560    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.610 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    35.194    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    35.220 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.636    35.856    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    SLICE_X10Y6          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/hact_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.118    35.974 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/hact_d_reg[8]/Q
                         net (fo=2, routed)           0.107    36.082    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/CEP
    DSP48_X0Y2           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul1_p_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    33.629 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    34.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.878 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    35.529    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    35.559 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.922    36.481    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X0Y2           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
                         clock pessimism             -0.547    35.935    
    DSP48_X0Y2           DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.085    36.020    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul1_p_reg
  -------------------------------------------------------------------
                         required time                        -36.020    
                         arrival time                          36.082    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         37.037      33.913     DSP48_X1Y1      sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       37.037      122.963    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y17    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y17    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x1
  To Clock:  iclk1x1

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x1 fall@27.910ns - iclk1x1 rise@17.328ns)
  Data Path Delay:        2.475ns  (logic 0.810ns (32.724%)  route 1.665ns (67.276%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 33.840 - 27.910 ) 
    Source Clock Delay      (SCD):    6.589ns = ( 23.917 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)   17.328    17.328 r  
    Y16                                               0.000    17.328 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    18.185 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    20.358    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    20.446 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    22.079    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    22.199 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.718    23.917    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/den_r_reg_0
    ILOGIC_X0Y2          ISERDESE2                                    r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    24.490 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           1.235    25.725    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.068    25.793 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__6/O
                         net (fo=1, routed)           0.430    26.223    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__6_n_0
    SLICE_X2Y6           LUT5 (Prop_lut5_I4_O)        0.169    26.392 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_1__6/O
                         net (fo=1, routed)           0.000    26.392    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/iserdes_pxd_i_n_4
    SLICE_X2Y6           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)   27.910    27.910 f  
    Y16                                               0.000    27.910 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    28.689 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    30.489    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    30.572 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.550    32.122    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    32.235 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.605    33.840    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg
    SLICE_X2Y6           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.630    34.470    
                         clock uncertainty           -0.126    34.344    
    SLICE_X2Y6           FDRE (Setup_fdre_C_D)        0.078    34.422    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         34.422    
                         arrival time                         -26.392    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x1 fall@6.746ns - iclk1x1 fall@6.746ns)
  Data Path Delay:        0.184ns  (logic 0.107ns (58.159%)  route 0.077ns (41.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 9.993 - 6.746 ) 
    Source Clock Delay      (SCD):    2.686ns = ( 9.432 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360     7.106 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000     8.105    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     8.155 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584     8.739    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.765 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.667     9.432    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X1Y7           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.107     9.539 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[0]/Q
                         net (fo=5, routed)           0.077     9.616    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r[0]
    SLICE_X1Y7           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     7.174 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     8.370    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.423 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.651     9.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     9.104 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.889     9.993    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X1Y7           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.561     9.432    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.055     9.487    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.487    
                         arrival time                           9.616    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x1
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         21.164      19.564     BUFGCTRL_X0Y3   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       21.164      138.836    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X4Y20     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X4Y20     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x1
  To Clock:  iclk2x1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x1
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.582      8.982      BUFGCTRL_X0Y5   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.582      149.418    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X6Y46     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X6Y46     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson2
  To Clock:  clk_boson2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson2
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns3_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_2
  To Clock:  clk_fb_pre_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_2
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x2
  To Clock:  iclk1x2

Setup :            0  Failing Endpoints,  Worst Slack        7.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x2 fall@27.910ns - iclk1x2 rise@17.328ns)
  Data Path Delay:        2.936ns  (logic 0.806ns (27.456%)  route 2.130ns (72.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 31.727 - 27.910 ) 
    Source Clock Delay      (SCD):    4.194ns = ( 21.522 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)   17.328    17.328 r  
    T21                                               0.000    17.328 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    18.208 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    19.293    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.381 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    20.487    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    20.864 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.658    21.522    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/rst_early_master_reg
    ILOGIC_X0Y98         ISERDESE2                                    r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    22.095 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           1.722    23.817    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X8Y74          LUT4 (Prop_lut4_I2_O)        0.065    23.882 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__7/O
                         net (fo=1, routed)           0.407    24.289    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__7_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I4_O)        0.168    24.457 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_1__7/O
                         net (fo=1, routed)           0.000    24.457    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i_n_4
    SLICE_X11Y74         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)   27.910    27.910 f  
    T21                                               0.000    27.910 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    28.711 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    29.598    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    29.681 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    30.697    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.370    31.067 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.660    31.727    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X11Y74         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.379    32.106    
                         clock uncertainty           -0.126    31.980    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.037    32.017    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         32.017    
                         arrival time                         -24.457    
  -------------------------------------------------------------------
                         slack                                  7.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x2 fall@6.746ns - iclk1x2 fall@6.746ns)
  Data Path Delay:        0.200ns  (logic 0.123ns (61.507%)  route 0.077ns (38.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 8.753 - 6.746 ) 
    Source Clock Delay      (SCD):    1.732ns = ( 8.478 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382     7.128 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     7.615    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.665 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     8.098    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     8.188 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.290     8.478    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X10Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.123     8.601 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[0]/Q
                         net (fo=5, routed)           0.077     8.678    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r[0]
    SLICE_X10Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     7.197 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.790    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.843 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.333    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     8.426 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.327     8.753    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X10Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.275     8.478    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.051     8.529    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.529    
                         arrival time                           8.678    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x2
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         21.164      18.943     BUFR_X0Y4        sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       21.164      192.196    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X16Y75     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X16Y75     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack       31.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.331ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk2 rise@70.238ns - iclk2 rise@33.201ns)
  Data Path Delay:        5.166ns  (logic 2.036ns (39.411%)  route 3.130ns (60.589%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 74.131 - 70.238 ) 
    Source Clock Delay      (SCD):    4.317ns = ( 37.518 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    34.081 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.166    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.254 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.360    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    36.737 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.781    37.518    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X1Y26          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      1.877    39.395 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/P[27]
                         net (fo=8, routed)           1.205    40.600    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg_n_78
    SLICE_X23Y72         LUT6 (Prop_lut6_I1_O)        0.053    40.653 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_85__1/O
                         net (fo=3, routed)           0.453    41.106    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_85__1_n_0
    SLICE_X23Y71         LUT5 (Prop_lut5_I2_O)        0.053    41.159 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__1/O
                         net (fo=13, routed)          0.809    41.969    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__1_n_0
    SLICE_X19Y72         LUT4 (Prop_lut4_I1_O)        0.053    42.022 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_10__1/O
                         net (fo=1, routed)           0.662    42.684    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mult_first_scaled[8]
    DSP48_X1Y27          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    71.039 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.926    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.009 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.025    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    73.395 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.736    74.131    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X1Y27          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.402    74.533    
                         clock uncertainty           -0.137    74.396    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.381    74.015    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         74.015    
                         arrival time                         -42.684    
  -------------------------------------------------------------------
                         slack                                 31.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@33.201ns - iclk2 rise@33.201ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.433%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 35.219 - 33.201 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 34.943 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    33.583 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.070    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.120 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.553    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    34.643 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.300    34.943    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/rst_early_master_reg
    SLICE_X15Y66         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.100    35.043 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055    35.098    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X14Y66         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    33.652 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.245    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.298 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.788    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    34.881 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.338    35.219    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/rst_early_master_reg
    SLICE_X14Y66         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.265    34.954    
    SLICE_X14Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    35.056    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                        -35.056    
                         arrival time                          35.098    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.124         37.037      33.913     DSP48_X2Y22      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X26Y50     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X26Y50     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x2
  To Clock:  iclk2x2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x2
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.600         10.582      8.982      BUFHCE_X0Y12     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.582      202.778    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X14Y75     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X14Y75     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson3
  To Clock:  clk_boson3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson3
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns4_clkp }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_3
  To Clock:  clk_fb_pre_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_3
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x3
  To Clock:  iclk1x3

Setup :            0  Failing Endpoints,  Worst Slack        6.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x3 fall@27.910ns - iclk1x3 rise@17.328ns)
  Data Path Delay:        3.429ns  (logic 0.679ns (19.803%)  route 2.750ns (80.197%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 33.319 - 27.910 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 23.421 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)   17.328    17.328 r  
    R16                                               0.000    17.328 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    18.184 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    19.685    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.773 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    21.782    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    21.902 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.519    23.421    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/den_r_reg_0
    ILOGIC_X0Y60         ISERDESE2                                    r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y60         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    23.994 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q2
                         net (fo=3, routed)           2.293    26.287    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/D[1]
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.053    26.340 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_LUT_pre_dout_r[1]_i_1__13/O
                         net (fo=1, routed)           0.457    26.797    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_pre_dout_r_reg[3][1]
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.053    26.850 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_LUT_pre_dout_r[1]_i_1__13_1/O
                         net (fo=1, routed)           0.000    26.850    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i_n_6
    SLICE_X39Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)   27.910    27.910 f  
    R16                                               0.000    27.910 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    28.687 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    29.928    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    30.011 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.911    31.922    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    32.035 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.284    33.319    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg
    SLICE_X39Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.531    33.850    
                         clock uncertainty           -0.126    33.724    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.036    33.760    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         33.760    
                         arrival time                         -26.850    
  -------------------------------------------------------------------
                         slack                                  6.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/deser_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/deser_r_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x3 fall@6.746ns - iclk1x3 fall@6.746ns)
  Data Path Delay:        0.198ns  (logic 0.107ns (54.098%)  route 0.091ns (45.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 9.683 - 6.746 ) 
    Source Clock Delay      (SCD):    2.452ns = ( 9.198 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358     7.104 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701     7.804    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.854 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771     8.625    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.651 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.547     9.198    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg
    SLICE_X40Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/deser_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.107     9.305 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/deser_r_reg[0]/Q
                         net (fo=5, routed)           0.091     9.396    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/deser_r[0]
    SLICE_X40Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/deser_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     7.173 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     8.012    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.065 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.840     8.905    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.935 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.748     9.683    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg
    SLICE_X40Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/deser_r_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.485     9.198    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.055     9.253    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/deser_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.253    
                         arrival time                           9.396    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x3
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         21.164      19.564     BUFGCTRL_X0Y4   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       21.164      138.836    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X42Y53    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X42Y53    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x3
  To Clock:  iclk2x3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x3
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.582      8.982      BUFGCTRL_X0Y6   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.582      149.418    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X46Y56    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X46Y56    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack       30.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.399ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk3 rise@70.238ns - iclk3 rise@33.201ns)
  Data Path Delay:        6.029ns  (logic 2.163ns (35.879%)  route 3.866ns (64.121%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 75.893 - 70.238 ) 
    Source Clock Delay      (SCD):    6.278ns = ( 39.479 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    34.057 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    35.558    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.646 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    37.655    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    37.775 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.704    39.479    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X1Y8           DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      1.877    41.356 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/P[35]
                         net (fo=20, routed)          1.750    43.107    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg_n_70
    SLICE_X24Y26         LUT4 (Prop_lut4_I2_O)        0.063    43.170 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_91__2/O
                         net (fo=1, routed)           0.447    43.617    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_91__2_n_0
    SLICE_X25Y26         LUT5 (Prop_lut5_I1_O)        0.170    43.787 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__2/O
                         net (fo=13, routed)          0.871    44.657    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__2_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I1_O)        0.053    44.710 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_11__2/O
                         net (fo=1, routed)           0.798    45.508    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mult_first_scaled[7]
    DSP48_X2Y10          DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    71.015 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    72.256    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.339 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    74.250    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    74.363 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.529    75.893    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X2Y10          DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.533    76.425    
                         clock uncertainty           -0.137    76.288    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.381    75.907    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         75.907    
                         arrival time                         -45.508    
  -------------------------------------------------------------------
                         slack                                 30.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/RAMB36E1_i/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@33.201ns - iclk3 rise@33.201ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.108%)  route 0.232ns (69.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.236 - 33.201 ) 
    Source Clock Delay      (SCD):    2.500ns = ( 35.701 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    33.559 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    34.259    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.309 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    35.080    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    35.106 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.595    35.701    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/den_r_reg
    SLICE_X39Y16         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.100    35.801 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/color_reg[1]/Q
                         net (fo=3, routed)           0.232    36.033    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/ADDRARDADDR[9]
    RAMB36_X2Y3          RAMB36E1                                     r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/RAMB36E1_i/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    33.628 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    34.467    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.520 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    35.360    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    35.390 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.846    36.236    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/den_r_reg
    RAMB36_X2Y3          RAMB36E1                                     r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/RAMB36E1_i/CLKARDCLK
                         clock pessimism             -0.472    35.764    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    35.947    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                        -35.947    
                         arrival time                          36.033    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk3
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         37.037      33.913     DSP48_X2Y11     sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       37.037      122.963    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y27    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y27    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ffclk0
  To Clock:  ffclk0

Setup :            0  Failing Endpoints,  Worst Slack       39.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.353ns  (required time - arrival time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (ffclk0 rise@41.667ns - ffclk0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.322ns (13.918%)  route 1.992ns (86.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 46.035 - 41.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.779ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           4.241     5.147    clocks393_i/ffclk0
    SLICE_X87Y146        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDCE (Prop_fdce_C_Q)         0.269     5.416 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           1.992     7.407    clocks393_i/test_clk_reg
    SLICE_X87Y146        LUT1 (Prop_lut1_I0_O)        0.053     7.460 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     7.460    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X87Y146        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)    41.667    41.667 r  
    Y12                                               0.000    41.667 r  ffclk0p (IN)
                         net (fo=0)                   0.000    41.667    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    42.494 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           3.541    46.035    clocks393_i/ffclk0
    SLICE_X87Y146        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism              0.779    46.814    
                         clock uncertainty           -0.035    46.778    
    SLICE_X87Y146        FDCE (Setup_fdce_C_D)        0.035    46.813    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         46.813    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 39.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ffclk0 rise@0.000ns - ffclk0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.128ns (12.372%)  route 0.907ns (87.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.985     2.431    clocks393_i/ffclk0
    SLICE_X87Y146        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDCE (Prop_fdce_C_Q)         0.100     2.531 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           0.907     3.437    clocks393_i/test_clk_reg
    SLICE_X87Y146        LUT1 (Prop_lut1_I0_O)        0.028     3.465 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     3.465    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X87Y146        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.368     2.889    clocks393_i/ffclk0
    SLICE_X87Y146        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism             -0.458     2.431    
    SLICE_X87Y146        FDCE (Hold_fdce_C_D)         0.060     2.491    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.975    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ffclk0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { ffclk0p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.700         41.667      40.967     SLICE_X87Y146  clocks393_i/test_clk_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         20.833      20.483     SLICE_X87Y146  clocks393_i/test_clk_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.833      20.483     SLICE_X87Y146  clocks393_i/test_clk_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :            0  Failing Endpoints,  Worst Slack        3.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (gtrefclk rise@6.666ns - gtrefclk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.488ns (19.641%)  route 1.997ns (80.359%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8.107 - 6.666 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.565     1.565    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X58Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.282     1.847 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[1]/Q
                         net (fo=6, routed)           0.792     2.639    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[1]
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.153     2.792 f  sata_top/ahci_sata_layers_i/phy/sata_areset_i_2/O
                         net (fo=4, routed)           0.694     3.486    sata_top/ahci_sata_layers_i/phy/sata_areset_i_2_n_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I2_O)        0.053     3.539 r  sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2/O
                         net (fo=8, routed)           0.511     4.050    sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2_n_0
    SLICE_X59Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      6.666     6.666 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.441     8.107    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X59Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/C
                         clock pessimism              0.106     8.213    
                         clock uncertainty           -0.035     8.178    
    SLICE_X59Y49         FDRE (Setup_fdre_C_CE)      -0.244     7.934    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  3.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.157ns (55.258%)  route 0.127ns (44.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.453     0.453    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X59Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.091     0.544 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/Q
                         net (fo=3, routed)           0.127     0.672    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[4]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.066     0.738 r  sata_top/ahci_sata_layers_i/phy/rst_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.738    sata_top/ahci_sata_layers_i/phy/rst_timer0[5]
    SLICE_X59Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.655     0.655    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X59Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/C
                         clock pessimism             -0.202     0.453    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.061     0.514    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.666       5.128      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/GTREFCLK0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X58Y47        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X58Y47        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/state_aligned_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/is_aligned_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (rx_clk rise@6.666ns - rx_clk rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.322ns (6.408%)  route 4.703ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 9.359 - 6.666 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.594     3.063    sata_top/ahci_sata_layers_i/phy/gtx_wrap/busy_r_reg
    SLICE_X69Y4          FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/state_aligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.269     3.332 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/state_aligned_reg/Q
                         net (fo=6, routed)           4.273     7.605    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/state_aligned
    SLICE_X84Y140        LUT2 (Prop_lut2_I0_O)        0.053     7.658 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/is_aligned_r_reg_CE_cooolgate_en_gate_6073/O
                         net (fo=1, routed)           0.430     8.088    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/is_aligned_r_reg_CE_cooolgate_en_sig_1708
    SLICE_X84Y140        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/is_aligned_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.280     9.359    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/CLK
    SLICE_X84Y140        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/is_aligned_r_reg/C
                         clock pessimism              0.056     9.415    
                         clock uncertainty           -0.035     9.380    
    SLICE_X84Y140        FDRE (Setup_fdre_C_CE)      -0.219     9.161    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/is_aligned_r_reg
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  1.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/disperror_in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (57.946%)  route 0.066ns (42.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.530     1.082    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/CLK
    SLICE_X67Y140        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/disperror_in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140        FDRE (Prop_fdre_C_Q)         0.091     1.173 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/disperror_in_r_reg[0]/Q
                         net (fo=3, routed)           0.066     1.239    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/DIC0
    SLICE_X66Y140        RAMD32                                       r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.736     1.329    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/WCLK
    SLICE_X66Y140        RAMD32                                       r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/RAMC/CLK
                         clock pessimism             -0.236     1.093    
    SLICE_X66Y140        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     1.184    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXUSRCLK
Low Pulse Width   Fast    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X66Y142       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X66Y144       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (txoutclk rise@6.666ns - txoutclk rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.269ns (4.886%)  route 5.237ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 9.645 - 6.666 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.384     2.853    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X60Y135        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y135        FDRE (Prop_fdre_C_Q)         0.269     3.122 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[8]/Q
                         net (fo=1, routed)           5.237     8.359    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/ADDRBWRADDR[0]
    RAMB36_X5Y1          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.566     9.645    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/CLK
    RAMB36_X5Y1          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/CLKBWRCLK
                         clock pessimism              0.056     9.701    
                         clock uncertainty           -0.035     9.665    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.479     9.186    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk rise@0.000ns - txoutclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.408%)  route 0.181ns (58.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.525     1.077    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/CLK
    SLICE_X59Y139        FDCE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDCE (Prop_fdce_C_Q)         0.100     1.177 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[18]/Q
                         net (fo=1, routed)           0.181     1.358    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resync_out[18]
    SLICE_X56Y137        LUT3 (Prop_lut3_I0_O)        0.028     1.386 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.386    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r[2]_i_1_n_0
    SLICE_X56Y137        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.727     1.320    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X56Y137        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[2]/C
                         clock pessimism             -0.049     1.271    
    SLICE_X56Y137        FDRE (Hold_fdre_C_D)         0.060     1.331    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXUSRCLK
Low Pulse Width   Fast    FDCE/C                  n/a            0.400         3.333       2.933      SLICE_X62Y137       sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[13]/C
High Pulse Width  Slow    FDCE/C                  n/a            0.350         3.333       2.983      SLICE_X62Y137       sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        9.544ns  (logic 0.375ns (3.929%)  route 9.169ns (96.071%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 16.371 - 13.333 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.949     1.949    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     2.069 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.394     3.463    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X61Y53         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.269     3.732 f  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/Q
                         net (fo=1, routed)           0.635     4.367    sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg_n_0_[2]
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.053     4.420 r  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         7.613    12.033    sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/sata_reset_done_r_reg[0]
    SLICE_X60Y140        LUT4 (Prop_lut4_I3_O)        0.053    12.086 r  sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/timer[2]_i_1/O
                         net (fo=18, routed)          0.921    13.007    sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/timer0
    SLICE_X57Y143        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X59Y48         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.661    14.994    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    15.107 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.264    16.371    sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/usrclk2_r_reg
    SLICE_X57Y143        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/timer_reg[18]/C
                         clock pessimism              0.295    16.666    
                         clock uncertainty           -0.035    16.630    
    SLICE_X57Y143        FDRE (Setup_fdre_C_R)       -0.367    16.263    sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_fsm_i/pgm_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_fsm_i/fsm_pgm_mem_i/ram_i/RAMB36E1_i/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.422%)  route 0.175ns (63.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.904     0.904    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.930 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.533     1.463    sata_top/ahci_top_i/ahci_fsm_i/usrclk2_r_reg
    SLICE_X33Y107        FDRE                                         r  sata_top/ahci_top_i/ahci_fsm_i/pgm_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.100     1.563 r  sata_top/ahci_top_i/ahci_fsm_i/pgm_addr_reg[7]/Q
                         net (fo=4, routed)           0.175     1.737    sata_top/ahci_top_i/ahci_fsm_i/fsm_pgm_mem_i/ram_i/Q[7]
    RAMB18_X2Y42         RAMB18E1                                     r  sata_top/ahci_top_i/ahci_fsm_i/fsm_pgm_mem_i/ram_i/RAMB36E1_i/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.059     1.059    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.089 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.773     1.861    sata_top/ahci_top_i/ahci_fsm_i/fsm_pgm_mem_i/ram_i/usrclk2_r_reg
    RAMB18_X2Y42         RAMB18E1                                     r  sata_top/ahci_top_i/ahci_fsm_i/fsm_pgm_mem_i/ram_i/RAMB36E1_i/CLKARDCLK
                         clock pessimism             -0.351     1.510    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.693    sata_top/ahci_top_i/ahci_fsm_i/fsm_pgm_mem_i/ram_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrclk2
Waveform(ns):       { 0.000 6.666 }
Period(ns):         13.333
Sources:            { sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         13.333      11.150     RAMB36_X2Y25   sata_top/ahci_top_i/ahci_dma_i/ct_data_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         6.667       5.757      SLICE_X34Y125  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo0_ram_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         6.666       5.756      SLICE_X32Y121  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo0_ram_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ddr3_clk rise@2.500ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.269ns (19.691%)  route 1.097ns (80.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 6.145 - 2.500 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.644     3.790    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X117Y125       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y125       FDSE (Prop_fdse_C_Q)         0.269     4.059 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          1.097     5.156    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y100        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.020 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     5.406 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.739     6.145    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/clk
    OLOGIC_X1Y100        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/oserdes_i/CLK
                         clock pessimism              0.143     6.288    
                         clock uncertainty           -0.205     6.083    
    OLOGIC_X1Y100        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.679     5.404    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.900%)  route 0.403ns (80.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.262     1.415    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X117Y125       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y125       FDSE (Prop_fdse_C_Q)         0.100     1.515 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          0.403     1.918    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y137        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.364     1.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/clk
    OLOGIC_X1Y137        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/oserdes_i/CLK
                         clock pessimism             -0.219     1.577    
                         clock uncertainty            0.205     1.782    
    OLOGIC_X1Y137        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.104     1.678    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[12].cmda_addr_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dq_r_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_clk_div rise@5.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        2.438ns  (logic 0.854ns (35.025%)  route 1.584ns (64.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 8.631 - 5.000 ) 
    Source Clock Delay      (SCD):    4.827ns = ( 6.077 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       1.416     6.077    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/CLK
    RAMB36_X4Y23         RAMB36E1                                     r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.748     6.825 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/DOADO[7]
                         net (fo=1, routed)           0.732     7.556    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i_0[6]
    SLICE_X71Y125        LUT4 (Prop_lut4_I3_O)        0.053     7.609 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/extra_prev[6]_i_1/O
                         net (fo=6, routed)           0.605     8.214    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/RAMB36E1_i[1]
    SLICE_X84Y126        LUT6 (Prop_lut6_I1_O)        0.053     8.267 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/tin_dq_r[1]_i_1/O
                         net (fo=2, routed)           0.248     8.515    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dq[1]
    SLICE_X84Y126        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dq_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.725     8.631    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/psincdec_reg_0
    SLICE_X84Y126        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dq_r_reg[1]/C
                         clock pessimism              0.143     8.774    
                         clock uncertainty           -0.205     8.569    
    SLICE_X84Y126        FDSE (Setup_fdse_C_D)       -0.018     8.551    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/tin_dq_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  0.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/extra_prev_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dci_disable_dqs_r_reg/D
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (ddr3_clk_div rise@0.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.268ns  (logic 0.130ns (48.537%)  route 0.138ns (51.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.737ns = ( 2.987 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       0.522     2.987    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X71Y119        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/extra_prev_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.100     3.087 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/extra_prev_reg[9]/Q
                         net (fo=2, routed)           0.138     3.225    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/extra_prev_reg[9]_0[5]
    SLICE_X70Y119        LUT5 (Prop_lut5_I1_O)        0.030     3.255 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/dci_disable_dqs_r_i_1/O
                         net (fo=2, routed)           0.000     3.255    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dci_disable_dqs
    SLICE_X70Y119        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dci_disable_dqs_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.377     1.809    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/psincdec_reg_0
    SLICE_X70Y119        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dci_disable_dqs_r_reg/C
                         clock pessimism             -0.219     1.590    
                         clock uncertainty            0.205     1.795    
    SLICE_X70Y119        FDSE (Hold_fdse_C_D)         0.092     1.887    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dci_disable_dqs_r_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  1.367    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dci_ready_r1_reg/C
                            (falling edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dci_ready_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_mclk rise@6.250ns - ddr3_clk_div fall@2.500ns)
  Data Path Delay:        1.533ns  (logic 0.272ns (17.740%)  route 1.261ns (82.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 10.712 - 6.250 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 6.437 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     4.075    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.163 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     5.269    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     5.646 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.791     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X61Y102        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dci_ready_r1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.272     6.709 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dci_ready_r1_reg/Q
                         net (fo=1, routed)           1.261     7.970    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dci_ready_r1
    SLICE_X33Y93         FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dci_ready_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       1.285    10.712    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X33Y93         FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dci_ready_r2_reg/C
                         clock pessimism              0.143    10.855    
                         clock uncertainty           -0.205    10.650    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)       -0.034    10.616    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dci_ready_r2_reg
  -------------------------------------------------------------------
                         required time                         10.616    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  2.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (ddr3_mclk rise@1.250ns - ddr3_clk_div fall@2.500ns)
  Data Path Delay:        0.572ns  (logic 0.253ns (44.258%)  route 0.319ns (55.742%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 6.051 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns = ( 6.151 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     4.020 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     5.406 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.745     6.151    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X66Y102        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.253     6.404 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[1]/Q
                         net (fo=1, routed)           0.319     6.723    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1[1]
    SLICE_X64Y100        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       1.390     6.051    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X64Y100        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[1]/C
                         clock pessimism             -0.143     5.908    
                         clock uncertainty            0.205     6.113    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.160     6.273    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.273    
                         arrival time                           6.723    
  -------------------------------------------------------------------
                         slack                                  0.449    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        3.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk0 rise@33.201ns - iclk1x0 fall@27.910ns)
  Data Path Delay:        1.394ns  (logic 0.272ns (19.513%)  route 1.122ns (80.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 37.061 - 33.201 ) 
    Source Clock Delay      (SCD):    4.284ns = ( 32.194 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   27.910    27.910 f  
    AA10                                              0.000    27.910 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    28.820 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    29.905    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    29.993 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    31.099    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    31.476 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.718    32.194    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg
    SLICE_X9Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.272    32.466 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/Q
                         net (fo=1, routed)           1.122    33.588    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[3]
    SLICE_X9Y39          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    34.032 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    34.919    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.002 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    36.018    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    36.388 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.673    37.061    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X9Y39          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/C
                         clock pessimism              0.277    37.338    
                         clock uncertainty           -0.257    37.081    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)       -0.020    37.061    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         37.061    
                         arrival time                         -33.588    
  -------------------------------------------------------------------
                         slack                                  3.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@70.238ns - iclk1x0 fall@70.238ns)
  Data Path Delay:        0.548ns  (logic 0.107ns (19.525%)  route 0.441ns (80.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 72.290 - 70.238 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 72.013 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   70.238    70.238 f  
    AA10                                              0.000    70.238 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    70.650 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    71.137    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.187 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    71.620    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090    71.710 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.303    72.013    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X11Y44         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.107    72.120 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[4]/Q
                         net (fo=1, routed)           0.441    72.561    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[4]
    SLICE_X11Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    70.719 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    71.312    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.365 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    71.855    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    71.948 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.342    72.290    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X11Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[4]/C
                         clock pessimism             -0.175    72.115    
                         clock uncertainty            0.257    72.372    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.041    72.413    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                        -72.413    
                         arrival time                          72.561    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x0
  To Clock:  iclk1x0

Setup :            0  Failing Endpoints,  Worst Slack        3.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x0 fall@6.746ns - iclk2x0 fall@1.455ns)
  Data Path Delay:        0.874ns  (logic 0.325ns (37.192%)  route 0.549ns (62.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.611 - 6.746 ) 
    Source Clock Delay      (SCD):    4.379ns = ( 5.834 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x0 fall edge)    1.455     1.455 f  
    AA10                                              0.000     1.455 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910     2.365 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     3.450    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.538 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.426     4.964    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.121     5.085 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.749     5.834    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X13Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.272     6.106 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.549     6.655    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.053     6.708 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1/O
                         net (fo=1, routed)           0.000     6.708    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X15Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831     7.577 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887     8.464    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.547 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     9.563    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.370     9.933 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.678    10.611    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X15Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.893    
                         clock uncertainty           -0.246    10.647    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)        0.037    10.684    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  3.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.130ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x0 fall@6.746ns - iclk2x0 fall@12.037ns)
  Data Path Delay:        0.360ns  (logic 0.135ns (37.517%)  route 0.225ns (62.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 8.800 - 6.746 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 13.706 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x0 fall edge)   12.037    12.037 f  
    AA10                                              0.000    12.037 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    12.449 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    12.936    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    12.986 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.367    13.353    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.023    13.376 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.330    13.706    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X13Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.107    13.813 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.225    14.038    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.028    14.066 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1/O
                         net (fo=1, routed)           0.000    14.066    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X15Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     7.227 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.820    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.873 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.363    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     8.456 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.344     8.800    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X15Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.178     8.622    
                         clock uncertainty            0.246     8.868    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.068     8.936    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.936    
                         arrival time                          14.066    
  -------------------------------------------------------------------
                         slack                                  5.130    





---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk2x0

Setup :            0  Failing Endpoints,  Worst Slack        1.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x0 fall@54.365ns - iclk0 fall@51.720ns)
  Data Path Delay:        0.705ns  (logic 0.315ns (44.653%)  route 0.390ns (55.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 58.291 - 54.365 ) 
    Source Clock Delay      (SCD):    4.287ns = ( 56.007 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 fall edge)     51.720    51.720 f  
    AA10                                              0.000    51.720 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    52.630 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    53.715    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    53.803 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    54.909    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    55.286 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.721    56.007    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X14Y42         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.315    56.322 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.390    56.712    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X13Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x0 fall edge)   54.365    54.365 f  
    AA10                                              0.000    54.365 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    55.196 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    56.083    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.166 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.325    57.491    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.079    57.570 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.721    58.291    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X13Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.282    58.573    
                         clock uncertainty           -0.257    58.316    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.032    58.284    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         58.284    
                         arrival time                         -56.712    
  -------------------------------------------------------------------
                         slack                                  1.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.487ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x0 fall@12.037ns - iclk0 fall@14.683ns)
  Data Path Delay:        0.275ns  (logic 0.123ns (44.656%)  route 0.152ns (55.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 14.117 - 12.037 ) 
    Source Clock Delay      (SCD):    1.776ns = ( 16.459 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 fall edge)     14.683    14.683 f  
    AA10                                              0.000    14.683 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    15.095 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    15.582    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    15.632 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    16.065    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    16.155 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.304    16.459    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X14Y42         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.123    16.582 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.152    16.734    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X13Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x0 fall edge)   12.037    12.037 f  
    AA10                                              0.000    12.037 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    12.518 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    13.111    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.164 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.425    13.589    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.045    13.634 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.483    14.117    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X13Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    13.942    
                         clock uncertainty            0.257    14.199    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.048    14.247    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -14.247    
                         arrival time                          16.734    
  -------------------------------------------------------------------
                         slack                                  2.487    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1 rise@33.201ns - iclk1x1 fall@27.910ns)
  Data Path Delay:        1.830ns  (logic 0.315ns (17.213%)  route 1.515ns (82.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 39.120 - 33.201 ) 
    Source Clock Delay      (SCD):    6.585ns = ( 34.495 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   27.910    27.910 f  
    Y16                                               0.000    27.910 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    28.767 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    30.940    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    31.028 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    32.661    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    32.781 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.714    34.495    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg
    SLICE_X2Y9           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.315    34.810 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[4]/Q
                         net (fo=1, routed)           1.515    36.325    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r[4]
    SLICE_X3Y21          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    33.980 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    35.780    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.863 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    37.413    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    37.526 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.594    39.120    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg_1
    SLICE_X3Y21          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[4]/C
                         clock pessimism              0.451    39.571    
                         clock uncertainty           -0.257    39.314    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.030    39.284    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         39.284    
                         arrival time                         -36.325    
  -------------------------------------------------------------------
                         slack                                  2.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@70.238ns - iclk1x1 fall@70.238ns)
  Data Path Delay:        0.706ns  (logic 0.107ns (15.148%)  route 0.599ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 73.474 - 70.238 ) 
    Source Clock Delay      (SCD):    2.686ns = ( 72.924 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   70.238    70.238 f  
    Y16                                               0.000    70.238 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    70.598 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    71.597    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.647 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584    72.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    72.257 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.667    72.924    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X1Y8           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.107    73.031 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[5]/Q
                         net (fo=1, routed)           0.599    73.631    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[5]
    SLICE_X3Y21          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    70.666 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    71.862    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.915 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    72.566    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    72.596 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.878    73.474    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_1
    SLICE_X3Y21          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[5]/C
                         clock pessimism             -0.265    73.209    
                         clock uncertainty            0.257    73.467    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.040    73.507    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[5]
  -------------------------------------------------------------------
                         required time                        -73.507    
                         arrival time                          73.631    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x1
  To Clock:  iclk1x1

Setup :            0  Failing Endpoints,  Worst Slack        3.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x1 fall@6.746ns - iclk2x1 fall@1.455ns)
  Data Path Delay:        1.151ns  (logic 0.371ns (32.222%)  route 0.780ns (67.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 12.675 - 6.746 ) 
    Source Clock Delay      (SCD):    6.586ns = ( 8.041 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x1 fall edge)    1.455     1.455 f  
    Y16                                               0.000     1.455 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857     2.312 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173     4.485    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.573 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.633     6.206    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     6.326 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.715     8.041    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X6Y46          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.315     8.356 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.311     8.667    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.056     8.723 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__0/O
                         net (fo=1, routed)           0.470     9.192    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X5Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779     7.525 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801     9.325    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     9.408 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.550    10.958    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    11.071 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.604    12.675    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X5Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.456    13.131    
                         clock uncertainty           -0.246    12.885    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)       -0.147    12.738    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  3.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.224ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x1 fall@6.746ns - iclk2x1 fall@12.037ns)
  Data Path Delay:        0.481ns  (logic 0.153ns (31.784%)  route 0.328ns (68.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 9.994 - 6.746 ) 
    Source Clock Delay      (SCD):    2.686ns = ( 14.723 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x1 fall edge)   12.037    12.037 f  
    Y16                                               0.000    12.037 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    12.397 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    13.396    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.446 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.584    14.030    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.056 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.667    14.723    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X6Y46          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.123    14.846 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.127    14.973    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.030    15.003 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__0/O
                         net (fo=1, routed)           0.202    15.205    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X5Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     7.174 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     8.370    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.423 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.651     9.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     9.104 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.890     9.994    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X5Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.268     9.726    
                         clock uncertainty            0.246     9.972    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.008     9.980    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.980    
                         arrival time                          15.205    
  -------------------------------------------------------------------
                         slack                                  5.224    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk2x1

Setup :            0  Failing Endpoints,  Worst Slack        1.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x1 fall@54.365ns - iclk1 fall@51.720ns)
  Data Path Delay:        0.643ns  (logic 0.272ns (42.290%)  route 0.371ns (57.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.928ns = ( 60.293 - 54.365 ) 
    Source Clock Delay      (SCD):    6.586ns = ( 58.306 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 fall edge)     51.720    51.720 f  
    Y16                                               0.000    51.720 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    52.577 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    54.750    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    54.838 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    56.471    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    56.591 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.715    58.306    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X5Y46          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.272    58.578 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.371    58.949    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X6Y46          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x1 fall edge)   54.365    54.365 f  
    Y16                                               0.000    54.365 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    55.144 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    56.944    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    57.027 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.550    58.577    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    58.690 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.603    60.293    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X6Y46          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.456    60.749    
                         clock uncertainty           -0.257    60.492    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)       -0.004    60.488    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         60.488    
                         arrival time                         -58.949    
  -------------------------------------------------------------------
                         slack                                  1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.302ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x1 fall@12.037ns - iclk1 fall@14.683ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.264%)  route 0.146ns (57.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 15.284 - 12.037 ) 
    Source Clock Delay      (SCD):    2.686ns = ( 17.369 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 fall edge)     14.683    14.683 f  
    Y16                                               0.000    14.683 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    15.042 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    16.042    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    16.092 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    16.676    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    16.702 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.667    17.369    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X5Y46          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.107    17.476 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.146    17.622    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X6Y46          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x1 fall edge)   12.037    12.037 f  
    Y16                                               0.000    12.037 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    12.465 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    13.661    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.714 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.651    14.365    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    14.395 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.889    15.284    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X6Y46          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.265    15.019    
                         clock uncertainty            0.257    15.277    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.043    15.320    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -15.320    
                         arrival time                          17.622    
  -------------------------------------------------------------------
                         slack                                  2.302    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x2
  To Clock:  iclk1x2

Setup :            0  Failing Endpoints,  Worst Slack        4.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x2 fall@6.746ns - iclk2x2 fall@1.455ns)
  Data Path Delay:        0.666ns  (logic 0.368ns (55.269%)  route 0.298ns (44.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 10.566 - 6.746 ) 
    Source Clock Delay      (SCD):    4.331ns = ( 5.786 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x2 fall edge)    1.455     1.455 f  
    T21                                               0.000     1.455 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880     2.335 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     3.420    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.508 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.426     4.934    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.121     5.055 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.731     5.786    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X14Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.315     6.101 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.298     6.399    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.053     6.452 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.452    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X13Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801     7.547 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887     8.434    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.517 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     9.533    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.370     9.903 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.663    10.566    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X13Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.848    
                         clock uncertainty           -0.246    10.602    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)        0.036    10.638    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  4.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.046ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x2 fall@6.746ns - iclk2x2 fall@12.037ns)
  Data Path Delay:        0.273ns  (logic 0.151ns (55.344%)  route 0.122ns (44.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 8.755 - 6.746 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 13.664 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x2 fall edge)   12.037    12.037 f  
    T21                                               0.000    12.037 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    12.419 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    12.906    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    12.956 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.367    13.323    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.023    13.346 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.318    13.664    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X14Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.123    13.787 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.122    13.909    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.028    13.937 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.937    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X13Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     7.197 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.790    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.843 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.333    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     8.426 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.329     8.755    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X13Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.178     8.577    
                         clock uncertainty            0.246     8.823    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.068     8.891    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.891    
                         arrival time                          13.937    
  -------------------------------------------------------------------
                         slack                                  5.046    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk2 rise@33.201ns - iclk1x2 fall@27.910ns)
  Data Path Delay:        1.361ns  (logic 0.272ns (19.985%)  route 1.089ns (80.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 37.021 - 33.201 ) 
    Source Clock Delay      (SCD):    4.237ns = ( 32.147 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   27.910    27.910 f  
    T21                                               0.000    27.910 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    28.790 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    29.875    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    29.963 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    31.069    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    31.446 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.701    32.147    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X11Y74         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.272    32.419 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/Q
                         net (fo=1, routed)           1.089    33.508    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[3]
    SLICE_X13Y74         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    34.002 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    34.889    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    34.972 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    35.988    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    36.358 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.663    37.021    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X13Y74         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/C
                         clock pessimism              0.277    37.298    
                         clock uncertainty           -0.257    37.041    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)       -0.018    37.023    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                         -33.508    
  -------------------------------------------------------------------
                         slack                                  3.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@70.238ns - iclk1x2 fall@70.238ns)
  Data Path Delay:        0.507ns  (logic 0.107ns (21.114%)  route 0.400ns (78.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 72.244 - 70.238 ) 
    Source Clock Delay      (SCD):    1.731ns = ( 71.969 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   70.238    70.238 f  
    T21                                               0.000    70.238 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    70.620 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    71.107    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.157 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    71.590    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090    71.680 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.289    71.969    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X9Y75          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.107    72.076 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[2]/Q
                         net (fo=1, routed)           0.400    72.476    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[2]
    SLICE_X9Y76          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    70.689 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    71.282    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.335 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    71.825    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    71.918 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.326    72.244    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X9Y76          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[2]/C
                         clock pessimism             -0.175    72.069    
                         clock uncertainty            0.257    72.326    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.040    72.366    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[2]
  -------------------------------------------------------------------
                         required time                        -72.366    
                         arrival time                          72.476    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk2x2

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x2 fall@54.365ns - iclk2 fall@51.720ns)
  Data Path Delay:        0.660ns  (logic 0.272ns (41.185%)  route 0.388ns (58.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 58.246 - 54.365 ) 
    Source Clock Delay      (SCD):    4.239ns = ( 55.958 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 fall edge)     51.720    51.720 f  
    T21                                               0.000    51.720 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    52.599 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    53.684    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    53.772 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    54.878    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    55.255 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.703    55.958    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X15Y75         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_fdce_C_Q)         0.272    56.230 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.388    56.619    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X14Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x2 fall edge)   54.365    54.365 f  
    T21                                               0.000    54.365 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    55.166 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    56.053    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.136 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.325    57.461    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.079    57.540 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.706    58.246    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X14Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    58.523    
                         clock uncertainty           -0.257    58.266    
    SLICE_X14Y75         FDRE (Setup_fdre_C_D)       -0.004    58.262    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         58.262    
                         arrival time                         -56.619    
  -------------------------------------------------------------------
                         slack                                  1.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x2 fall@12.037ns - iclk2 fall@14.683ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (40.927%)  route 0.154ns (59.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 14.072 - 12.037 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 16.416 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 fall edge)     14.683    14.683 f  
    T21                                               0.000    14.683 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    15.064 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    15.551    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    15.601 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    16.034    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    16.124 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.292    16.416    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X15Y75         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_fdce_C_Q)         0.107    16.523 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.154    16.678    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X14Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x2 fall edge)   12.037    12.037 f  
    T21                                               0.000    12.037 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    12.488 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    13.081    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.134 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.425    13.559    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.045    13.604 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.468    14.072    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X14Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    13.897    
                         clock uncertainty            0.257    14.154    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.043    14.197    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -14.197    
                         arrival time                          16.678    
  -------------------------------------------------------------------
                         slack                                  2.481    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x3
  To Clock:  iclk1x3

Setup :            0  Failing Endpoints,  Worst Slack        3.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x3 fall@6.746ns - iclk2x3 fall@1.455ns)
  Data Path Delay:        0.950ns  (logic 0.371ns (39.037%)  route 0.579ns (60.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 12.153 - 6.746 ) 
    Source Clock Delay      (SCD):    5.969ns = ( 7.424 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x3 fall edge)    1.455     1.455 f  
    R16                                               0.000     1.455 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856     2.311 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502     3.812    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.900 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           2.009     5.909    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     6.029 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.395     7.424    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X46Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.315     7.739 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.293     8.032    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.056     8.088 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__2/O
                         net (fo=1, routed)           0.287     8.374    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X46Y55         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777     7.523 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242     8.764    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.847 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.911    10.758    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.871 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.282    12.153    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X46Y55         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.344    12.497    
                         clock uncertainty           -0.246    12.251    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)       -0.121    12.130    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  3.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.152ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x3 fall@6.746ns - iclk2x3 fall@12.037ns)
  Data Path Delay:        0.383ns  (logic 0.153ns (39.908%)  route 0.230ns (60.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 9.682 - 6.746 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 14.488 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x3 fall edge)   12.037    12.037 f  
    R16                                               0.000    12.037 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    12.395 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    13.095    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.145 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.771    13.916    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    13.942 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.546    14.488    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X46Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.123    14.611 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.122    14.733    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.030    14.763 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__2/O
                         net (fo=1, routed)           0.109    14.872    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X46Y55         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     7.173 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     8.012    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.065 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.840     8.905    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.935 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.747     9.682    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X46Y55         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.211     9.471    
                         clock uncertainty            0.246     9.718    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.002     9.720    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.720    
                         arrival time                          14.872    
  -------------------------------------------------------------------
                         slack                                  5.152    





---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk2x3

Setup :            0  Failing Endpoints,  Worst Slack        1.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x3 fall@54.365ns - iclk3 fall@51.720ns)
  Data Path Delay:        0.639ns  (logic 0.272ns (42.578%)  route 0.367ns (57.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 59.772 - 54.365 ) 
    Source Clock Delay      (SCD):    5.969ns = ( 57.689 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 fall edge)     51.720    51.720 f  
    R16                                               0.000    51.720 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    52.575 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    54.077    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    54.165 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    56.174    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    56.294 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.395    57.689    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X45Y56         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.272    57.961 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.367    58.327    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X46Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x3 fall edge)   54.365    54.365 f  
    R16                                               0.000    54.365 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    55.142 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    56.383    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.466 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.911    58.377    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    58.490 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.282    59.772    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X46Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.339    60.111    
                         clock uncertainty           -0.257    59.854    
    SLICE_X46Y56         FDRE (Setup_fdre_C_D)       -0.004    59.850    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         59.850    
                         arrival time                         -58.327    
  -------------------------------------------------------------------
                         slack                                  1.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x3 fall@12.037ns - iclk3 fall@14.683ns)
  Data Path Delay:        0.267ns  (logic 0.107ns (40.100%)  route 0.160ns (59.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 14.973 - 12.037 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 17.134 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 fall edge)     14.683    14.683 f  
    R16                                               0.000    14.683 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    15.040 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    15.741    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    15.791 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    16.562    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    16.588 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.546    17.134    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X45Y56         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.107    17.241 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.160    17.401    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X46Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x3 fall edge)   12.037    12.037 f  
    R16                                               0.000    12.037 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    12.464 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    13.303    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.356 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.840    14.196    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    14.226 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.747    14.973    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X46Y56         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.211    14.762    
                         clock uncertainty            0.257    15.020    
    SLICE_X46Y56         FDRE (Hold_fdre_C_D)         0.043    15.063    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -15.063    
                         arrival time                          17.401    
  -------------------------------------------------------------------
                         slack                                  2.338    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        2.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk3 rise@33.201ns - iclk1x3 fall@27.910ns)
  Data Path Delay:        1.787ns  (logic 0.315ns (17.624%)  route 1.472ns (82.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 38.609 - 33.201 ) 
    Source Clock Delay      (SCD):    5.971ns = ( 33.881 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   27.910    27.910 f  
    R16                                               0.000    27.910 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    28.766 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    30.267    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    30.355 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    32.364    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    32.484 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.397    33.881    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg
    SLICE_X42Y52         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.315    34.196 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/Q
                         net (fo=1, routed)           1.472    35.668    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[5]
    SLICE_X43Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    33.978 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    35.219    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.302 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    37.213    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    37.326 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.283    38.609    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg_1
    SLICE_X43Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/C
                         clock pessimism              0.339    38.948    
                         clock uncertainty           -0.257    38.691    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)       -0.032    38.659    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -35.668    
  -------------------------------------------------------------------
                         slack                                  2.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@70.238ns - iclk1x3 fall@70.238ns)
  Data Path Delay:        0.739ns  (logic 0.123ns (16.633%)  route 0.616ns (83.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 73.175 - 70.238 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.691 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   70.238    70.238 f  
    R16                                               0.000    70.238 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    70.596 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    71.296    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.346 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771    72.117    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    72.143 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.548    72.691    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X38Y54         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.123    72.814 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/Q
                         net (fo=1, routed)           0.616    73.431    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[6]
    SLICE_X42Y54         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    70.665 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    71.504    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.557 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    72.397    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    72.427 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.748    73.175    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_1
    SLICE_X42Y54         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/C
                         clock pessimism             -0.208    72.967    
                         clock uncertainty            0.257    73.225    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.059    73.284    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]
  -------------------------------------------------------------------
                         required time                        -73.284    
                         arrival time                          73.431    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.308ns (7.806%)  route 3.638ns (92.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 11.146 - 6.667 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.621     3.319    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.575     5.014    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X38Y150        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.308     5.322 f  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         3.638     8.960    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/rst[0]
    SLICE_X47Y76         FDCE                                         f  compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     8.143    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.226 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.538     9.764    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.877 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.269    11.146    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/hclk
    SLICE_X47Y76         FDCE                                         r  compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/C
                         clock pessimism              0.229    11.375    
                         clock uncertainty           -0.071    11.303    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.255    11.048    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  2.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/nhrst_r_reg[0]/CLR
                            (removal check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.118ns (21.156%)  route 0.440ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.577     1.231    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.615     1.872    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X38Y150        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.118     1.990 f  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         0.440     2.430    sata_top/Q[0]
    SLICE_X39Y137        FDCE                                         f  sata_top/nhrst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.643     1.512    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.735     2.277    sata_top/hclk
    SLICE_X39Y137        FDCE                                         r  sata_top/nhrst_r_reg[0]/C
                         clock pessimism             -0.293     1.984    
    SLICE_X39Y137        FDCE (Remov_fdce_C_CLR)     -0.069     1.915    sata_top/nhrst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_14/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/cmd_deser_sens_gamma_i/i_cmd_deser_multi/deser_r_reg[35]/CLR
                            (recovery check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        3.698ns  (logic 0.246ns (6.652%)  route 3.452ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 10.956 - 6.250 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 6.255 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       1.594     6.255    sync_resets_i/mclk
    SLICE_X43Y43         FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.246     6.501 f  sync_resets_i/rst_early_master_reg_replica_14/Q
                         net (fo=301, routed)         3.452     9.953    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/cmd_deser_sens_gamma_i/i_cmd_deser_multi/rst[0]_repN_14_alias
    SLICE_X25Y29         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/cmd_deser_sens_gamma_i/i_cmd_deser_multi/deser_r_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       1.529    10.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/cmd_deser_sens_gamma_i/i_cmd_deser_multi/mclk
    SLICE_X25Y29         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/cmd_deser_sens_gamma_i/i_cmd_deser_multi/deser_r_reg[35]/C
                         clock pessimism              0.318    11.274    
                         clock uncertainty           -0.085    11.189    
    SLICE_X25Y29         FDCE (Recov_fdce_C_CLR)     -0.355    10.834    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/cmd_deser_sens_gamma_i/i_cmd_deser_multi/deser_r_reg[35]
  -------------------------------------------------------------------
                         required time                         10.834    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  0.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 membridge_i/mrstn_reg/C
                            (falling edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            membridge_i/reset_page_rd_i/in_reg_reg/CLR
                            (removal check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk fall@3.750ns - ddr3_mclk fall@3.750ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.625%)  route 0.150ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 5.992 - 3.750 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 5.506 - 3.750 ) 
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     4.330    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.380 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     4.939    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.965 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       0.541     5.506    membridge_i/mclk
    SLICE_X60Y87         FDRE                                         r  membridge_i/mrstn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.107     5.613 f  membridge_i/mrstn_reg/Q
                         net (fo=1, routed)           0.150     5.763    membridge_i/reset_page_rd_i/mrstn
    SLICE_X58Y87         FDCE                                         f  membridge_i/reset_page_rd_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     4.546    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.599 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     5.222    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     5.252 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34932, routed)       0.740     5.992    membridge_i/reset_page_rd_i/CLK
    SLICE_X58Y87         FDCE                                         r  membridge_i/reset_page_rd_i/in_reg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.473     5.519    
    SLICE_X58Y87         FDCE (Remov_fdce_C_CLR)     -0.044     5.475    membridge_i/reset_page_rd_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.475    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack       32.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.744ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk0 rise@70.238ns - iclk0 rise@33.201ns)
  Data Path Delay:        3.925ns  (logic 0.269ns (6.853%)  route 3.656ns (93.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 74.109 - 70.238 ) 
    Source Clock Delay      (SCD):    4.288ns = ( 37.489 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    34.111 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.196    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.284 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.390    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    36.767 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.722    37.489    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X15Y45         FDPE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDPE (Prop_fdpe_C_Q)         0.269    37.758 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         3.656    41.415    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X30Y45         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    71.069 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.039 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.055    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    73.425 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.684    74.109    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/rst_early_master_reg
    SLICE_X30Y45         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.379    74.488    
                         clock uncertainty           -0.137    74.351    
    SLICE_X30Y45         FDCE (Recov_fdce_C_CLR)     -0.192    74.159    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         74.159    
                         arrival time                         -41.415    
  -------------------------------------------------------------------
                         slack                                 32.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@33.201ns - iclk0 rise@33.201ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.910%)  route 0.213ns (68.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 35.257 - 33.201 ) 
    Source Clock Delay      (SCD):    1.777ns = ( 34.978 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    33.613 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.100    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.150 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.583    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    34.673 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.305    34.978    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X15Y45         FDPE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDPE (Prop_fdpe_C_Q)         0.100    35.078 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         0.213    35.291    sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X17Y46         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    33.682 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.275    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.328 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.818    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    34.911 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.346    35.257    sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/rst_early_master_reg
    SLICE_X17Y46         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism             -0.238    35.019    
    SLICE_X17Y46         FDCE (Remov_fdce_C_CLR)     -0.069    34.950    sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -34.950    
                         arrival time                          35.291    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        1.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk0 fall@51.720ns - iclk1x0 fall@49.074ns)
  Data Path Delay:        0.764ns  (logic 0.272ns (35.581%)  route 0.492ns (64.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 55.585 - 51.720 ) 
    Source Clock Delay      (SCD):    4.287ns = ( 53.361 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   49.074    49.074 f  
    AA10                                              0.000    49.074 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    49.984 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    51.069    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.157 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    52.263    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    52.640 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.721    53.361    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X15Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.272    53.633 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.492    54.126    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X14Y42         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 fall edge)     51.720    51.720 f  
    AA10                                              0.000    51.720 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    52.551 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    53.438    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.521 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    54.537    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    54.907 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.678    55.585    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X14Y42         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    55.862    
                         clock uncertainty           -0.257    55.605    
    SLICE_X14Y42         FDCE (Recov_fdce_C_CLR)     -0.187    55.418    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         55.418    
                         arrival time                         -54.126    
  -------------------------------------------------------------------
                         slack                                  1.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk0 fall@88.757ns - iclk1x0 fall@91.402ns)
  Data Path Delay:        0.310ns  (logic 0.107ns (34.465%)  route 0.203ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 90.811 - 88.757 ) 
    Source Clock Delay      (SCD):    1.776ns = ( 93.178 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   91.402    91.402 f  
    AA10                                              0.000    91.402 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    91.814 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    92.301    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.351 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    92.784    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090    92.874 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.304    93.178    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X15Y42         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.107    93.285 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.203    93.489    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X14Y42         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 fall edge)     88.757    88.757 f  
    AA10                                              0.000    88.757 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    89.238 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    89.831    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    89.884 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    90.374    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    90.467 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.344    90.811    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X14Y42         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    90.636    
                         clock uncertainty            0.257    90.893    
    SLICE_X14Y42         FDCE (Remov_fdce_C_CLR)     -0.044    90.849    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -90.849    
                         arrival time                          93.489    
  -------------------------------------------------------------------
                         slack                                  2.640    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack       33.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.893ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk1 rise@70.238ns - iclk1 rise@33.201ns)
  Data Path Delay:        2.726ns  (logic 0.308ns (11.297%)  route 2.418ns (88.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 76.099 - 70.238 ) 
    Source Clock Delay      (SCD):    6.516ns = ( 39.717 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    34.058 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    36.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.319 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    37.952    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    38.072 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.645    39.717    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X16Y18         FDPE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDPE (Prop_fdpe_C_Q)         0.308    40.025 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         2.418    42.443    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X31Y8          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    71.017 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    72.817    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.900 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    74.450    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    74.563 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.536    76.099    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/den_r_reg
    SLICE_X31Y8          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism              0.630    76.729    
                         clock uncertainty           -0.137    76.592    
    SLICE_X31Y8          FDCE (Recov_fdce_C_CLR)     -0.255    76.337    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         76.337    
                         arrival time                         -42.443    
  -------------------------------------------------------------------
                         slack                                 33.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@33.201ns - iclk1 rise@33.201ns)
  Data Path Delay:        0.543ns  (logic 0.155ns (28.557%)  route 0.388ns (71.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.296 - 33.201 ) 
    Source Clock Delay      (SCD):    2.558ns = ( 35.759 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    33.561 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    34.560    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.610 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    35.194    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    35.220 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.539    35.759    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/den_r_reg
    SLICE_X55Y64         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.091    35.850 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/Q
                         net (fo=1, routed)           0.184    36.034    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/en_pclk
    SLICE_X55Y64         LUT1 (Prop_lut1_I0_O)        0.064    36.098 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_i_2__2/O
                         net (fo=2, routed)           0.204    36.302    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst0
    SLICE_X55Y66         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    33.629 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    34.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.878 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    35.529    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    35.559 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.737    36.296    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/den_r_reg
    SLICE_X55Y66         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/C
                         clock pessimism             -0.526    35.770    
    SLICE_X55Y66         FDCE (Remov_fdce_C_CLR)     -0.069    35.701    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -35.701    
                         arrival time                          36.302    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk1 fall@51.720ns - iclk1x1 fall@49.074ns)
  Data Path Delay:        0.839ns  (logic 0.272ns (32.414%)  route 0.567ns (67.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.928ns = ( 57.648 - 51.720 ) 
    Source Clock Delay      (SCD):    6.587ns = ( 55.661 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   49.074    49.074 f  
    Y16                                               0.000    49.074 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    49.931 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    52.104    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    52.192 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    53.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    53.945 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.716    55.661    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X5Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.272    55.933 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.567    56.500    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X5Y46          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 fall edge)     51.720    51.720 f  
    Y16                                               0.000    51.720 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    52.498 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    54.299    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    54.382 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    55.932    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    56.045 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.603    57.648    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X5Y46          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.451    58.099    
                         clock uncertainty           -0.257    57.841    
    SLICE_X5Y46          FDCE (Recov_fdce_C_CLR)     -0.253    57.588    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         57.588    
                         arrival time                         -56.500    
  -------------------------------------------------------------------
                         slack                                  1.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.477ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk1 fall@88.757ns - iclk1x1 fall@91.402ns)
  Data Path Delay:        0.323ns  (logic 0.107ns (33.111%)  route 0.216ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 92.004 - 88.757 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 94.089 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   91.402    91.402 f  
    Y16                                               0.000    91.402 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    91.762 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    92.761    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.811 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584    93.395    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    93.421 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.668    94.089    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X5Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.107    94.196 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.216    94.412    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X5Y46          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 fall edge)     88.757    88.757 f  
    Y16                                               0.000    88.757 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    89.185 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    90.381    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    90.434 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    91.085    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    91.115 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.889    92.004    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X5Y46          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.265    91.739    
                         clock uncertainty            0.257    91.996    
    SLICE_X5Y46          FDCE (Remov_fdce_C_CLR)     -0.061    91.935    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -91.935    
                         arrival time                          94.412    
  -------------------------------------------------------------------
                         slack                                  2.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2 fall@51.720ns - iclk1x2 fall@49.074ns)
  Data Path Delay:        0.546ns  (logic 0.272ns (49.831%)  route 0.274ns (50.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 55.539 - 51.720 ) 
    Source Clock Delay      (SCD):    4.239ns = ( 53.313 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   49.074    49.074 f  
    T21                                               0.000    49.074 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    49.954 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    51.039    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.127 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    52.233    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    52.610 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.703    53.313    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X13Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.272    53.585 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.274    53.859    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X15Y75         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 fall edge)     51.720    51.720 f  
    T21                                               0.000    51.720 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    52.520 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    53.407    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.490 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    54.506    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    54.876 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.663    55.539    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X15Y75         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    55.816    
                         clock uncertainty           -0.257    55.559    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.253    55.306    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         55.306    
                         arrival time                         -53.859    
  -------------------------------------------------------------------
                         slack                                  1.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.559ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk2 fall@88.757ns - iclk1x2 fall@91.402ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.989%)  route 0.103ns (49.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 90.765 - 88.757 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 93.136 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   91.402    91.402 f  
    T21                                               0.000    91.402 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    91.784 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    92.271    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.321 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    92.754    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090    92.844 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.292    93.136    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X13Y75         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.107    93.243 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.103    93.346    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X15Y75         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 fall edge)     88.757    88.757 f  
    T21                                               0.000    88.757 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    89.207 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    89.800    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    89.853 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    90.343    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    90.436 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.329    90.765    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X15Y75         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    90.590    
                         clock uncertainty            0.257    90.848    
    SLICE_X15Y75         FDCE (Remov_fdce_C_CLR)     -0.061    90.787    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -90.787    
                         arrival time                          93.346    
  -------------------------------------------------------------------
                         slack                                  2.559    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack       34.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.239ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk2 rise@70.238ns - iclk2 rise@33.201ns)
  Data Path Delay:        2.372ns  (logic 0.308ns (12.984%)  route 2.064ns (87.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 74.078 - 70.238 ) 
    Source Clock Delay      (SCD):    4.253ns = ( 37.454 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    34.081 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.166    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.254 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.360    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    36.737 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.717    37.454    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X14Y63         FDPE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDPE (Prop_fdpe_C_Q)         0.308    37.762 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         2.064    39.826    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X27Y53         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    71.039 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.926    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.009 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.025    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    73.395 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.683    74.078    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/rst_early_master_reg
    SLICE_X27Y53         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.379    74.457    
                         clock uncertainty           -0.137    74.320    
    SLICE_X27Y53         FDCE (Recov_fdce_C_CLR)     -0.255    74.065    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         74.064    
                         arrival time                         -39.826    
  -------------------------------------------------------------------
                         slack                                 34.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/en_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@33.201ns - iclk2 rise@33.201ns)
  Data Path Delay:        0.453ns  (logic 0.155ns (34.185%)  route 0.298ns (65.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 35.227 - 33.201 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 34.950 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    33.583 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.070    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.120 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.553    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    34.643 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.307    34.950    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/rst_early_master_reg
    SLICE_X31Y85         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/en_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.091    35.041 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/en_pclk_reg/Q
                         net (fo=1, routed)           0.184    35.225    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/en_pclk
    SLICE_X31Y85         LUT1 (Prop_lut1_I0_O)        0.064    35.289 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_i_2__4/O
                         net (fo=2, routed)           0.115    35.403    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst0
    SLICE_X30Y85         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    33.652 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.245    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.298 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.788    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    34.881 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.346    35.227    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst_early_master_reg
    SLICE_X30Y85         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/C
                         clock pessimism             -0.266    34.961    
    SLICE_X30Y85         FDCE (Remov_fdce_C_CLR)     -0.050    34.911    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -34.911    
                         arrival time                          35.403    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        0.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk3 fall@51.720ns - iclk1x3 fall@49.074ns)
  Data Path Delay:        0.963ns  (logic 0.315ns (32.723%)  route 0.648ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 57.127 - 51.720 ) 
    Source Clock Delay      (SCD):    5.969ns = ( 55.043 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   49.074    49.074 f  
    R16                                               0.000    49.074 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    49.930 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    51.431    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.519 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    53.528    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    53.648 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.395    55.043    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X46Y55         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.315    55.358 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.648    56.006    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X45Y56         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 fall edge)     51.720    51.720 f  
    R16                                               0.000    51.720 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    52.496 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    53.738    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.821 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    55.732    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    55.845 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.282    57.127    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X45Y56         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.339    57.466    
                         clock uncertainty           -0.257    57.208    
    SLICE_X45Y56         FDCE (Recov_fdce_C_CLR)     -0.253    56.955    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         56.955    
                         arrival time                         -56.006    
  -------------------------------------------------------------------
                         slack                                  0.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk3 fall@88.757ns - iclk1x3 fall@91.402ns)
  Data Path Delay:        0.385ns  (logic 0.123ns (31.980%)  route 0.262ns (68.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 91.693 - 88.757 ) 
    Source Clock Delay      (SCD):    2.451ns = ( 93.853 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   91.402    91.402 f  
    R16                                               0.000    91.402 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    91.760 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    92.460    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.510 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771    93.281    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    93.307 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.546    93.853    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X46Y55         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.123    93.976 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.262    94.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X45Y56         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 fall edge)     88.757    88.757 f  
    R16                                               0.000    88.757 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    89.183 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    90.023    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    90.076 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    90.916    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    90.946 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.747    91.693    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X45Y56         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.208    91.485    
                         clock uncertainty            0.257    91.742    
    SLICE_X45Y56         FDCE (Remov_fdce_C_CLR)     -0.061    91.681    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -91.681    
                         arrival time                          94.238    
  -------------------------------------------------------------------
                         slack                                  2.557    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack       34.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.997ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk3 rise@70.238ns - iclk3 rise@33.201ns)
  Data Path Delay:        1.662ns  (logic 0.269ns (16.186%)  route 1.393ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 75.887 - 70.238 ) 
    Source Clock Delay      (SCD):    6.168ns = ( 39.369 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    34.057 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    35.558    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.646 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    37.655    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    37.775 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.594    39.369    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X35Y47         FDPE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDPE (Prop_fdpe_C_Q)         0.269    39.638 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         1.393    41.031    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X31Y27         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    71.015 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    72.256    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.339 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    74.250    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    74.363 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.524    75.887    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/den_r_reg
    SLICE_X31Y27         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.533    76.420    
                         clock uncertainty           -0.137    76.283    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.255    76.028    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         76.028    
                         arrival time                         -41.031    
  -------------------------------------------------------------------
                         slack                                 34.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@33.201ns - iclk3 rise@33.201ns)
  Data Path Delay:        0.277ns  (logic 0.091ns (32.816%)  route 0.186ns (67.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.209 - 33.201 ) 
    Source Clock Delay      (SCD):    2.505ns = ( 35.706 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    33.559 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    34.259    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.309 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    35.080    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    35.106 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.600    35.706    sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pclk[0]
    SLICE_X40Y49         FDRE                                         r  sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.091    35.797 f  sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=22, routed)          0.186    35.984    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/rst[0]
    SLICE_X47Y45         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    33.628 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    34.467    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.520 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    35.360    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    35.390 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.819    36.209    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/CLK
    SLICE_X47Y45         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/C
                         clock pessimism             -0.472    35.737    
    SLICE_X47Y45         FDCE (Remov_fdce_C_CLR)     -0.105    35.632    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -35.632    
                         arrival time                          35.984    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        6.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/i_ts_stb_mclk1/in_reg_reg/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.404ns (12.822%)  route 2.747ns (87.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.621     3.319    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.631     5.070    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/camsync_clk
    SLICE_X107Y166       FDRE                                         r  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y166       FDRE (Prop_fdre_C_Q)         0.246     5.316 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=1, routed)           0.461     5.777    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/crst
    SLICE_X106Y166       LUT2 (Prop_lut2_I0_O)        0.158     5.935 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/in_reg_i_1__120/O
                         net (fo=34, routed)          2.286     8.221    timing393_i/camsync393_i/i_ts_stb_mclk1/regs_reg[4]
    SLICE_X106Y140       FDCE                                         f  timing393_i/camsync393_i/i_ts_stb_mclk1/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476    11.476    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.559 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.538    13.097    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    13.210 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.338    14.548    timing393_i/camsync393_i/i_ts_stb_mclk1/camsync_clk
    SLICE_X106Y140       FDCE                                         r  timing393_i/camsync393_i/i_ts_stb_mclk1/in_reg_reg/C
                         clock pessimism              0.239    14.787    
                         clock uncertainty           -0.075    14.712    
    SLICE_X106Y140       FDCE (Recov_fdce_C_CLR)     -0.192    14.520    timing393_i/camsync393_i/i_ts_stb_mclk1/in_reg_reg
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.091ns (35.291%)  route 0.167ns (64.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.231    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.606     1.863    sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/camsync_clk
    SLICE_X68Y166        FDRE                                         r  sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y166        FDRE (Prop_fdre_C_Q)         0.091     1.954 f  sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=4, routed)           0.167     2.121    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/rst[0]
    SLICE_X84Y166        FDCE                                         f  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.643     1.512    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.837     2.379    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/camsync_clk
    SLICE_X84Y166        FDCE                                         r  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/C
                         clock pessimism             -0.478     1.901    
    SLICE_X84Y166        FDCE (Remov_fdce_C_CLR)     -0.088     1.813    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.322ns (4.463%)  route 6.892ns (95.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 16.379 - 13.333 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.949     1.949    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     2.069 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.394     3.463    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X61Y53         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.269     3.732 r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/Q
                         net (fo=1, routed)           0.635     4.367    sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg_n_0_[2]
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.053     4.420 f  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         6.257    10.677    sata_top/ahci_sata_layers_i/dbg_was_link5_i/sata_reset_done_r_reg[0]
    SLICE_X41Y145        FDCE                                         f  sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X59Y48         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.661    14.994    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    15.107 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.272    16.379    sata_top/ahci_sata_layers_i/dbg_was_link5_i/usrclk2_r_reg
    SLICE_X41Y145        FDCE                                         r  sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/C
                         clock pessimism              0.295    16.674    
                         clock uncertainty           -0.035    16.639    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.255    16.384    sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         16.384    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  5.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/CLR
                            (removal check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.171ns (10.392%)  route 1.475ns (89.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.904     0.904    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.930 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.521     1.451    sata_top/ahci_top_i/ahci_dma_i/usrclk2_r_reg
    SLICE_X42Y123        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.107     1.558 f  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/Q
                         net (fo=18, routed)          0.957     2.514    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/abort_busy_mclk_reg
    SLICE_X31Y130        LUT2 (Prop_lut2_I0_O)        0.064     2.578 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.518     3.096    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/SR[0]
    SLICE_X26Y115        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.059     1.059    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.089 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.752     1.841    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/usrclk2_r_reg
    SLICE_X26Y115        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/C
                         clock pessimism             -0.332     1.509    
    SLICE_X26Y115        FDCE (Remov_fdce_C_CLR)     -0.050     1.459    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  1.638    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/last_mb_started_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.246ns (7.862%)  route 2.883ns (92.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 8.864 - 4.167 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.621     3.319    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.517     4.956    sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X115Y92        FDRE                                         r  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y92        FDRE (Prop_fdre_C_Q)         0.246     5.202 f  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=116, routed)         2.883     8.085    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/last_mb_started_i/Q[0]
    SLICE_X90Y40         FDCE                                         f  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/last_mb_started_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     5.643    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.726 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.538     7.264    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.377 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.487     8.864    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/last_mb_started_i/xclk
    SLICE_X90Y40         FDCE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/last_mb_started_i/in_reg_reg/C
                         clock pessimism              0.239     9.103    
                         clock uncertainty           -0.067     9.035    
    SLICE_X90Y40         FDCE (Recov_fdce_C_CLR)     -0.292     8.743    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/last_mb_started_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                          8.743    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  0.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_out_fifo_i/wlast_rclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.861%)  route 0.178ns (66.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.577     1.231    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.613     1.870    sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X115Y92        FDRE                                         r  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y92        FDRE (Prop_fdre_C_Q)         0.091     1.961 f  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=116, routed)         0.178     2.139    compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_out_fifo_i/wlast_rclk_i/regs_reg[4][0]
    SLICE_X116Y91        FDCE                                         f  compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_out_fifo_i/wlast_rclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.643     1.512    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.816     2.358    compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_out_fifo_i/wlast_rclk_i/xclk
    SLICE_X116Y91        FDCE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_out_fifo_i/wlast_rclk_i/in_reg_reg/C
                         clock pessimism             -0.453     1.905    
    SLICE_X116Y91        FDCE (Remov_fdce_C_CLR)     -0.105     1.800    compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_out_fifo_i/wlast_rclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.339    





