// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2603[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception2651[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<355>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3526>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<438>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r299, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd59, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r308, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r308, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd60, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r300, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r2, 9;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r309, %r3, %r1;
	or.b32  	%r310, %r309, %r5;
	mul.wide.u32 	%rd67, %r310, 4;
	add.s64 	%rd6, %rd60, %rd67;
	mov.u32 	%r311, 1;
	st.global.u32 	[%rd6], %r311;
	setp.gt.u32 	%p3, %r300, 511;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r301, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r301, %r300;
	setp.gt.s32 	%p5, %r301, 1023;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r302, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r301, %r300;
	and.b32  	%r312, %r6, 63;
	setp.ne.s32 	%p7, %r312, 0;
	setp.gt.u32 	%p8, %r302, 1023;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r303, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r303, %r302;
	setp.lt.s32 	%p11, %r303, 2048;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r313, %r303, %r302;
	mul.hi.s32 	%r314, %r6, 1431655766;
	shr.u32 	%r315, %r314, 31;
	add.s32 	%r316, %r314, %r315;
	setp.eq.s32 	%p13, %r313, %r316;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r304, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r304, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r305, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r305, %r304;
	setp.gt.s32 	%p16, %r305, 128;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r306, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r305, %r304;
	and.b32  	%r317, %r7, 127;
	setp.ne.s32 	%p18, %r317, 0;
	setp.lt.s32 	%p19, %r306, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r307, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r307, %r306;
	setp.gt.s32 	%p22, %r307, 2048;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r318, %r307, %r306;
	and.b32  	%r319, %r318, 127;
	setp.eq.s32 	%p24, %r319, 0;
	setp.eq.s32 	%p25, %r318, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_172;
	bra.uni 	$L__BB0_13;
$L__BB0_172:                            // %pass162
	and.b32  	%r128, %r1, 3;
	shr.u32 	%r129, %r1, 2;
	mul.lo.s32 	%r320, %r128, %r129;
	and.b32  	%r321, %r320, 7;
	cvt.rn.f32.s32 	%f185, %r321;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p350, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_184;
// %bb.173:
	@%p350 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_174;
$L__BB0_180:
	mov.b32 	%r131, %f750;
	and.b32  	%r322, %r131, 8388607;
	or.b32  	%r3479, %r322, 1065353216;
	mov.b32 	%f745, %r3479;
	add.s32 	%r323, %r131, -1073741824;
	and.b32  	%r3480, %r323, -8388608;
	setp.eq.s32 	%p34, %r3480, 0;
	@%p34 bra 	$L__BB0_183;
// %bb.181:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_182:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r324, %r3480, 192937984;
	add.s32 	%r325, %r3479, %r324;
	mov.b32 	%f197, %r325;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3480, %r3480, %r324;
	mov.b32 	%r3479, %f745;
	setp.ne.s32 	%p35, %r3480, 0;
	setp.ne.s32 	%p36, %r3479, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_182;
$L__BB0_183:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r131, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_184;
$L__BB0_174:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r130, %f154;
	setp.lt.u32 	%p29, %r130, 1073741824;
	@%p29 bra 	$L__BB0_179;
// %bb.175:
	setp.lt.u32 	%p30, %r130, -2147483647;
	@%p30 bra 	$L__BB0_177;
// %bb.176:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_179;
$L__BB0_177:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_179;
// %bb.178:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_179:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_184:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r326, %f151;
	and.b32  	%r138, %r326, -2147483648;
	@%p39 bra 	$L__BB0_186;
// %bb.185:
	mov.b32 	%r327, %f746;
	or.b32  	%r328, %r138, %r327;
	mov.b32 	%f746, %r328;
$L__BB0_186:                            // %__nv_fmodf.exit
	shl.b32 	%r141, %r1, 1;
	and.b32  	%r343, %r141, 2;
	mul.lo.s32 	%r142, %r343, %r129;
	cvt.rn.f32.s32 	%f239, %r142;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p351, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p351 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r344, %r9, 8388607;
	or.b32  	%r3445, %r344, 1065353216;
	mov.b32 	%f705, %r3445;
	add.s32 	%r345, %r9, -1073741824;
	and.b32  	%r3446, %r345, -8388608;
	setp.eq.s32 	%p54, %r3446, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2328.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2328
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r346, %r3446, 192937984;
	add.s32 	%r347, %r3445, %r346;
	mov.b32 	%f251, %r347;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3446, %r3446, %r346;
	mov.b32 	%r3445, %f705;
	setp.ne.s32 	%p55, %r3446, 0;
	setp.ne.s32 	%p56, %r3445, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2330
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2307
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2311
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2314
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2333
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r348, %f168;
	and.b32  	%r16, %r348, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r349, %f706;
	or.b32  	%r350, %r16, %r349;
	mov.b32 	%f706, %r350;
$L__BB0_27:                             // %__nv_fmodf.exit2334
	add.s32 	%r359, %r142, %r129;
	cvt.rn.f32.s32 	%f291, %r359;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p352, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p352 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r360, %r18, 8388607;
	or.b32  	%r3447, %r360, 1065353216;
	mov.b32 	%f709, %r3447;
	add.s32 	%r361, %r18, -1073741824;
	and.b32  	%r3448, %r361, -8388608;
	setp.eq.s32 	%p74, %r3448, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2359.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2359
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r362, %r3448, 192937984;
	add.s32 	%r363, %r3447, %r362;
	mov.b32 	%f303, %r363;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3448, %r3448, %r362;
	mov.b32 	%r3447, %f709;
	setp.ne.s32 	%p75, %r3448, 0;
	setp.ne.s32 	%p76, %r3447, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2361
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2338
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2342
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2345
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2364
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r364, %f18;
	and.b32  	%r25, %r364, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r365, %f710;
	or.b32  	%r366, %r25, %r365;
	mov.b32 	%f710, %r366;
$L__BB0_41:                             // %__nv_fmodf.exit2365
	mul.lo.s32 	%r28, %r141, %r129;
	and.b32  	%r381, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r381;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p353, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p353 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r382, %r30, 8388607;
	or.b32  	%r3449, %r382, 1065353216;
	mov.b32 	%f713, %r3449;
	add.s32 	%r383, %r30, -1073741824;
	and.b32  	%r3450, %r383, -8388608;
	setp.eq.s32 	%p94, %r3450, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2390.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2390
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r384, %r3450, 192937984;
	add.s32 	%r385, %r3449, %r384;
	mov.b32 	%f357, %r385;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3450, %r3450, %r384;
	mov.b32 	%r3449, %f713;
	setp.ne.s32 	%p95, %r3450, 0;
	setp.ne.s32 	%p96, %r3449, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2392
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2369
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2373
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2376
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2395
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r386, %f35;
	and.b32  	%r37, %r386, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r387, %f714;
	or.b32  	%r388, %r37, %r387;
	mov.b32 	%f714, %r388;
$L__BB0_55:                             // %__nv_fmodf.exit2396
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r389, %f367;
	and.b32  	%r390, %r389, -2147483648;
	or.b32  	%r391, %r390, 1056964608;
	mov.b32 	%f368, %r391;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r392, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r393, %r392, 1;
	setp.eq.b32 	%p102, %r393, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r394, %r392, 2;
	setp.eq.s32 	%p103, %r394, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r395, %r392, 1;
	and.b32  	%r396, %r395, 2;
	setp.eq.s32 	%p104, %r396, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r397, %r28, %r129;
	and.b32  	%r398, %r397, 3;
	cvt.rn.f32.s32 	%f397, %r398;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p354, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p354 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r399, %r39, 8388607;
	or.b32  	%r3451, %r399, 1065353216;
	mov.b32 	%f717, %r3451;
	add.s32 	%r400, %r39, -1073741824;
	and.b32  	%r3452, %r400, -8388608;
	setp.eq.s32 	%p114, %r3452, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2421.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2421
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r401, %r3452, 192937984;
	add.s32 	%r402, %r3451, %r401;
	mov.b32 	%f409, %r402;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3452, %r3452, %r401;
	mov.b32 	%r3451, %f717;
	setp.ne.s32 	%p115, %r3452, 0;
	setp.ne.s32 	%p116, %r3451, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2423
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2400
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2404
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2407
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2426
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r403, %f54;
	and.b32  	%r46, %r403, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r404, %f718;
	or.b32  	%r405, %r46, %r404;
	mov.b32 	%f718, %r405;
$L__BB0_69:                             // %__nv_fmodf.exit2427
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r406, %f419;
	and.b32  	%r407, %r406, -2147483648;
	or.b32  	%r408, %r407, 1056964608;
	mov.b32 	%f420, %r408;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r409, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r410, %r409, 1;
	setp.eq.b32 	%p122, %r410, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r411, %r409, 2;
	setp.eq.s32 	%p123, %r411, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r412, %r409, 1;
	and.b32  	%r413, %r412, 2;
	setp.eq.s32 	%p124, %r413, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r1, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L688
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L690
	@%p27 bra 	$L__BB0_194;
// %bb.72:
	@%p350 bra 	$L__BB0_190;
	bra.uni 	$L__BB0_73;
$L__BB0_190:
	mov.b32 	%r144, %f750;
	and.b32  	%r420, %r144, 8388607;
	or.b32  	%r3481, %r420, 1065353216;
	mov.b32 	%f749, %r3481;
	add.s32 	%r421, %r144, -1073741824;
	and.b32  	%r3482, %r421, -8388608;
	setp.eq.s32 	%p135, %r3482, 0;
	@%p135 bra 	$L__BB0_193;
// %bb.191:                             // %__nv_fmaf_rn.exit4.i.i.i2452.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_192:                            // %__nv_fmaf_rn.exit4.i.i.i2452
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r422, %r3482, 192937984;
	add.s32 	%r423, %r3481, %r422;
	mov.b32 	%f459, %r423;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3482, %r3482, %r422;
	mov.b32 	%r3481, %f749;
	setp.ne.s32 	%p136, %r3482, 0;
	setp.ne.s32 	%p137, %r3481, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_192;
$L__BB0_193:                            // %__internal_fmodf_slowpath_mod.exit.i.i2454
	setp.gt.u32 	%p139, %r144, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_194;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2431
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r143, %f171;
	setp.lt.u32 	%p130, %r143, 1073741824;
	@%p130 bra 	$L__BB0_189;
// %bb.74:
	setp.lt.u32 	%p131, %r143, -2147483647;
	@%p131 bra 	$L__BB0_187;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_189;
$L__BB0_187:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_189;
// %bb.188:                             // %__nv_fmaf_rn.exit.i.i.i2435
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_189:                            // %__internal_fmodf_fastpath_quot.exit.i.i2438
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_194:                            // %__internal_fmodf_kernel.exit.i2457
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_196;
// %bb.195:
	mov.b32 	%r424, %f750;
	or.b32  	%r425, %r138, %r424;
	mov.b32 	%f750, %r425;
$L__BB0_196:                            // %__nv_fmodf.exit2458
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p351 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r440, %r51, 8388607;
	or.b32  	%r3453, %r440, 1065353216;
	mov.b32 	%f725, %r3453;
	add.s32 	%r441, %r51, -1073741824;
	and.b32  	%r3454, %r441, -8388608;
	setp.eq.s32 	%p155, %r3454, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2483.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2483
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r442, %r3454, 192937984;
	add.s32 	%r443, %r3453, %r442;
	mov.b32 	%f511, %r443;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3454, %r3454, %r442;
	mov.b32 	%r3453, %f725;
	setp.ne.s32 	%p156, %r3454, 0;
	setp.ne.s32 	%p157, %r3453, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2485
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2462
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2466
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2469
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2488
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r444, %f726;
	or.b32  	%r445, %r16, %r444;
	mov.b32 	%f726, %r445;
$L__BB0_89:                             // %__nv_fmodf.exit2489
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p352 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r454, %r59, 8388607;
	or.b32  	%r3455, %r454, 1065353216;
	mov.b32 	%f729, %r3455;
	add.s32 	%r455, %r59, -1073741824;
	and.b32  	%r3456, %r455, -8388608;
	setp.eq.s32 	%p175, %r3456, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2514.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2514
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r456, %r3456, 192937984;
	add.s32 	%r457, %r3455, %r456;
	mov.b32 	%f561, %r457;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3456, %r3456, %r456;
	mov.b32 	%r3455, %f729;
	setp.ne.s32 	%p176, %r3456, 0;
	setp.ne.s32 	%p177, %r3455, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2516
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2493
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2497
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2500
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2519
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r458, %f730;
	or.b32  	%r459, %r25, %r458;
	mov.b32 	%f730, %r459;
$L__BB0_103:                            // %__nv_fmodf.exit2520
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p353 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r474, %r69, 8388607;
	or.b32  	%r3457, %r474, 1065353216;
	mov.b32 	%f733, %r3457;
	add.s32 	%r475, %r69, -1073741824;
	and.b32  	%r3458, %r475, -8388608;
	setp.eq.s32 	%p195, %r3458, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2545.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2545
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r476, %r3458, 192937984;
	add.s32 	%r477, %r3457, %r476;
	mov.b32 	%f613, %r477;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3458, %r3458, %r476;
	mov.b32 	%r3457, %f733;
	setp.ne.s32 	%p196, %r3458, 0;
	setp.ne.s32 	%p197, %r3457, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2547
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2524
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2528
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2531
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2550
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r478, %f734;
	or.b32  	%r479, %r37, %r478;
	mov.b32 	%f734, %r479;
$L__BB0_117:                            // %__nv_fmodf.exit2551
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r480, %f623;
	and.b32  	%r481, %r480, -2147483648;
	or.b32  	%r482, %r481, 1056964608;
	mov.b32 	%f624, %r482;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r483, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r484, %r483, 1;
	setp.eq.b32 	%p204, %r484, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r485, %r483, 2;
	setp.eq.s32 	%p205, %r485, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r486, %r483, 1;
	and.b32  	%r487, %r486, 2;
	setp.eq.s32 	%p206, %r487, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p354 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r488, %r77, 8388607;
	or.b32  	%r3459, %r488, 1065353216;
	mov.b32 	%f737, %r3459;
	add.s32 	%r489, %r77, -1073741824;
	and.b32  	%r3460, %r489, -8388608;
	setp.eq.s32 	%p215, %r3460, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2576.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2576
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r490, %r3460, 192937984;
	add.s32 	%r491, %r3459, %r490;
	mov.b32 	%f663, %r491;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3460, %r3460, %r490;
	mov.b32 	%r3459, %f737;
	setp.ne.s32 	%p216, %r3460, 0;
	setp.ne.s32 	%p217, %r3459, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2578
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2555
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2559
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2562
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2581
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r492, %f738;
	or.b32  	%r493, %r46, %r492;
	mov.b32 	%f738, %r493;
$L__BB0_131:                            // %__nv_fmodf.exit2582
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r494, %f673;
	and.b32  	%r495, %r494, -2147483648;
	or.b32  	%r496, %r495, 1056964608;
	mov.b32 	%f674, %r496;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r497, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r498, %r497, 1;
	setp.eq.b32 	%p224, %r498, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r499, %r497, 2;
	setp.eq.s32 	%p225, %r499, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r500, %r497, 1;
	and.b32  	%r501, %r500, 2;
	setp.eq.s32 	%p226, %r501, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L981
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L983
	setp.gt.u32 	%p229, %r1, 15;
	mov.u32 	%r153, 999999999;
	@%p229 bra 	$L__BB0_198;
// %bb.134:                             // %L1013
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r509, %r1, 4;
	and.b32  	%r510, %r509, 240;
	or.b32  	%r511, %r510, %r4;
	mul.wide.u32 	%rd68, %r511, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r512, [%rd69];
	shl.b32 	%r513, %r512, 16;
	cvt.s32.s16 	%r86, %r512;
	shr.s32 	%r87, %r512, 16;
	or.b32  	%r514, %r513, 65535;
	setp.lt.u32 	%p230, %r514, 1114111;
	setp.lt.u32 	%p231, %r512, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_135;
$L__BB0_197:                            // %L1255
	mul.lo.s32 	%r518, %r87, 546;
	mad.lo.s32 	%r153, %r86, 33, %r518;
$L__BB0_198:                            // %pass565
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r335, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r336, %r335, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r432, %f469;
	or.b32  	%r337, %r336, 1056964608;
	mov.b32 	%r351, %f261;
	mov.b32 	%r373, %f313;
	and.b32  	%r433, %r432, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r337;
	and.b32  	%r352, %r351, -2147483648;
	and.b32  	%r374, %r373, -2147483648;
	or.b32  	%r434, %r433, 1056964608;
	mov.b32 	%r446, %f521;
	mov.b32 	%r466, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r353, %r352, 1056964608;
	or.b32  	%r375, %r374, 1056964608;
	mov.b32 	%f470, %r434;
	and.b32  	%r447, %r446, -2147483648;
	and.b32  	%r467, %r466, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r353;
	mov.b32 	%f314, %r375;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r448, %r447, 1056964608;
	or.b32  	%r468, %r467, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r448;
	mov.b32 	%f572, %r468;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r338, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r339, %r338, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r435, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r339, 1;
	cvt.rzi.s32.f32 	%r354, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r376, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r436, %r435, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r340, %r338, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r355, %r354, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r377, %r376, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r436, 1;
	cvt.rzi.s32.f32 	%r449, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r469, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r340, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r341, %r338, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r355, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r377, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r437, %r435, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r450, %r449, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r470, %r469, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r342, %r341, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r356, %r354, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r378, %r376, 2;
	setp.eq.s32 	%p145, %r437, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r438, %r435, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r450, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r470, 1;
	setp.eq.s32 	%p44, %r342, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r356, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r357, %r354, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r378, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r379, %r376, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r439, %r438, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r451, %r449, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r471, %r469, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r358, %r357, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r380, %r379, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r439, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r451, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r452, %r449, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r471, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r472, %r469, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r358, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r380, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r453, %r452, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r473, %r472, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r331, %f238;
	mov.b32 	%r334, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r453, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r473, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r330, %r334, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r428, %f500;
	mov.b32 	%r431, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r329, %r331, %r330;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r332, %r334, %r331;
	// end inline asm
	mov.b32 	%r369, %f344;
	mov.b32 	%r368, %f17;
	mov.b32 	%r372, %f341;
	mov.b32 	%r371, %f16;
	mov.b32 	%r415, %f75;
	mov.b32 	%r416, %f77;
	mov.b32 	%r418, %f76;
	mov.b32 	%r419, %f78;
	xor.b32  	%r427, %r431, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r367, %r369, %r368;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r370, %r372, %r371;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r415;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r417, %r419, %r418;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r426, %r428, %r427;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r429, %r431, %r428;
	// end inline asm
	mov.b32 	%r462, %f602;
	mov.b32 	%r461, %f95;
	mov.b32 	%r465, %f599;
	mov.b32 	%r464, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r460, %r462, %r461;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r463, %r465, %r464;
	// end inline asm
	mov.b32 	%r503, %f147;
	mov.b32 	%r504, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r502, %r504, %r503;
	// end inline asm
	mov.b32 	%r506, %f148;
	mov.b32 	%r507, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r505, %r507, %r506;
	// end inline asm
	shr.u32 	%r520, %r1, 3;
	and.b32  	%r521, %r520, 2;
	and.b32  	%r522, %r129, 1;
	or.b32  	%r523, %r521, %r522;
	shl.b32 	%r524, %r523, 4;
	bfe.u32 	%r525, %r1, 3, 1;
	shl.b32 	%r526, %r4, 1;
	and.b32  	%r527, %r526, 14;
	or.b32  	%r528, %r525, %r527;
	shl.b32 	%r529, %r1, 6;
	and.b32  	%r530, %r529, 192;
	or.b32  	%r531, %r524, %r3;
	or.b32  	%r532, %r531, %r528;
	or.b32  	%r533, %r532, %r530;
	mul.wide.u32 	%rd75, %r533, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r154, [%rd76];
	ld.global.u32 	%r155, [%rd76+1024];
	shl.b32 	%r534, %r300, 14;
	shl.b32 	%r535, %r304, 7;
	add.s32 	%r156, %r535, %r534;
	shl.b32 	%r536, %r1, 2;
	and.b32  	%r157, %r536, 60;
	and.b32  	%r158, %r536, 64;
	shl.b32 	%r159, %r2, 7;
	and.b32  	%r160, %r1, 16;
	shr.u32 	%r537, %r1, 4;
	and.b32  	%r538, %r141, 30;
	or.b32  	%r539, %r538, %r537;
	mul.lo.s32 	%r540, %r539, 257;
	shr.u32 	%r541, %r4, 3;
	and.b32  	%r542, %r5, 224;
	mad.lo.s32 	%r543, %r541, 257, %r542;
	or.b32  	%r544, %r541, 2;
	mad.lo.s32 	%r545, %r544, 257, %r542;
	or.b32  	%r546, %r541, 4;
	mad.lo.s32 	%r547, %r546, 257, %r542;
	or.b32  	%r548, %r541, 6;
	mad.lo.s32 	%r549, %r548, 257, %r542;
	or.b32  	%r550, %r541, 8;
	mad.lo.s32 	%r551, %r550, 257, %r542;
	or.b32  	%r552, %r541, 10;
	mad.lo.s32 	%r553, %r552, 257, %r542;
	or.b32  	%r554, %r541, 12;
	mad.lo.s32 	%r555, %r554, 257, %r542;
	or.b32  	%r556, %r541, 14;
	mad.lo.s32 	%r557, %r556, 257, %r542;
	or.b32  	%r558, %r541, 16;
	mad.lo.s32 	%r559, %r558, 257, %r542;
	or.b32  	%r560, %r541, 18;
	mad.lo.s32 	%r561, %r560, 257, %r542;
	or.b32  	%r562, %r541, 20;
	mad.lo.s32 	%r563, %r562, 257, %r542;
	or.b32  	%r564, %r541, 22;
	mad.lo.s32 	%r565, %r564, 257, %r542;
	or.b32  	%r566, %r541, 24;
	mad.lo.s32 	%r567, %r566, 257, %r542;
	or.b32  	%r568, %r541, 26;
	mad.lo.s32 	%r569, %r568, 257, %r542;
	or.b32  	%r570, %r541, 28;
	mad.lo.s32 	%r571, %r570, 257, %r542;
	or.b32  	%r572, %r541, 30;
	mad.lo.s32 	%r573, %r572, 257, %r542;
	mul.lo.s32 	%r574, %r128, 2184;
	mad.lo.s32 	%r575, %r523, 546, %r574;
	mad.lo.s32 	%r576, %r528, 33, %r575;
	setp.lt.u32 	%p233, %r1, 4;
	setp.eq.s32 	%p234, %r129, 4;
	setp.eq.s32 	%p235, %r129, 5;
	mul.lo.s32 	%r577, %r541, 258;
	bfe.s32 	%r578, %r4, 1, 1;
	and.b32  	%r579, %r4, 2;
	setp.eq.s32 	%p236, %r579, 0;
	and.b32  	%r580, %r578, 1032;
	and.b32  	%r581, %r536, 12;
	bfe.s32 	%r582, %r4, 2, 1;
	and.b32  	%r583, %r4, 4;
	setp.eq.s32 	%p237, %r583, 0;
	and.b32  	%r584, %r582, 516;
	bfe.s32 	%r585, %r1, 3, 1;
	and.b32  	%r586, %r1, 8;
	setp.eq.s32 	%p238, %r586, 0;
	and.b32  	%r587, %r585, 4144;
	and.b32  	%r588, %r4, 1;
	neg.s32 	%r589, %r588;
	setp.eq.b32 	%p239, %r588, 1;
	and.b32  	%r590, %r589, 2064;
	add.s32 	%r591, %r523, %r577;
	add.s32 	%r592, %r591, %r581;
	add.s32 	%r593, %r592, %r580;
	add.s32 	%r594, %r593, %r584;
	add.s32 	%r595, %r594, %r587;
	add.s32 	%r596, %r595, %r590;
	mul.wide.u32 	%rd77, %r596, 4;
	mov.u64 	%rd78, shmem;
	add.s64 	%rd7, %rd78, %rd77;
	selp.b64 	%rd79, 2064, 0, %p239;
	selp.b64 	%rd80, 0, 4144, %p238;
	selp.b64 	%rd81, 0, 516, %p237;
	selp.b64 	%rd82, 0, 1032, %p236;
	cvt.u64.u32 	%rd83, %r581;
	cvt.u64.u32 	%rd84, %r522;
	cvt.u64.u32 	%rd85, %r521;
	cvt.u64.u32 	%rd86, %r577;
	add.s64 	%rd87, %rd86, %rd85;
	or.b64  	%rd88, %rd87, %rd84;
	add.s64 	%rd89, %rd88, %rd83;
	add.s64 	%rd90, %rd89, %rd82;
	add.s64 	%rd91, %rd90, %rd81;
	add.s64 	%rd92, %rd91, %rd80;
	add.s64 	%rd93, %rd92, %rd79;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd8, %rd78, %rd94;
	shl.b32 	%r597, %r302, 20;
	shl.b32 	%r598, %r306, 9;
	add.s32 	%r599, %r598, %r597;
	and.b32  	%r600, %r1, 15;
	or.b32  	%r601, %r5, %r160;
	or.b32  	%r602, %r600, %r3;
	or.b32  	%r161, %r602, %r601;
	cvt.s64.s32 	%rd9, %r599;
	add.s32 	%r603, %r4, %r540;
	mul.wide.u32 	%rd95, %r603, 4;
	add.s64 	%rd10, %rd78, %rd95;
	cvt.u64.u32 	%rd96, %r4;
	cvt.u64.u32 	%rd11, %r540;
	add.s64 	%rd97, %rd11, %rd96;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd12, %rd78, %rd98;
	add.s32 	%r604, %r543, %r1;
	mul.wide.u32 	%rd99, %r604, 4;
	add.s64 	%rd13, %rd78, %rd99;
	add.s32 	%r605, %r545, %r1;
	mul.wide.u32 	%rd100, %r605, 4;
	add.s64 	%rd14, %rd78, %rd100;
	add.s32 	%r606, %r547, %r1;
	mul.wide.u32 	%rd101, %r606, 4;
	add.s64 	%rd15, %rd78, %rd101;
	add.s32 	%r607, %r549, %r1;
	mul.wide.u32 	%rd102, %r607, 4;
	add.s64 	%rd16, %rd78, %rd102;
	add.s32 	%r608, %r551, %r1;
	mul.wide.u32 	%rd103, %r608, 4;
	add.s64 	%rd17, %rd78, %rd103;
	add.s32 	%r609, %r553, %r1;
	mul.wide.u32 	%rd104, %r609, 4;
	add.s64 	%rd18, %rd78, %rd104;
	add.s32 	%r610, %r555, %r1;
	mul.wide.u32 	%rd105, %r610, 4;
	add.s64 	%rd19, %rd78, %rd105;
	add.s32 	%r611, %r557, %r1;
	mul.wide.u32 	%rd106, %r611, 4;
	add.s64 	%rd20, %rd78, %rd106;
	add.s32 	%r612, %r559, %r1;
	mul.wide.u32 	%rd107, %r612, 4;
	add.s64 	%rd21, %rd78, %rd107;
	add.s32 	%r613, %r561, %r1;
	mul.wide.u32 	%rd108, %r613, 4;
	add.s64 	%rd22, %rd78, %rd108;
	add.s32 	%r614, %r563, %r1;
	mul.wide.u32 	%rd109, %r614, 4;
	add.s64 	%rd23, %rd78, %rd109;
	add.s32 	%r615, %r565, %r1;
	mul.wide.u32 	%rd110, %r615, 4;
	add.s64 	%rd24, %rd78, %rd110;
	add.s32 	%r616, %r567, %r1;
	mul.wide.u32 	%rd111, %r616, 4;
	add.s64 	%rd25, %rd78, %rd111;
	add.s32 	%r617, %r569, %r1;
	mul.wide.u32 	%rd112, %r617, 4;
	add.s64 	%rd26, %rd78, %rd112;
	add.s32 	%r618, %r571, %r1;
	mul.wide.u32 	%rd113, %r618, 4;
	add.s64 	%rd27, %rd78, %rd113;
	add.s32 	%r619, %r573, %r1;
	mul.wide.u32 	%rd114, %r619, 4;
	add.s64 	%rd28, %rd78, %rd114;
	add.s32 	%r620, %r576, %r541;
	mul.wide.u32 	%rd115, %r620, 4;
	add.s64 	%rd29, %rd78, %rd115;
	add.s32 	%r621, %r576, %r544;
	mul.wide.u32 	%rd116, %r621, 4;
	add.s64 	%rd30, %rd78, %rd116;
	add.s32 	%r622, %r576, %r546;
	mul.wide.u32 	%rd117, %r622, 4;
	add.s64 	%rd31, %rd78, %rd117;
	add.s32 	%r623, %r576, %r548;
	mul.wide.u32 	%rd118, %r623, 4;
	add.s64 	%rd32, %rd78, %rd118;
	add.s32 	%r624, %r576, %r550;
	mul.wide.u32 	%rd119, %r624, 4;
	add.s64 	%rd33, %rd78, %rd119;
	add.s32 	%r625, %r576, %r552;
	mul.wide.u32 	%rd120, %r625, 4;
	add.s64 	%rd34, %rd78, %rd120;
	add.s32 	%r626, %r576, %r554;
	mul.wide.u32 	%rd121, %r626, 4;
	add.s64 	%rd35, %rd78, %rd121;
	add.s32 	%r627, %r576, %r556;
	mul.wide.u32 	%rd122, %r627, 4;
	add.s64 	%rd36, %rd78, %rd122;
	add.s32 	%r628, %r576, %r558;
	mul.wide.u32 	%rd123, %r628, 4;
	add.s64 	%rd37, %rd78, %rd123;
	add.s32 	%r629, %r576, %r560;
	mul.wide.u32 	%rd124, %r629, 4;
	add.s64 	%rd38, %rd78, %rd124;
	add.s32 	%r630, %r576, %r562;
	mul.wide.u32 	%rd125, %r630, 4;
	add.s64 	%rd39, %rd78, %rd125;
	add.s32 	%r631, %r576, %r564;
	mul.wide.u32 	%rd126, %r631, 4;
	add.s64 	%rd40, %rd78, %rd126;
	add.s32 	%r632, %r576, %r566;
	mul.wide.u32 	%rd127, %r632, 4;
	add.s64 	%rd41, %rd78, %rd127;
	add.s32 	%r633, %r576, %r568;
	mul.wide.u32 	%rd128, %r633, 4;
	add.s64 	%rd42, %rd78, %rd128;
	add.s32 	%r634, %r576, %r570;
	mul.wide.u32 	%rd129, %r634, 4;
	add.s64 	%rd43, %rd78, %rd129;
	add.s32 	%r635, %r576, %r572;
	mul.wide.u32 	%rd130, %r635, 4;
	add.s64 	%rd44, %rd78, %rd130;
	add.s32 	%r636, %r129, -1;
	setp.lt.u32 	%p240, %r636, 3;
	or.pred  	%p241, %p233, %p240;
	or.pred  	%p242, %p241, %p234;
	and.b32  	%r637, %r1, 24;
	setp.eq.s32 	%p243, %r637, 24;
	or.pred  	%p244, %p235, %p243;
	selp.b32 	%r162, 1145324612, -286331154, %p241;
	or.pred  	%p1, %p242, %p244;
	add.s32 	%r638, %r596, 32;
	mul.wide.u32 	%rd131, %r638, 4;
	add.s64 	%rd45, %rd78, %rd131;
	add.s32 	%r639, %r596, 48;
	mul.wide.u32 	%rd132, %r639, 4;
	add.s64 	%rd46, %rd78, %rd132;
	add.s32 	%r640, %r596, 64;
	mul.wide.u32 	%rd133, %r640, 4;
	add.s64 	%rd47, %rd78, %rd133;
	add.s32 	%r641, %r596, 80;
	mul.wide.u32 	%rd134, %r641, 4;
	add.s64 	%rd48, %rd78, %rd134;
	add.s32 	%r642, %r596, 96;
	mul.wide.u32 	%rd135, %r642, 4;
	add.s64 	%rd49, %rd78, %rd135;
	add.s32 	%r643, %r596, 112;
	mul.wide.u32 	%rd136, %r643, 4;
	add.s64 	%rd50, %rd78, %rd136;
	add.s32 	%r644, %r596, 128;
	mul.wide.u32 	%rd137, %r644, 4;
	add.s64 	%rd51, %rd78, %rd137;
	add.s32 	%r645, %r596, 144;
	mul.wide.u32 	%rd138, %r645, 4;
	add.s64 	%rd52, %rd78, %rd138;
	add.s32 	%r646, %r596, 160;
	mul.wide.u32 	%rd139, %r646, 4;
	add.s64 	%rd53, %rd78, %rd139;
	add.s32 	%r647, %r596, 176;
	mul.wide.u32 	%rd140, %r647, 4;
	add.s64 	%rd54, %rd78, %rd140;
	add.s32 	%r648, %r596, 192;
	mul.wide.u32 	%rd141, %r648, 4;
	add.s64 	%rd55, %rd78, %rd141;
	add.s32 	%r649, %r596, 208;
	mul.wide.u32 	%rd142, %r649, 4;
	add.s64 	%rd56, %rd78, %rd142;
	add.s32 	%r650, %r596, 224;
	mul.wide.u32 	%rd143, %r650, 4;
	add.s64 	%rd57, %rd78, %rd143;
	add.s32 	%r651, %r596, 240;
	mul.wide.u32 	%rd144, %r651, 4;
	add.s64 	%rd58, %rd78, %rd144;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p246, %r160, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3473, %r89;
	mov.u32 	%r3474, %r89;
	mov.u32 	%r3475, %r89;
	bra.uni 	$L__BB0_199;
$L__BB0_170:                            // %L32745
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r127, %r89, 64;
	setp.ne.s32 	%p349, %r89, 448;
	mov.u32 	%r89, %r127;
	@%p349 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_171;
$L__BB0_199:                            // %L1610
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_217 Depth 2
                                        //     Child Loop BB0_154 Depth 2
	add.s32 	%r652, %r89, %r300;
	setp.lt.s32 	%p245, %r652, %r301;
	@%p245 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_171;
$L__BB0_200:                            // %pass728
                                        //   in Loop: Header=BB0_199 Depth=1
	cvt.u32.u64 	%r845, %rd11;
	or.b32  	%r846, %r89, %r4;
	shl.b32 	%r847, %r846, 14;
	and.b32  	%r848, %r847, 7585792;
	or.b32  	%r849, %r848, %r157;
	or.b32  	%r850, %r849, %r158;
	or.b32  	%r851, %r850, %r159;
	add.s32 	%r852, %r156, %r851;
	shr.s32 	%r853, %r852, 31;
	shr.u32 	%r854, %r853, 9;
	add.s32 	%r855, %r852, %r854;
	shr.s32 	%r856, %r855, 23;
	setp.lt.s32 	%p247, %r852, 0;
	and.b32  	%r857, %r855, -8388608;
	setp.ne.s32 	%p248, %r857, %r852;
	and.pred  	%p249, %p247, %p248;
	selp.u32 	%r858, 1, 0, %p249;
	sub.s32 	%r859, %r858, %r856;
	shl.b32 	%r860, %r859, 23;
	add.s32 	%r861, %r860, %r852;
	mul.wide.s32 	%rd145, %r861, 4;
	add.s64 	%rd146, %rd3, %rd145;
	ld.global.v4.u32 	{%r862, %r863, %r864, %r865}, [%rd146];
	or.b32  	%r866, %r846, 16;
	shl.b32 	%r867, %r866, 14;
	and.b32  	%r868, %r867, 7847936;
	or.b32  	%r869, %r868, %r157;
	or.b32  	%r870, %r869, %r158;
	or.b32  	%r871, %r870, %r159;
	add.s32 	%r872, %r156, %r871;
	shr.s32 	%r873, %r872, 31;
	shr.u32 	%r874, %r873, 9;
	add.s32 	%r875, %r872, %r874;
	shr.s32 	%r876, %r875, 23;
	setp.lt.s32 	%p250, %r872, 0;
	and.b32  	%r877, %r875, -8388608;
	setp.ne.s32 	%p251, %r877, %r872;
	and.pred  	%p252, %p250, %p251;
	selp.u32 	%r878, 1, 0, %p252;
	sub.s32 	%r879, %r878, %r876;
	shl.b32 	%r880, %r879, 23;
	add.s32 	%r881, %r880, %r872;
	mul.wide.s32 	%rd147, %r881, 4;
	add.s64 	%rd148, %rd3, %rd147;
	ld.global.v4.u32 	{%r882, %r883, %r884, %r885}, [%rd148];
	and.b32  	%r886, %r89, 448;
	or.b32  	%r887, %r4, %r886;
	shl.b32 	%r888, %r887, 14;
	or.b32  	%r889, %r888, %r157;
	or.b32  	%r890, %r889, %r158;
	or.b32  	%r891, %r890, %r159;
	or.b32  	%r892, %r891, 524288;
	add.s32 	%r893, %r156, %r892;
	shr.s32 	%r894, %r893, 31;
	shr.u32 	%r895, %r894, 9;
	add.s32 	%r896, %r893, %r895;
	shr.s32 	%r897, %r896, 23;
	setp.lt.s32 	%p253, %r893, 0;
	and.b32  	%r898, %r896, -8388608;
	setp.ne.s32 	%p254, %r898, %r893;
	and.pred  	%p255, %p253, %p254;
	selp.u32 	%r899, 1, 0, %p255;
	sub.s32 	%r900, %r899, %r897;
	shl.b32 	%r901, %r900, 23;
	add.s32 	%r902, %r901, %r893;
	mul.wide.s32 	%rd149, %r902, 4;
	add.s64 	%rd150, %rd3, %rd149;
	ld.global.v4.u32 	{%r903, %r904, %r905, %r906}, [%rd150];
	or.b32  	%r907, %r891, 786432;
	add.s32 	%r908, %r156, %r907;
	shr.s32 	%r909, %r908, 31;
	shr.u32 	%r910, %r909, 9;
	add.s32 	%r911, %r908, %r910;
	shr.s32 	%r912, %r911, 23;
	setp.lt.s32 	%p256, %r908, 0;
	and.b32  	%r913, %r911, -8388608;
	setp.ne.s32 	%p257, %r913, %r908;
	and.pred  	%p258, %p256, %p257;
	selp.u32 	%r914, 1, 0, %p258;
	sub.s32 	%r915, %r914, %r912;
	shl.b32 	%r916, %r915, 23;
	add.s32 	%r917, %r916, %r908;
	mul.wide.s32 	%rd151, %r917, 4;
	add.s64 	%rd152, %rd3, %rd151;
	ld.global.v4.u32 	{%r918, %r919, %r920, %r921}, [%rd152];
	selp.b32 	%r922, %r864, %r862, %p246;
	shfl.sync.bfly.b32	%r923, %r922, 16, 31, -1;
	selp.b32 	%r655, %r862, %r923, %p246;
	selp.b32 	%r660, %r923, %r864, %p246;
	selp.b32 	%r924, %r865, %r863, %p246;
	shfl.sync.bfly.b32	%r925, %r924, 16, 31, -1;
	selp.b32 	%r663, %r863, %r925, %p246;
	selp.b32 	%r668, %r925, %r865, %p246;
	selp.b32 	%r926, %r884, %r882, %p246;
	shfl.sync.bfly.b32	%r927, %r926, 16, 31, -1;
	selp.b32 	%r671, %r882, %r927, %p246;
	selp.b32 	%r676, %r927, %r884, %p246;
	selp.b32 	%r928, %r885, %r883, %p246;
	shfl.sync.bfly.b32	%r929, %r928, 16, 31, -1;
	selp.b32 	%r679, %r883, %r929, %p246;
	selp.b32 	%r684, %r929, %r885, %p246;
	selp.b32 	%r930, %r905, %r903, %p246;
	shfl.sync.bfly.b32	%r931, %r930, 16, 31, -1;
	selp.b32 	%r687, %r903, %r931, %p246;
	selp.b32 	%r692, %r931, %r905, %p246;
	selp.b32 	%r932, %r906, %r904, %p246;
	shfl.sync.bfly.b32	%r933, %r932, 16, 31, -1;
	selp.b32 	%r695, %r904, %r933, %p246;
	selp.b32 	%r700, %r933, %r906, %p246;
	selp.b32 	%r934, %r920, %r918, %p246;
	shfl.sync.bfly.b32	%r935, %r934, 16, 31, -1;
	selp.b32 	%r703, %r918, %r935, %p246;
	selp.b32 	%r708, %r935, %r920, %p246;
	selp.b32 	%r936, %r921, %r919, %p246;
	shfl.sync.bfly.b32	%r937, %r936, 16, 31, -1;
	selp.b32 	%r711, %r919, %r937, %p246;
	selp.b32 	%r716, %r937, %r921, %p246;
	shl.b32 	%r656, %r660, 4;
	mov.u32 	%r654, 252645135;
	// begin inline asm
	lop3.b32 %r718, %r654, %r655, %r656, 202;
	// end inline asm
	shr.u32 	%r659, %r655, 4;
	// begin inline asm
	lop3.b32 %r734, %r654, %r659, %r660, 202;
	// end inline asm
	shl.b32 	%r664, %r668, 4;
	// begin inline asm
	lop3.b32 %r726, %r654, %r663, %r664, 202;
	// end inline asm
	shr.u32 	%r667, %r663, 4;
	// begin inline asm
	lop3.b32 %r742, %r654, %r667, %r668, 202;
	// end inline asm
	shl.b32 	%r672, %r676, 4;
	// begin inline asm
	lop3.b32 %r750, %r654, %r671, %r672, 202;
	// end inline asm
	shr.u32 	%r675, %r671, 4;
	// begin inline asm
	lop3.b32 %r766, %r654, %r675, %r676, 202;
	// end inline asm
	shl.b32 	%r680, %r684, 4;
	// begin inline asm
	lop3.b32 %r758, %r654, %r679, %r680, 202;
	// end inline asm
	shr.u32 	%r683, %r679, 4;
	// begin inline asm
	lop3.b32 %r774, %r654, %r683, %r684, 202;
	// end inline asm
	shl.b32 	%r688, %r692, 4;
	// begin inline asm
	lop3.b32 %r719, %r654, %r687, %r688, 202;
	// end inline asm
	shr.u32 	%r691, %r687, 4;
	// begin inline asm
	lop3.b32 %r735, %r654, %r691, %r692, 202;
	// end inline asm
	shl.b32 	%r696, %r700, 4;
	// begin inline asm
	lop3.b32 %r727, %r654, %r695, %r696, 202;
	// end inline asm
	shr.u32 	%r699, %r695, 4;
	// begin inline asm
	lop3.b32 %r743, %r654, %r699, %r700, 202;
	// end inline asm
	shl.b32 	%r704, %r708, 4;
	// begin inline asm
	lop3.b32 %r751, %r654, %r703, %r704, 202;
	// end inline asm
	shr.u32 	%r707, %r703, 4;
	// begin inline asm
	lop3.b32 %r767, %r654, %r707, %r708, 202;
	// end inline asm
	shl.b32 	%r712, %r716, 4;
	// begin inline asm
	lop3.b32 %r759, %r654, %r711, %r712, 202;
	// end inline asm
	shr.u32 	%r715, %r711, 4;
	// begin inline asm
	lop3.b32 %r775, %r654, %r715, %r716, 202;
	// end inline asm
	mov.u32 	%r720, 25152;
	// begin inline asm
	prmt.b32 %r782, %r718, %r719, %r720;
	// end inline asm
	mov.u32 	%r724, 29521;
	// begin inline asm
	prmt.b32 %r814, %r718, %r719, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r790, %r726, %r727, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r822, %r726, %r727, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r783, %r734, %r735, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r815, %r734, %r735, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r791, %r742, %r743, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r823, %r742, %r743, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r798, %r750, %r751, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r830, %r750, %r751, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r806, %r758, %r759, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r838, %r758, %r759, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r799, %r766, %r767, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r831, %r766, %r767, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r807, %r774, %r775, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r839, %r774, %r775, %r724;
	// end inline asm
	mov.u32 	%r784, 21520;
	// begin inline asm
	prmt.b32 %r781, %r782, %r783, %r784;
	// end inline asm
	mov.u32 	%r788, 30258;
	// begin inline asm
	prmt.b32 %r785, %r782, %r783, %r788;
	// end inline asm
	// begin inline asm
	prmt.b32 %r789, %r790, %r791, %r784;
	// end inline asm
	// begin inline asm
	prmt.b32 %r793, %r790, %r791, %r788;
	// end inline asm
	// begin inline asm
	prmt.b32 %r797, %r798, %r799, %r784;
	// end inline asm
	// begin inline asm
	prmt.b32 %r801, %r798, %r799, %r788;
	// end inline asm
	// begin inline asm
	prmt.b32 %r805, %r806, %r807, %r784;
	// end inline asm
	// begin inline asm
	prmt.b32 %r809, %r806, %r807, %r788;
	// end inline asm
	// begin inline asm
	prmt.b32 %r813, %r814, %r815, %r784;
	// end inline asm
	// begin inline asm
	prmt.b32 %r817, %r814, %r815, %r788;
	// end inline asm
	// begin inline asm
	prmt.b32 %r821, %r822, %r823, %r784;
	// end inline asm
	// begin inline asm
	prmt.b32 %r825, %r822, %r823, %r788;
	// end inline asm
	// begin inline asm
	prmt.b32 %r829, %r830, %r831, %r784;
	// end inline asm
	// begin inline asm
	prmt.b32 %r833, %r830, %r831, %r788;
	// end inline asm
	// begin inline asm
	prmt.b32 %r837, %r838, %r839, %r784;
	// end inline asm
	// begin inline asm
	prmt.b32 %r841, %r838, %r839, %r788;
	// end inline asm
	st.shared.u32 	[%rd10], %r781;
	st.shared.u32 	[%rd12+512], %r789;
	st.shared.u32 	[%rd12+256], %r785;
	st.shared.u32 	[%rd12+768], %r793;
	and.b32  	%r938, %r866, 31;
	add.s32 	%r939, %r938, %r845;
	mul.wide.u32 	%rd153, %r939, 4;
	add.s64 	%rd155, %rd78, %rd153;
	st.shared.u32 	[%rd155], %r797;
	cvt.u64.u32 	%rd156, %r938;
	add.s64 	%rd157, %rd11, %rd156;
	shl.b64 	%rd158, %rd157, 2;
	add.s64 	%rd159, %rd78, %rd158;
	st.shared.u32 	[%rd159+512], %r805;
	st.shared.u32 	[%rd159+256], %r801;
	st.shared.u32 	[%rd159+768], %r809;
	st.shared.u32 	[%rd12+128], %r813;
	st.shared.u32 	[%rd12+640], %r821;
	st.shared.u32 	[%rd12+384], %r817;
	st.shared.u32 	[%rd12+896], %r825;
	st.shared.u32 	[%rd159+128], %r829;
	st.shared.u32 	[%rd159+640], %r837;
	st.shared.u32 	[%rd159+384], %r833;
	st.shared.u32 	[%rd159+896], %r841;
	bar.sync 	0;
	ld.shared.u32 	%r163, [%rd13];
	ld.shared.u32 	%r164, [%rd14];
	ld.shared.u32 	%r165, [%rd15];
	ld.shared.u32 	%r166, [%rd16];
	ld.shared.u32 	%r167, [%rd17];
	ld.shared.u32 	%r168, [%rd18];
	ld.shared.u32 	%r169, [%rd19];
	ld.shared.u32 	%r170, [%rd20];
	ld.shared.u32 	%r171, [%rd21];
	ld.shared.u32 	%r172, [%rd22];
	ld.shared.u32 	%r173, [%rd23];
	ld.shared.u32 	%r174, [%rd24];
	ld.shared.u32 	%r175, [%rd25];
	ld.shared.u32 	%r176, [%rd26];
	ld.shared.u32 	%r177, [%rd27];
	ld.shared.u32 	%r178, [%rd28];
	bar.sync 	0;
	shfl.sync.idx.b32	%r179, %r153, 0, 31, -1;
	shfl.sync.idx.b32	%r180, %r153, 1, 31, -1;
	shfl.sync.idx.b32	%r181, %r153, 2, 31, -1;
	shfl.sync.idx.b32	%r182, %r153, 3, 31, -1;
	shfl.sync.idx.b32	%r183, %r153, 4, 31, -1;
	shfl.sync.idx.b32	%r184, %r153, 5, 31, -1;
	shfl.sync.idx.b32	%r185, %r153, 6, 31, -1;
	shfl.sync.idx.b32	%r186, %r153, 7, 31, -1;
	shfl.sync.idx.b32	%r187, %r153, 8, 31, -1;
	shfl.sync.idx.b32	%r188, %r153, 9, 31, -1;
	shfl.sync.idx.b32	%r189, %r153, 10, 31, -1;
	shfl.sync.idx.b32	%r190, %r153, 11, 31, -1;
	shfl.sync.idx.b32	%r191, %r153, 12, 31, -1;
	shfl.sync.idx.b32	%r192, %r153, 13, 31, -1;
	shfl.sync.idx.b32	%r193, %r153, 14, 31, -1;
	shfl.sync.idx.b32	%r194, %r153, 15, 31, -1;
	setp.eq.s32 	%p259, %r179, 999999999;
	@%p259 bra 	$L__BB0_136;
// %bb.201:                             // %pass3083
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r940, %r179, %r1;
	mul.wide.s32 	%rd160, %r940, 4;
	add.s64 	%rd162, %rd78, %rd160;
	st.shared.u32 	[%rd162], %r163;
	setp.eq.s32 	%p260, %r180, 999999999;
	@%p260 bra 	$L__BB0_137;
// %bb.202:                             // %pass3151
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r941, %r180, %r1;
	mul.wide.s32 	%rd163, %r941, 4;
	add.s64 	%rd165, %rd78, %rd163;
	st.shared.u32 	[%rd165], %r164;
	setp.eq.s32 	%p261, %r181, 999999999;
	@%p261 bra 	$L__BB0_138;
// %bb.203:                             // %pass3219
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r942, %r181, %r1;
	mul.wide.s32 	%rd166, %r942, 4;
	add.s64 	%rd168, %rd78, %rd166;
	st.shared.u32 	[%rd168], %r165;
	setp.eq.s32 	%p262, %r182, 999999999;
	@%p262 bra 	$L__BB0_139;
// %bb.204:                             // %pass3287
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r943, %r182, %r1;
	mul.wide.s32 	%rd169, %r943, 4;
	add.s64 	%rd171, %rd78, %rd169;
	st.shared.u32 	[%rd171], %r166;
	setp.eq.s32 	%p263, %r183, 999999999;
	@%p263 bra 	$L__BB0_140;
// %bb.205:                             // %pass3355
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r944, %r183, %r1;
	mul.wide.s32 	%rd172, %r944, 4;
	add.s64 	%rd174, %rd78, %rd172;
	st.shared.u32 	[%rd174], %r167;
	setp.eq.s32 	%p264, %r184, 999999999;
	@%p264 bra 	$L__BB0_141;
// %bb.206:                             // %pass3423
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r945, %r184, %r1;
	mul.wide.s32 	%rd175, %r945, 4;
	add.s64 	%rd177, %rd78, %rd175;
	st.shared.u32 	[%rd177], %r168;
	setp.eq.s32 	%p265, %r185, 999999999;
	@%p265 bra 	$L__BB0_142;
// %bb.207:                             // %pass3491
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r946, %r185, %r1;
	mul.wide.s32 	%rd178, %r946, 4;
	add.s64 	%rd180, %rd78, %rd178;
	st.shared.u32 	[%rd180], %r169;
	setp.eq.s32 	%p266, %r186, 999999999;
	@%p266 bra 	$L__BB0_143;
// %bb.208:                             // %pass3559
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r947, %r186, %r1;
	mul.wide.s32 	%rd181, %r947, 4;
	add.s64 	%rd183, %rd78, %rd181;
	st.shared.u32 	[%rd183], %r170;
	setp.eq.s32 	%p267, %r187, 999999999;
	@%p267 bra 	$L__BB0_144;
// %bb.209:                             // %pass3627
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r948, %r187, %r1;
	mul.wide.s32 	%rd184, %r948, 4;
	add.s64 	%rd186, %rd78, %rd184;
	st.shared.u32 	[%rd186], %r171;
	setp.eq.s32 	%p268, %r188, 999999999;
	@%p268 bra 	$L__BB0_145;
// %bb.210:                             // %pass3695
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r949, %r188, %r1;
	mul.wide.s32 	%rd187, %r949, 4;
	add.s64 	%rd189, %rd78, %rd187;
	st.shared.u32 	[%rd189], %r172;
	setp.eq.s32 	%p269, %r189, 999999999;
	@%p269 bra 	$L__BB0_146;
// %bb.211:                             // %pass3763
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r950, %r189, %r1;
	mul.wide.s32 	%rd190, %r950, 4;
	add.s64 	%rd192, %rd78, %rd190;
	st.shared.u32 	[%rd192], %r173;
	setp.eq.s32 	%p270, %r190, 999999999;
	@%p270 bra 	$L__BB0_147;
// %bb.212:                             // %pass3831
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r951, %r190, %r1;
	mul.wide.s32 	%rd193, %r951, 4;
	add.s64 	%rd195, %rd78, %rd193;
	st.shared.u32 	[%rd195], %r174;
	setp.eq.s32 	%p271, %r191, 999999999;
	@%p271 bra 	$L__BB0_148;
// %bb.213:                             // %pass3899
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r952, %r191, %r1;
	mul.wide.s32 	%rd196, %r952, 4;
	add.s64 	%rd198, %rd78, %rd196;
	st.shared.u32 	[%rd198], %r175;
	setp.eq.s32 	%p272, %r192, 999999999;
	@%p272 bra 	$L__BB0_149;
// %bb.214:                             // %pass3967
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r953, %r192, %r1;
	mul.wide.s32 	%rd199, %r953, 4;
	add.s64 	%rd201, %rd78, %rd199;
	st.shared.u32 	[%rd201], %r176;
	setp.eq.s32 	%p273, %r193, 999999999;
	@%p273 bra 	$L__BB0_150;
// %bb.215:                             // %pass4035
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r954, %r193, %r1;
	mul.wide.s32 	%rd202, %r954, 4;
	add.s64 	%rd204, %rd78, %rd202;
	st.shared.u32 	[%rd204], %r177;
	setp.eq.s32 	%p274, %r194, 999999999;
	@%p274 bra 	$L__BB0_151;
// %bb.216:                             // %pass4103
                                        //   in Loop: Header=BB0_199 Depth=1
	add.s32 	%r956, %r194, %r1;
	mul.wide.s32 	%rd205, %r956, 4;
	add.s64 	%rd207, %rd78, %rd205;
	st.shared.u32 	[%rd207], %r178;
	bar.sync 	0;
	ld.shared.u32 	%r195, [%rd29];
	ld.shared.u32 	%r196, [%rd30];
	ld.shared.u32 	%r197, [%rd31];
	ld.shared.u32 	%r198, [%rd32];
	ld.shared.u32 	%r199, [%rd33];
	ld.shared.u32 	%r200, [%rd34];
	ld.shared.u32 	%r201, [%rd35];
	ld.shared.u32 	%r202, [%rd36];
	ld.shared.u32 	%r203, [%rd37];
	ld.shared.u32 	%r204, [%rd38];
	ld.shared.u32 	%r205, [%rd39];
	ld.shared.u32 	%r206, [%rd40];
	ld.shared.u32 	%r207, [%rd41];
	ld.shared.u32 	%r208, [%rd42];
	ld.shared.u32 	%r209, [%rd43];
	ld.shared.u32 	%r210, [%rd44];
	bar.sync 	0;
	mov.u32 	%r3465, 16;
	bra.uni 	$L__BB0_217;
$L__BB0_152:                            // %L22537
                                        //   in Loop: Header=BB0_217 Depth=2
	bar.sync 	0;
	add.s32 	%r3465, %r3465, -8;
	setp.ne.s32 	%p311, %r3465, -16;
	@%p311 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_153;
$L__BB0_217:                            // %L12366
                                        //   Parent Loop BB0_199 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p275, %r3465, 16;
	selp.b32 	%r1349, %r195, 0, %p275;
	setp.eq.s32 	%p276, %r3465, 8;
	selp.b32 	%r1350, %r199, %r1349, %p276;
	setp.eq.s32 	%p277, %r3465, 0;
	selp.b32 	%r1351, %r203, %r1350, %p277;
	setp.eq.s32 	%p278, %r3465, -8;
	selp.b32 	%r1352, %r207, %r1351, %p278;
	selp.b32 	%r1353, %r196, 0, %p275;
	selp.b32 	%r1354, %r200, %r1353, %p276;
	selp.b32 	%r1355, %r204, %r1354, %p277;
	selp.b32 	%r1356, %r208, %r1355, %p278;
	selp.b32 	%r1357, %r197, 0, %p275;
	selp.b32 	%r1358, %r201, %r1357, %p276;
	selp.b32 	%r1359, %r205, %r1358, %p277;
	selp.b32 	%r1360, %r209, %r1359, %p278;
	selp.b32 	%r1361, %r198, 0, %p275;
	selp.b32 	%r1362, %r202, %r1361, %p276;
	selp.b32 	%r1363, %r206, %r1362, %p277;
	selp.b32 	%r1364, %r210, %r1363, %p278;
	// begin inline asm
	mov.b32 %r962, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r973, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r961, %r1352, -2004318072;
	mov.u32 	%r1098, 983055;
	// begin inline asm
	lop3.b32 %r959, %r1098, %r961, %r962, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r963, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r964, %r962, %r963;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r967, %r959, %r964;
	// end inline asm
	mov.u32 	%r1109, 15728880;
	// begin inline asm
	lop3.b32 %r970, %r1109, %r961, %r973, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r974, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r975, %r973, %r974;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r978, %r970, %r975;
	// end inline asm
	// begin inline asm
	mov.b32 %r1008, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1019, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1007, %r1356, -2004318072;
	// begin inline asm
	lop3.b32 %r1005, %r1098, %r1007, %r1008, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1009, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1010, %r1008, %r1009;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1013, %r1005, %r1010;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1016, %r1109, %r1007, %r1019, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1020, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1021, %r1019, %r1020;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1024, %r1016, %r1021;
	// end inline asm
	// begin inline asm
	mov.b32 %r1054, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1065, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1053, %r1360, -2004318072;
	// begin inline asm
	lop3.b32 %r1051, %r1098, %r1053, %r1054, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1055, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1056, %r1054, %r1055;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1059, %r1051, %r1056;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1062, %r1109, %r1053, %r1065, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1066, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1067, %r1065, %r1066;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1070, %r1062, %r1067;
	// end inline asm
	// begin inline asm
	mov.b32 %r1100, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1111, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1099, %r1364, -2004318072;
	// begin inline asm
	lop3.b32 %r1097, %r1098, %r1099, %r1100, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1101, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1102, %r1100, %r1101;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1105, %r1097, %r1102;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1108, %r1109, %r1099, %r1111, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1112, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1113, %r1111, %r1112;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1116, %r1108, %r1113;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r967;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1141, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r978;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1144, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r1013;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1147, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r1024;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1150, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r1059;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1153, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r1070;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1156, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r1105;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1159, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r1116;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1162, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1220, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1165, %r1166}, {%r329, %r332}, {%r1141}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1172, %r1173}, {%r329, %r332}, {%r1144}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1179, %r1180}, {%r329, %r332}, {%r1147}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1186, %r1187}, {%r329, %r332}, {%r1150}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1193, %r1194}, {%r329, %r332}, {%r1153}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1200, %r1201}, {%r329, %r332}, {%r1156}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1207, %r1208}, {%r329, %r332}, {%r1159}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1214, %r1215}, {%r329, %r332}, {%r1162}, {%r1220, %r1220};
	// end inline asm
	@%p1 bra 	$L__BB0_219;
	bra.uni 	$L__BB0_218;
$L__BB0_219:                            // %pass5517
                                        //   in Loop: Header=BB0_217 Depth=2
	// begin inline asm
	neg.f16x2 %r1221, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1223, %r1221, %r1166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1226, %r367, %r1165, %r1223;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1230, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1232, %r1230, %r1173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1235, %r367, %r1172, %r1232;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1239, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1241, %r1239, %r1180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1244, %r367, %r1179, %r1241;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1248, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1250, %r1248, %r1187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1253, %r367, %r1186, %r1250;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1257, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1259, %r1257, %r1194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1262, %r367, %r1193, %r1259;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1266, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1268, %r1266, %r1201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1271, %r367, %r1200, %r1268;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1275, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1277, %r1275, %r1208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1280, %r367, %r1207, %r1277;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1284, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1286, %r1284, %r1215;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1289, %r367, %r1214, %r1286;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1293, %r370, %r1165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1296, %r367, %r1166, %r1293;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1300, %r370, %r1172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1303, %r367, %r1173, %r1300;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1307, %r370, %r1179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1310, %r367, %r1180, %r1307;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1314, %r370, %r1186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1317, %r367, %r1187, %r1314;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1321, %r370, %r1193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1324, %r367, %r1194, %r1321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1328, %r370, %r1200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1331, %r367, %r1201, %r1328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1335, %r370, %r1207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1338, %r367, %r1208, %r1335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1342, %r370, %r1214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1345, %r367, %r1215, %r1342;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1365, %r1366}, {%r414, %r417}, {%r1226, %r1296}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1374, %r1375}, {%r414, %r417}, {%r1235, %r1303}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1383, %r1384}, {%r414, %r417}, {%r1244, %r1310}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1392, %r1393}, {%r414, %r417}, {%r1253, %r1317}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1401, %r1402}, {%r414, %r417}, {%r1262, %r1324}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1410, %r1411}, {%r414, %r417}, {%r1271, %r1331}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1419, %r1420}, {%r414, %r417}, {%r1280, %r1338}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1428, %r1429}, {%r414, %r417}, {%r1289, %r1345}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1505, [%rd7];
	ld.shared.u32 	%r1512, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1522, %r1519}, {%r426, %r429}, {%r1505}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1531, %r1528}, {%r426, %r429}, {%r1512}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1515, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1517, %r1515, %r1519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1520, %r460, %r1522, %r1517;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1524, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1526, %r1524, %r1528;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1529, %r460, %r1531, %r1526;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1533, %r463, %r1522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1536, %r460, %r1519, %r1533;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1540, %r463, %r1531;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1543, %r460, %r1528, %r1540;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1566, %r1569}, {%r502, %r505}, {%r1520, %r1536}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1573, %r1577}, {%r502, %r505}, {%r1529, %r1543}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1565, %r1566, %r1566;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1568, %r1569, %r1569, %r1565;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1572, %r1573, %r1573, %r1568;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1576, %r1577, %r1577, %r1572;
	// end inline asm
	mov.u32 	%r1581, 693446997;
	// begin inline asm
	fma.rn.f16x2 %r3486, %r1581, %r1576, %r3475;
	// end inline asm
	add.s32 	%r3484, %r3473, 1;
	setp.ne.s32 	%p279, %r3484, 3;
	@%p279 bra 	$L__BB0_221;
// %bb.220:                             // %pass6075
                                        //   in Loop: Header=BB0_217 Depth=2
	shl.b32 	%r1585, %r3474, 20;
	or.b32  	%r1586, %r161, %r1585;
	cvt.u64.u32 	%rd210, %r1586;
	add.s64 	%rd211, %rd210, %rd9;
	shr.u64 	%rd212, %rd211, 34;
	add.s64 	%rd213, %rd211, %rd212;
	shr.s64 	%rd214, %rd213, 30;
	setp.lt.s64 	%p280, %rd211, 0;
	and.b64  	%rd215, %rd213, -1073741824;
	setp.ne.s64 	%p281, %rd215, %rd211;
	and.pred  	%p282, %p280, %p281;
	selp.u64 	%rd216, 1, 0, %p282;
	sub.s64 	%rd217, %rd216, %rd214;
	shl.b64 	%rd218, %rd217, 30;
	add.s64 	%rd219, %rd218, %rd211;
	shl.b64 	%rd220, %rd219, 2;
	add.s64 	%rd221, %rd4, %rd220;
	st.global.u32 	[%rd221], %r3486;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3484, 0;
	mov.u32 	%r3486, %r3484;
$L__BB0_221:                            // %pass6331
                                        //   in Loop: Header=BB0_217 Depth=2
	ld.shared.u32 	%r1591, [%rd45];
	ld.shared.u32 	%r1598, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1608, %r1605}, {%r426, %r429}, {%r1591}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1617, %r1614}, {%r426, %r429}, {%r1598}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1601, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1603, %r1601, %r1605;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1606, %r460, %r1608, %r1603;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1610, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1612, %r1610, %r1614;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1615, %r460, %r1617, %r1612;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1619, %r463, %r1608;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1622, %r460, %r1605, %r1619;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1626, %r463, %r1617;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1629, %r460, %r1614, %r1626;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1652, %r1655}, {%r502, %r505}, {%r1606, %r1622}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1659, %r1663}, {%r502, %r505}, {%r1615, %r1629}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1651, %r1652, %r1652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1654, %r1655, %r1655, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1658, %r1659, %r1659, %r1654;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1662, %r1663, %r1663, %r1658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3489, %r1581, %r1662, %r3486;
	// end inline asm
	add.s32 	%r3487, %r3484, 1;
	setp.ne.s32 	%p283, %r3487, 3;
	@%p283 bra 	$L__BB0_223;
// %bb.222:                             // %pass6585
                                        //   in Loop: Header=BB0_217 Depth=2
	shl.b32 	%r1671, %r3474, 20;
	or.b32  	%r1672, %r161, %r1671;
	cvt.u64.u32 	%rd222, %r1672;
	add.s64 	%rd223, %rd222, %rd9;
	shr.u64 	%rd224, %rd223, 34;
	add.s64 	%rd225, %rd223, %rd224;
	shr.s64 	%rd226, %rd225, 30;
	setp.lt.s64 	%p284, %rd223, 0;
	and.b64  	%rd227, %rd225, -1073741824;
	setp.ne.s64 	%p285, %rd227, %rd223;
	and.pred  	%p286, %p284, %p285;
	selp.u64 	%rd228, 1, 0, %p286;
	sub.s64 	%rd229, %rd228, %rd226;
	shl.b64 	%rd230, %rd229, 30;
	add.s64 	%rd231, %rd230, %rd223;
	shl.b64 	%rd232, %rd231, 2;
	add.s64 	%rd233, %rd4, %rd232;
	st.global.u32 	[%rd233], %r3489;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3487, 0;
	mov.u32 	%r3489, %r3487;
$L__BB0_223:                            // %pass6841
                                        //   in Loop: Header=BB0_217 Depth=2
	ld.shared.u32 	%r1677, [%rd47];
	ld.shared.u32 	%r1684, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1694, %r1691}, {%r426, %r429}, {%r1677}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1703, %r1700}, {%r426, %r429}, {%r1684}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1687, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1689, %r1687, %r1691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1692, %r460, %r1694, %r1689;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1696, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1698, %r1696, %r1700;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1701, %r460, %r1703, %r1698;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1705, %r463, %r1694;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1708, %r460, %r1691, %r1705;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1712, %r463, %r1703;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1715, %r460, %r1700, %r1712;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1738, %r1741}, {%r502, %r505}, {%r1692, %r1708}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1745, %r1749}, {%r502, %r505}, {%r1701, %r1715}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1737, %r1738, %r1738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1740, %r1741, %r1741, %r1737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1744, %r1745, %r1745, %r1740;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1748, %r1749, %r1749, %r1744;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3492, %r1581, %r1748, %r3489;
	// end inline asm
	add.s32 	%r3490, %r3487, 1;
	setp.ne.s32 	%p287, %r3490, 3;
	@%p287 bra 	$L__BB0_225;
// %bb.224:                             // %pass7095
                                        //   in Loop: Header=BB0_217 Depth=2
	shl.b32 	%r1757, %r3474, 20;
	or.b32  	%r1758, %r161, %r1757;
	cvt.u64.u32 	%rd234, %r1758;
	add.s64 	%rd235, %rd234, %rd9;
	shr.u64 	%rd236, %rd235, 34;
	add.s64 	%rd237, %rd235, %rd236;
	shr.s64 	%rd238, %rd237, 30;
	setp.lt.s64 	%p288, %rd235, 0;
	and.b64  	%rd239, %rd237, -1073741824;
	setp.ne.s64 	%p289, %rd239, %rd235;
	and.pred  	%p290, %p288, %p289;
	selp.u64 	%rd240, 1, 0, %p290;
	sub.s64 	%rd241, %rd240, %rd238;
	shl.b64 	%rd242, %rd241, 30;
	add.s64 	%rd243, %rd242, %rd235;
	shl.b64 	%rd244, %rd243, 2;
	add.s64 	%rd245, %rd4, %rd244;
	st.global.u32 	[%rd245], %r3492;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3490, 0;
	mov.u32 	%r3492, %r3490;
$L__BB0_225:                            // %pass7351
                                        //   in Loop: Header=BB0_217 Depth=2
	ld.shared.u32 	%r1763, [%rd49];
	ld.shared.u32 	%r1770, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1780, %r1777}, {%r426, %r429}, {%r1763}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1789, %r1786}, {%r426, %r429}, {%r1770}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1773, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1775, %r1773, %r1777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r460, %r1780, %r1775;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1782, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1784, %r1782, %r1786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1787, %r460, %r1789, %r1784;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1791, %r463, %r1780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1794, %r460, %r1777, %r1791;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1798, %r463, %r1789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1801, %r460, %r1786, %r1798;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1824, %r1827}, {%r502, %r505}, {%r1778, %r1794}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1831, %r1835}, {%r502, %r505}, {%r1787, %r1801}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1823, %r1824, %r1824;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1826, %r1827, %r1827, %r1823;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1830, %r1831, %r1831, %r1826;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1834, %r1835, %r1835, %r1830;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3495, %r1581, %r1834, %r3492;
	// end inline asm
	add.s32 	%r3493, %r3490, 1;
	setp.ne.s32 	%p291, %r3493, 3;
	@%p291 bra 	$L__BB0_227;
// %bb.226:                             // %pass7605
                                        //   in Loop: Header=BB0_217 Depth=2
	shl.b32 	%r1843, %r3474, 20;
	or.b32  	%r1844, %r161, %r1843;
	cvt.u64.u32 	%rd246, %r1844;
	add.s64 	%rd247, %rd246, %rd9;
	shr.u64 	%rd248, %rd247, 34;
	add.s64 	%rd249, %rd247, %rd248;
	shr.s64 	%rd250, %rd249, 30;
	setp.lt.s64 	%p292, %rd247, 0;
	and.b64  	%rd251, %rd249, -1073741824;
	setp.ne.s64 	%p293, %rd251, %rd247;
	and.pred  	%p294, %p292, %p293;
	selp.u64 	%rd252, 1, 0, %p294;
	sub.s64 	%rd253, %rd252, %rd250;
	shl.b64 	%rd254, %rd253, 30;
	add.s64 	%rd255, %rd254, %rd247;
	shl.b64 	%rd256, %rd255, 2;
	add.s64 	%rd257, %rd4, %rd256;
	st.global.u32 	[%rd257], %r3495;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3493, 0;
	mov.u32 	%r3495, %r3493;
$L__BB0_227:                            // %pass7861
                                        //   in Loop: Header=BB0_217 Depth=2
	ld.shared.u32 	%r1849, [%rd51];
	ld.shared.u32 	%r1856, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1866, %r1863}, {%r426, %r429}, {%r1849}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1875, %r1872}, {%r426, %r429}, {%r1856}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1859, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1861, %r1859, %r1863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1864, %r460, %r1866, %r1861;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1868, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1870, %r1868, %r1872;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1873, %r460, %r1875, %r1870;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1877, %r463, %r1866;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1880, %r460, %r1863, %r1877;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1884, %r463, %r1875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r460, %r1872, %r1884;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1910, %r1913}, {%r502, %r505}, {%r1864, %r1880}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1917, %r1921}, {%r502, %r505}, {%r1873, %r1887}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1909, %r1910, %r1910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1912, %r1913, %r1913, %r1909;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1916, %r1917, %r1917, %r1912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1920, %r1921, %r1921, %r1916;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3498, %r1581, %r1920, %r3495;
	// end inline asm
	add.s32 	%r3496, %r3493, 1;
	setp.ne.s32 	%p295, %r3496, 3;
	@%p295 bra 	$L__BB0_229;
// %bb.228:                             // %pass8115
                                        //   in Loop: Header=BB0_217 Depth=2
	shl.b32 	%r1929, %r3474, 20;
	or.b32  	%r1930, %r161, %r1929;
	cvt.u64.u32 	%rd258, %r1930;
	add.s64 	%rd259, %rd258, %rd9;
	shr.u64 	%rd260, %rd259, 34;
	add.s64 	%rd261, %rd259, %rd260;
	shr.s64 	%rd262, %rd261, 30;
	setp.lt.s64 	%p296, %rd259, 0;
	and.b64  	%rd263, %rd261, -1073741824;
	setp.ne.s64 	%p297, %rd263, %rd259;
	and.pred  	%p298, %p296, %p297;
	selp.u64 	%rd264, 1, 0, %p298;
	sub.s64 	%rd265, %rd264, %rd262;
	shl.b64 	%rd266, %rd265, 30;
	add.s64 	%rd267, %rd266, %rd259;
	shl.b64 	%rd268, %rd267, 2;
	add.s64 	%rd269, %rd4, %rd268;
	st.global.u32 	[%rd269], %r3498;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3496, 0;
	mov.u32 	%r3498, %r3496;
$L__BB0_229:                            // %pass8371
                                        //   in Loop: Header=BB0_217 Depth=2
	ld.shared.u32 	%r1935, [%rd53];
	ld.shared.u32 	%r1942, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1952, %r1949}, {%r426, %r429}, {%r1935}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1961, %r1958}, {%r426, %r429}, {%r1942}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1945, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1947, %r1945, %r1949;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1950, %r460, %r1952, %r1947;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1954, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1956, %r1954, %r1958;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1959, %r460, %r1961, %r1956;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1963, %r463, %r1952;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1966, %r460, %r1949, %r1963;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1970, %r463, %r1961;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1973, %r460, %r1958, %r1970;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1996, %r1999}, {%r502, %r505}, {%r1950, %r1966}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2003, %r2007}, {%r502, %r505}, {%r1959, %r1973}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1995, %r1996, %r1996;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1998, %r1999, %r1999, %r1995;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2002, %r2003, %r2003, %r1998;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2006, %r2007, %r2007, %r2002;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3501, %r1581, %r2006, %r3498;
	// end inline asm
	add.s32 	%r3499, %r3496, 1;
	setp.ne.s32 	%p299, %r3499, 3;
	@%p299 bra 	$L__BB0_231;
// %bb.230:                             // %pass8625
                                        //   in Loop: Header=BB0_217 Depth=2
	shl.b32 	%r2015, %r3474, 20;
	or.b32  	%r2016, %r161, %r2015;
	cvt.u64.u32 	%rd270, %r2016;
	add.s64 	%rd271, %rd270, %rd9;
	shr.u64 	%rd272, %rd271, 34;
	add.s64 	%rd273, %rd271, %rd272;
	shr.s64 	%rd274, %rd273, 30;
	setp.lt.s64 	%p300, %rd271, 0;
	and.b64  	%rd275, %rd273, -1073741824;
	setp.ne.s64 	%p301, %rd275, %rd271;
	and.pred  	%p302, %p300, %p301;
	selp.u64 	%rd276, 1, 0, %p302;
	sub.s64 	%rd277, %rd276, %rd274;
	shl.b64 	%rd278, %rd277, 30;
	add.s64 	%rd279, %rd278, %rd271;
	shl.b64 	%rd280, %rd279, 2;
	add.s64 	%rd281, %rd4, %rd280;
	st.global.u32 	[%rd281], %r3501;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3499, 0;
	mov.u32 	%r3501, %r3499;
$L__BB0_231:                            // %pass8881
                                        //   in Loop: Header=BB0_217 Depth=2
	ld.shared.u32 	%r2021, [%rd55];
	ld.shared.u32 	%r2028, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2038, %r2035}, {%r426, %r429}, {%r2021}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2047, %r2044}, {%r426, %r429}, {%r2028}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2031, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2033, %r2031, %r2035;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2036, %r460, %r2038, %r2033;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2040, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2042, %r2040, %r2044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2045, %r460, %r2047, %r2042;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2049, %r463, %r2038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2052, %r460, %r2035, %r2049;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2056, %r463, %r2047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2059, %r460, %r2044, %r2056;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2082, %r2085}, {%r502, %r505}, {%r2036, %r2052}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2089, %r2093}, {%r502, %r505}, {%r2045, %r2059}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2081, %r2082, %r2082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2084, %r2085, %r2085, %r2081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2088, %r2089, %r2089, %r2084;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2092, %r2093, %r2093, %r2088;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3504, %r1581, %r2092, %r3501;
	// end inline asm
	add.s32 	%r3502, %r3499, 1;
	setp.ne.s32 	%p303, %r3502, 3;
	@%p303 bra 	$L__BB0_233;
// %bb.232:                             // %pass9135
                                        //   in Loop: Header=BB0_217 Depth=2
	shl.b32 	%r2101, %r3474, 20;
	or.b32  	%r2102, %r161, %r2101;
	cvt.u64.u32 	%rd282, %r2102;
	add.s64 	%rd283, %rd282, %rd9;
	shr.u64 	%rd284, %rd283, 34;
	add.s64 	%rd285, %rd283, %rd284;
	shr.s64 	%rd286, %rd285, 30;
	setp.lt.s64 	%p304, %rd283, 0;
	and.b64  	%rd287, %rd285, -1073741824;
	setp.ne.s64 	%p305, %rd287, %rd283;
	and.pred  	%p306, %p304, %p305;
	selp.u64 	%rd288, 1, 0, %p306;
	sub.s64 	%rd289, %rd288, %rd286;
	shl.b64 	%rd290, %rd289, 30;
	add.s64 	%rd291, %rd290, %rd283;
	shl.b64 	%rd292, %rd291, 2;
	add.s64 	%rd293, %rd4, %rd292;
	st.global.u32 	[%rd293], %r3504;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3502, 0;
	mov.u32 	%r3504, %r3502;
$L__BB0_233:                            // %pass9391
                                        //   in Loop: Header=BB0_217 Depth=2
	ld.shared.u32 	%r2107, [%rd57];
	ld.shared.u32 	%r2114, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2124, %r2121}, {%r426, %r429}, {%r2107}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2133, %r2130}, {%r426, %r429}, {%r2114}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2117, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2119, %r2117, %r2121;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2122, %r460, %r2124, %r2119;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2126, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2128, %r2126, %r2130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2131, %r460, %r2133, %r2128;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2135, %r463, %r2124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2138, %r460, %r2121, %r2135;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2142, %r463, %r2133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2145, %r460, %r2130, %r2142;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2168, %r2171}, {%r502, %r505}, {%r2122, %r2138}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2175, %r2179}, {%r502, %r505}, {%r2131, %r2145}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2167, %r2168, %r2168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2170, %r2171, %r2171, %r2167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2174, %r2175, %r2175, %r2170;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2178, %r2179, %r2179, %r2174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3475, %r1581, %r2178, %r3504;
	// end inline asm
	add.s32 	%r3473, %r3502, 1;
	setp.ne.s32 	%p307, %r3473, 3;
	@%p307 bra 	$L__BB0_152;
// %bb.234:                             // %pass9645
                                        //   in Loop: Header=BB0_217 Depth=2
	shl.b32 	%r2187, %r3474, 20;
	or.b32  	%r2188, %r161, %r2187;
	cvt.u64.u32 	%rd294, %r2188;
	add.s64 	%rd295, %rd294, %rd9;
	shr.u64 	%rd296, %rd295, 34;
	add.s64 	%rd297, %rd295, %rd296;
	shr.s64 	%rd298, %rd297, 30;
	setp.lt.s64 	%p308, %rd295, 0;
	and.b64  	%rd299, %rd297, -1073741824;
	setp.ne.s64 	%p309, %rd299, %rd295;
	and.pred  	%p310, %p308, %p309;
	selp.u64 	%rd300, 1, 0, %p310;
	sub.s64 	%rd301, %rd300, %rd298;
	shl.b64 	%rd302, %rd301, 30;
	add.s64 	%rd303, %rd302, %rd295;
	shl.b64 	%rd304, %rd303, 2;
	add.s64 	%rd305, %rd4, %rd304;
	st.global.u32 	[%rd305], %r3475;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3473, 0;
	mov.u32 	%r3475, %r3473;
	bra.uni 	$L__BB0_152;
$L__BB0_153:                            // %L22558.preheader
                                        //   in Loop: Header=BB0_199 Depth=1
	mov.u32 	%r3472, 16;
	bra.uni 	$L__BB0_154;
$L__BB0_169:                            // %L32729
                                        //   in Loop: Header=BB0_154 Depth=2
	bar.sync 	0;
	add.s32 	%r3472, %r3472, -8;
	setp.ne.s32 	%p348, %r3472, -16;
	@%p348 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_170;
$L__BB0_154:                            // %L22558
                                        //   Parent Loop BB0_199 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p312, %r3472, 16;
	selp.b32 	%r2801, %r195, 0, %p312;
	setp.eq.s32 	%p313, %r3472, 8;
	selp.b32 	%r2802, %r199, %r2801, %p313;
	setp.eq.s32 	%p314, %r3472, 0;
	selp.b32 	%r2803, %r203, %r2802, %p314;
	setp.eq.s32 	%p315, %r3472, -8;
	selp.b32 	%r2804, %r207, %r2803, %p315;
	selp.b32 	%r2805, %r196, 0, %p312;
	selp.b32 	%r2806, %r200, %r2805, %p313;
	selp.b32 	%r2807, %r204, %r2806, %p314;
	selp.b32 	%r2808, %r208, %r2807, %p315;
	selp.b32 	%r2809, %r197, 0, %p312;
	selp.b32 	%r2810, %r201, %r2809, %p313;
	selp.b32 	%r2811, %r205, %r2810, %p314;
	selp.b32 	%r2812, %r209, %r2811, %p315;
	selp.b32 	%r2813, %r198, 0, %p312;
	selp.b32 	%r2814, %r202, %r2813, %p313;
	selp.b32 	%r2815, %r206, %r2814, %p314;
	selp.b32 	%r2816, %r210, %r2815, %p315;
	// begin inline asm
	mov.b32 %r2217, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2228, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2817, %r2804, 8;
	xor.b32  	%r2227, %r2817, 8947848;
	// begin inline asm
	lop3.b32 %r2214, %r1098, %r2227, %r2217, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2218, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2219, %r2217, %r2218;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2222, %r2214, %r2219;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2225, %r1109, %r2227, %r2228, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2229, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2230, %r2228, %r2229;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2233, %r2225, %r2230;
	// end inline asm
	// begin inline asm
	mov.b32 %r2263, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2274, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2818, %r2808, 8;
	xor.b32  	%r2273, %r2818, 8947848;
	// begin inline asm
	lop3.b32 %r2260, %r1098, %r2273, %r2263, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2264, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2265, %r2263, %r2264;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2268, %r2260, %r2265;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2271, %r1109, %r2273, %r2274, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2275, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2276, %r2274, %r2275;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2279, %r2271, %r2276;
	// end inline asm
	// begin inline asm
	mov.b32 %r2309, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2320, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2819, %r2812, 8;
	xor.b32  	%r2319, %r2819, 8947848;
	// begin inline asm
	lop3.b32 %r2306, %r1098, %r2319, %r2309, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2310, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2311, %r2309, %r2310;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2314, %r2306, %r2311;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2317, %r1109, %r2319, %r2320, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2321, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2322, %r2320, %r2321;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2325, %r2317, %r2322;
	// end inline asm
	// begin inline asm
	mov.b32 %r2355, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2366, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2820, %r2816, 8;
	xor.b32  	%r2365, %r2820, 8947848;
	// begin inline asm
	lop3.b32 %r2352, %r1098, %r2365, %r2355, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2356, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2357, %r2355, %r2356;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2360, %r2352, %r2357;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2363, %r1109, %r2365, %r2366, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2367, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2368, %r2366, %r2367;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2371, %r2363, %r2368;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2222;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2374, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2233;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2377, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2268;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2380, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2279;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2383, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2314;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2386, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2325;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2389, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2360;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2392, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2371;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2395, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2461, %r2458}, {%r329, %r332}, {%r2374}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2470, %r2467}, {%r329, %r332}, {%r2377}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2479, %r2476}, {%r329, %r332}, {%r2380}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2488, %r2485}, {%r329, %r332}, {%r2383}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2497, %r2494}, {%r329, %r332}, {%r2386}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2506, %r2503}, {%r329, %r332}, {%r2389}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2515, %r2512}, {%r329, %r332}, {%r2392}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2524, %r2521}, {%r329, %r332}, {%r2395}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2454, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2456, %r2454, %r2458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2459, %r367, %r2461, %r2456;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2463, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2465, %r2463, %r2467;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2468, %r367, %r2470, %r2465;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2472, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2474, %r2472, %r2476;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2477, %r367, %r2479, %r2474;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2481, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2483, %r2481, %r2485;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2486, %r367, %r2488, %r2483;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2490, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2492, %r2490, %r2494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2495, %r367, %r2497, %r2492;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2499, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2501, %r2499, %r2503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2504, %r367, %r2506, %r2501;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2508, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2510, %r2508, %r2512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2513, %r367, %r2515, %r2510;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2517, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2519, %r2517, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2522, %r367, %r2524, %r2519;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2526, %r370, %r2461;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2529, %r367, %r2458, %r2526;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2533, %r370, %r2470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2536, %r367, %r2467, %r2533;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2540, %r370, %r2479;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2543, %r367, %r2476, %r2540;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2547, %r370, %r2488;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2550, %r367, %r2485, %r2547;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2554, %r370, %r2497;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2557, %r367, %r2494, %r2554;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2561, %r370, %r2506;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2564, %r367, %r2503, %r2561;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2568, %r370, %r2515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2571, %r367, %r2512, %r2568;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2575, %r370, %r2524;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2578, %r367, %r2521, %r2575;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2582, %r2583}, {%r414, %r417}, {%r2459, %r2529}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2591, %r2592}, {%r414, %r417}, {%r2468, %r2536}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2600, %r2601}, {%r414, %r417}, {%r2477, %r2543}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2609, %r2610}, {%r414, %r417}, {%r2486, %r2550}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2618, %r2619}, {%r414, %r417}, {%r2495, %r2557}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2627, %r2628}, {%r414, %r417}, {%r2504, %r2564}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2636, %r2637}, {%r414, %r417}, {%r2513, %r2571}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2645, %r2646}, {%r414, %r417}, {%r2522, %r2578}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2722, [%rd7];
	ld.shared.u32 	%r2729, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2739, %r2736}, {%r426, %r429}, {%r2722}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2748, %r2745}, {%r426, %r429}, {%r2729}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2732, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2734, %r2732, %r2736;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2737, %r460, %r2739, %r2734;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2741, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2743, %r2741, %r2745;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2746, %r460, %r2748, %r2743;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2750, %r463, %r2739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2753, %r460, %r2736, %r2750;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2757, %r463, %r2748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2760, %r460, %r2745, %r2757;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2783, %r2786}, {%r502, %r505}, {%r2737, %r2753}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2790, %r2794}, {%r502, %r505}, {%r2746, %r2760}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2782, %r2783, %r2783;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2785, %r2786, %r2786, %r2782;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2789, %r2790, %r2790, %r2785;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2793, %r2794, %r2794, %r2789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3507, %r1581, %r2793, %r3475;
	// end inline asm
	add.s32 	%r3505, %r3473, 1;
	setp.eq.s32 	%p316, %r3505, 3;
	@%p316 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_156;
$L__BB0_155:                            // %pass10340
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2822, %r3474, 20;
	or.b32  	%r2823, %r161, %r2822;
	cvt.u64.u32 	%rd306, %r2823;
	add.s64 	%rd307, %rd306, %rd9;
	shr.u64 	%rd308, %rd307, 34;
	add.s64 	%rd309, %rd307, %rd308;
	shr.s64 	%rd310, %rd309, 30;
	setp.lt.s64 	%p317, %rd307, 0;
	and.b64  	%rd311, %rd309, -1073741824;
	setp.ne.s64 	%p318, %rd311, %rd307;
	and.pred  	%p319, %p317, %p318;
	selp.u64 	%rd312, 1, 0, %p319;
	sub.s64 	%rd313, %rd312, %rd310;
	shl.b64 	%rd314, %rd313, 30;
	add.s64 	%rd315, %rd314, %rd307;
	shl.b64 	%rd316, %rd315, 2;
	add.s64 	%rd317, %rd4, %rd316;
	st.global.u32 	[%rd317], %r3507;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3505, 0;
	mov.u32 	%r3507, %r3505;
$L__BB0_156:                            // %pass10596
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r2828, [%rd45];
	ld.shared.u32 	%r2835, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2845, %r2842}, {%r426, %r429}, {%r2828}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2854, %r2851}, {%r426, %r429}, {%r2835}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2838, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2840, %r2838, %r2842;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2843, %r460, %r2845, %r2840;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2847, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2849, %r2847, %r2851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2852, %r460, %r2854, %r2849;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2856, %r463, %r2845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2859, %r460, %r2842, %r2856;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2863, %r463, %r2854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2866, %r460, %r2851, %r2863;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2889, %r2892}, {%r502, %r505}, {%r2843, %r2859}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2896, %r2900}, {%r502, %r505}, {%r2852, %r2866}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2888, %r2889, %r2889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2891, %r2892, %r2892, %r2888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2895, %r2896, %r2896, %r2891;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2899, %r2900, %r2900, %r2895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3510, %r1581, %r2899, %r3507;
	// end inline asm
	add.s32 	%r3508, %r3505, 1;
	setp.ne.s32 	%p320, %r3508, 3;
	@%p320 bra 	$L__BB0_158;
// %bb.157:                             // %pass10850
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2908, %r3474, 20;
	or.b32  	%r2909, %r161, %r2908;
	cvt.u64.u32 	%rd318, %r2909;
	add.s64 	%rd319, %rd318, %rd9;
	shr.u64 	%rd320, %rd319, 34;
	add.s64 	%rd321, %rd319, %rd320;
	shr.s64 	%rd322, %rd321, 30;
	setp.lt.s64 	%p321, %rd319, 0;
	and.b64  	%rd323, %rd321, -1073741824;
	setp.ne.s64 	%p322, %rd323, %rd319;
	and.pred  	%p323, %p321, %p322;
	selp.u64 	%rd324, 1, 0, %p323;
	sub.s64 	%rd325, %rd324, %rd322;
	shl.b64 	%rd326, %rd325, 30;
	add.s64 	%rd327, %rd326, %rd319;
	shl.b64 	%rd328, %rd327, 2;
	add.s64 	%rd329, %rd4, %rd328;
	st.global.u32 	[%rd329], %r3510;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3508, 0;
	mov.u32 	%r3510, %r3508;
$L__BB0_158:                            // %pass11106
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r2914, [%rd47];
	ld.shared.u32 	%r2921, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2931, %r2928}, {%r426, %r429}, {%r2914}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2940, %r2937}, {%r426, %r429}, {%r2921}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2924, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2926, %r2924, %r2928;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2929, %r460, %r2931, %r2926;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2933, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2935, %r2933, %r2937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2938, %r460, %r2940, %r2935;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2942, %r463, %r2931;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2945, %r460, %r2928, %r2942;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2949, %r463, %r2940;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2952, %r460, %r2937, %r2949;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2975, %r2978}, {%r502, %r505}, {%r2929, %r2945}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2982, %r2986}, {%r502, %r505}, {%r2938, %r2952}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2974, %r2975, %r2975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2977, %r2978, %r2978, %r2974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2981, %r2982, %r2982, %r2977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2985, %r2986, %r2986, %r2981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3513, %r1581, %r2985, %r3510;
	// end inline asm
	add.s32 	%r3511, %r3508, 1;
	setp.ne.s32 	%p324, %r3511, 3;
	@%p324 bra 	$L__BB0_160;
// %bb.159:                             // %pass11360
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2994, %r3474, 20;
	or.b32  	%r2995, %r161, %r2994;
	cvt.u64.u32 	%rd330, %r2995;
	add.s64 	%rd331, %rd330, %rd9;
	shr.u64 	%rd332, %rd331, 34;
	add.s64 	%rd333, %rd331, %rd332;
	shr.s64 	%rd334, %rd333, 30;
	setp.lt.s64 	%p325, %rd331, 0;
	and.b64  	%rd335, %rd333, -1073741824;
	setp.ne.s64 	%p326, %rd335, %rd331;
	and.pred  	%p327, %p325, %p326;
	selp.u64 	%rd336, 1, 0, %p327;
	sub.s64 	%rd337, %rd336, %rd334;
	shl.b64 	%rd338, %rd337, 30;
	add.s64 	%rd339, %rd338, %rd331;
	shl.b64 	%rd340, %rd339, 2;
	add.s64 	%rd341, %rd4, %rd340;
	st.global.u32 	[%rd341], %r3513;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3511, 0;
	mov.u32 	%r3513, %r3511;
$L__BB0_160:                            // %pass11616
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3000, [%rd49];
	ld.shared.u32 	%r3007, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3017, %r3014}, {%r426, %r429}, {%r3000}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3026, %r3023}, {%r426, %r429}, {%r3007}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3010, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3012, %r3010, %r3014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3015, %r460, %r3017, %r3012;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3019, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3021, %r3019, %r3023;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3024, %r460, %r3026, %r3021;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3028, %r463, %r3017;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3031, %r460, %r3014, %r3028;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3035, %r463, %r3026;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3038, %r460, %r3023, %r3035;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3061, %r3064}, {%r502, %r505}, {%r3015, %r3031}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3068, %r3072}, {%r502, %r505}, {%r3024, %r3038}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3060, %r3061, %r3061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3063, %r3064, %r3064, %r3060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3067, %r3068, %r3068, %r3063;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3071, %r3072, %r3072, %r3067;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3516, %r1581, %r3071, %r3513;
	// end inline asm
	add.s32 	%r3514, %r3511, 1;
	setp.ne.s32 	%p328, %r3514, 3;
	@%p328 bra 	$L__BB0_162;
// %bb.161:                             // %pass11870
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3080, %r3474, 20;
	or.b32  	%r3081, %r161, %r3080;
	cvt.u64.u32 	%rd342, %r3081;
	add.s64 	%rd343, %rd342, %rd9;
	shr.u64 	%rd344, %rd343, 34;
	add.s64 	%rd345, %rd343, %rd344;
	shr.s64 	%rd346, %rd345, 30;
	setp.lt.s64 	%p329, %rd343, 0;
	and.b64  	%rd347, %rd345, -1073741824;
	setp.ne.s64 	%p330, %rd347, %rd343;
	and.pred  	%p331, %p329, %p330;
	selp.u64 	%rd348, 1, 0, %p331;
	sub.s64 	%rd349, %rd348, %rd346;
	shl.b64 	%rd350, %rd349, 30;
	add.s64 	%rd351, %rd350, %rd343;
	shl.b64 	%rd352, %rd351, 2;
	add.s64 	%rd353, %rd4, %rd352;
	st.global.u32 	[%rd353], %r3516;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3514, 0;
	mov.u32 	%r3516, %r3514;
$L__BB0_162:                            // %pass12126
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3086, [%rd51];
	ld.shared.u32 	%r3093, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3103, %r3100}, {%r426, %r429}, {%r3086}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3112, %r3109}, {%r426, %r429}, {%r3093}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3096, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3098, %r3096, %r3100;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3101, %r460, %r3103, %r3098;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3105, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3107, %r3105, %r3109;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3110, %r460, %r3112, %r3107;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3114, %r463, %r3103;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3117, %r460, %r3100, %r3114;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3121, %r463, %r3112;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3124, %r460, %r3109, %r3121;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3147, %r3150}, {%r502, %r505}, {%r3101, %r3117}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3154, %r3158}, {%r502, %r505}, {%r3110, %r3124}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3146, %r3147, %r3147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3149, %r3150, %r3150, %r3146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3153, %r3154, %r3154, %r3149;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3157, %r3158, %r3158, %r3153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3519, %r1581, %r3157, %r3516;
	// end inline asm
	add.s32 	%r3517, %r3514, 1;
	setp.ne.s32 	%p332, %r3517, 3;
	@%p332 bra 	$L__BB0_164;
// %bb.163:                             // %pass12380
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3166, %r3474, 20;
	or.b32  	%r3167, %r161, %r3166;
	cvt.u64.u32 	%rd354, %r3167;
	add.s64 	%rd355, %rd354, %rd9;
	shr.u64 	%rd356, %rd355, 34;
	add.s64 	%rd357, %rd355, %rd356;
	shr.s64 	%rd358, %rd357, 30;
	setp.lt.s64 	%p333, %rd355, 0;
	and.b64  	%rd359, %rd357, -1073741824;
	setp.ne.s64 	%p334, %rd359, %rd355;
	and.pred  	%p335, %p333, %p334;
	selp.u64 	%rd360, 1, 0, %p335;
	sub.s64 	%rd361, %rd360, %rd358;
	shl.b64 	%rd362, %rd361, 30;
	add.s64 	%rd363, %rd362, %rd355;
	shl.b64 	%rd364, %rd363, 2;
	add.s64 	%rd365, %rd4, %rd364;
	st.global.u32 	[%rd365], %r3519;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3517, 0;
	mov.u32 	%r3519, %r3517;
$L__BB0_164:                            // %pass12636
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3172, [%rd53];
	ld.shared.u32 	%r3179, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3189, %r3186}, {%r426, %r429}, {%r3172}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3198, %r3195}, {%r426, %r429}, {%r3179}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3182, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3184, %r3182, %r3186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3187, %r460, %r3189, %r3184;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3191, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3193, %r3191, %r3195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3196, %r460, %r3198, %r3193;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3200, %r463, %r3189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3203, %r460, %r3186, %r3200;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3207, %r463, %r3198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3210, %r460, %r3195, %r3207;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3233, %r3236}, {%r502, %r505}, {%r3187, %r3203}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3240, %r3244}, {%r502, %r505}, {%r3196, %r3210}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3232, %r3233, %r3233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3235, %r3236, %r3236, %r3232;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3239, %r3240, %r3240, %r3235;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3243, %r3244, %r3244, %r3239;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3522, %r1581, %r3243, %r3519;
	// end inline asm
	add.s32 	%r3520, %r3517, 1;
	setp.ne.s32 	%p336, %r3520, 3;
	@%p336 bra 	$L__BB0_166;
// %bb.165:                             // %pass12890
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3252, %r3474, 20;
	or.b32  	%r3253, %r161, %r3252;
	cvt.u64.u32 	%rd366, %r3253;
	add.s64 	%rd367, %rd366, %rd9;
	shr.u64 	%rd368, %rd367, 34;
	add.s64 	%rd369, %rd367, %rd368;
	shr.s64 	%rd370, %rd369, 30;
	setp.lt.s64 	%p337, %rd367, 0;
	and.b64  	%rd371, %rd369, -1073741824;
	setp.ne.s64 	%p338, %rd371, %rd367;
	and.pred  	%p339, %p337, %p338;
	selp.u64 	%rd372, 1, 0, %p339;
	sub.s64 	%rd373, %rd372, %rd370;
	shl.b64 	%rd374, %rd373, 30;
	add.s64 	%rd375, %rd374, %rd367;
	shl.b64 	%rd376, %rd375, 2;
	add.s64 	%rd377, %rd4, %rd376;
	st.global.u32 	[%rd377], %r3522;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3520, 0;
	mov.u32 	%r3522, %r3520;
$L__BB0_166:                            // %pass13146
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3258, [%rd55];
	ld.shared.u32 	%r3265, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3275, %r3272}, {%r426, %r429}, {%r3258}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3284, %r3281}, {%r426, %r429}, {%r3265}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3268, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3270, %r3268, %r3272;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3273, %r460, %r3275, %r3270;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3277, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3279, %r3277, %r3281;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3282, %r460, %r3284, %r3279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3286, %r463, %r3275;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3289, %r460, %r3272, %r3286;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3293, %r463, %r3284;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3296, %r460, %r3281, %r3293;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3319, %r3322}, {%r502, %r505}, {%r3273, %r3289}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3326, %r3330}, {%r502, %r505}, {%r3282, %r3296}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3318, %r3319, %r3319;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3321, %r3322, %r3322, %r3318;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3325, %r3326, %r3326, %r3321;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3329, %r3330, %r3330, %r3325;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3525, %r1581, %r3329, %r3522;
	// end inline asm
	add.s32 	%r3523, %r3520, 1;
	setp.ne.s32 	%p340, %r3523, 3;
	@%p340 bra 	$L__BB0_168;
// %bb.167:                             // %pass13400
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3338, %r3474, 20;
	or.b32  	%r3339, %r161, %r3338;
	cvt.u64.u32 	%rd378, %r3339;
	add.s64 	%rd379, %rd378, %rd9;
	shr.u64 	%rd380, %rd379, 34;
	add.s64 	%rd381, %rd379, %rd380;
	shr.s64 	%rd382, %rd381, 30;
	setp.lt.s64 	%p341, %rd379, 0;
	and.b64  	%rd383, %rd381, -1073741824;
	setp.ne.s64 	%p342, %rd383, %rd379;
	and.pred  	%p343, %p341, %p342;
	selp.u64 	%rd384, 1, 0, %p343;
	sub.s64 	%rd385, %rd384, %rd382;
	shl.b64 	%rd386, %rd385, 30;
	add.s64 	%rd387, %rd386, %rd379;
	shl.b64 	%rd388, %rd387, 2;
	add.s64 	%rd389, %rd4, %rd388;
	st.global.u32 	[%rd389], %r3525;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3523, 0;
	mov.u32 	%r3525, %r3523;
$L__BB0_168:                            // %pass13656
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3344, [%rd57];
	ld.shared.u32 	%r3351, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3361, %r3358}, {%r426, %r429}, {%r3344}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3370, %r3367}, {%r426, %r429}, {%r3351}, {%r1220, %r1220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3354, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3356, %r3354, %r3358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3359, %r460, %r3361, %r3356;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3363, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3365, %r3363, %r3367;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3368, %r460, %r3370, %r3365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3372, %r463, %r3361;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3375, %r460, %r3358, %r3372;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3379, %r463, %r3370;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3382, %r460, %r3367, %r3379;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3405, %r3408}, {%r502, %r505}, {%r3359, %r3375}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3412, %r3416}, {%r502, %r505}, {%r3368, %r3382}, {%r1220, %r1220}, %r162, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3404, %r3405, %r3405;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3407, %r3408, %r3408, %r3404;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3411, %r3412, %r3412, %r3407;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3415, %r3416, %r3416, %r3411;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3475, %r1581, %r3415, %r3525;
	// end inline asm
	add.s32 	%r3473, %r3523, 1;
	setp.ne.s32 	%p344, %r3473, 3;
	@%p344 bra 	$L__BB0_169;
// %bb.235:                             // %pass13910
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3424, %r3474, 20;
	or.b32  	%r3425, %r161, %r3424;
	cvt.u64.u32 	%rd390, %r3425;
	add.s64 	%rd391, %rd390, %rd9;
	shr.u64 	%rd392, %rd391, 34;
	add.s64 	%rd393, %rd391, %rd392;
	shr.s64 	%rd394, %rd393, 30;
	setp.lt.s64 	%p345, %rd391, 0;
	and.b64  	%rd395, %rd393, -1073741824;
	setp.ne.s64 	%p346, %rd395, %rd391;
	and.pred  	%p347, %p345, %p346;
	selp.u64 	%rd396, 1, 0, %p347;
	sub.s64 	%rd397, %rd396, %rd394;
	shl.b64 	%rd398, %rd397, 30;
	add.s64 	%rd399, %rd398, %rd391;
	shl.b64 	%rd400, %rd399, 2;
	add.s64 	%rd401, %rd4, %rd400;
	st.global.u32 	[%rd401], %r3475;
	add.s32 	%r3474, %r3474, 1;
	mov.u32 	%r3473, %r1220;
	mov.u32 	%r3475, %r1220;
	bra.uni 	$L__BB0_169;
$L__BB0_171:                            // %L32760
	mov.u32 	%r3426, 0;
	st.global.u32 	[%rd6], %r3426;
	ret;
$L__BB0_218:                            // %post_box_union
	mov.u64 	%rd208, exception2651;
	cvta.global.u64 	%rd209, %rd208;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd209;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6896
	mov.u32 	%r3442, 5;
	st.global.u32 	[%rd6], %r3442;
	mov.u64 	%rd432, exception2603;
	cvta.global.u64 	%rd433, %rd432;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd433;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7056
	mov.u32 	%r3441, 5;
	st.global.u32 	[%rd6], %r3441;
	mov.u64 	%rd430, exception2603;
	cvta.global.u64 	%rd431, %rd430;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd431;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7216
	mov.u32 	%r3440, 5;
	st.global.u32 	[%rd6], %r3440;
	mov.u64 	%rd428, exception2603;
	cvta.global.u64 	%rd429, %rd428;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd429;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7376
	mov.u32 	%r3439, 5;
	st.global.u32 	[%rd6], %r3439;
	mov.u64 	%rd426, exception2603;
	cvta.global.u64 	%rd427, %rd426;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd427;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7536
	mov.u32 	%r3438, 5;
	st.global.u32 	[%rd6], %r3438;
	mov.u64 	%rd424, exception2603;
	cvta.global.u64 	%rd425, %rd424;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd425;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7696
	mov.u32 	%r3437, 5;
	st.global.u32 	[%rd6], %r3437;
	mov.u64 	%rd422, exception2603;
	cvta.global.u64 	%rd423, %rd422;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd423;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7856
	mov.u32 	%r3436, 5;
	st.global.u32 	[%rd6], %r3436;
	mov.u64 	%rd420, exception2603;
	cvta.global.u64 	%rd421, %rd420;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd421;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L8016
	mov.u32 	%r3435, 5;
	st.global.u32 	[%rd6], %r3435;
	mov.u64 	%rd418, exception2603;
	cvta.global.u64 	%rd419, %rd418;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd419;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8176
	mov.u32 	%r3434, 5;
	st.global.u32 	[%rd6], %r3434;
	mov.u64 	%rd416, exception2603;
	cvta.global.u64 	%rd417, %rd416;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd417;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8336
	mov.u32 	%r3433, 5;
	st.global.u32 	[%rd6], %r3433;
	mov.u64 	%rd414, exception2603;
	cvta.global.u64 	%rd415, %rd414;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd415;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8496
	mov.u32 	%r3432, 5;
	st.global.u32 	[%rd6], %r3432;
	mov.u64 	%rd412, exception2603;
	cvta.global.u64 	%rd413, %rd412;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd413;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8656
	mov.u32 	%r3431, 5;
	st.global.u32 	[%rd6], %r3431;
	mov.u64 	%rd410, exception2603;
	cvta.global.u64 	%rd411, %rd410;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd411;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8816
	mov.u32 	%r3430, 5;
	st.global.u32 	[%rd6], %r3430;
	mov.u64 	%rd408, exception2603;
	cvta.global.u64 	%rd409, %rd408;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd409;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8976
	mov.u32 	%r3429, 5;
	st.global.u32 	[%rd6], %r3429;
	mov.u64 	%rd406, exception2603;
	cvta.global.u64 	%rd407, %rd406;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd407;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9136
	mov.u32 	%r3428, 5;
	st.global.u32 	[%rd6], %r3428;
	mov.u64 	%rd404, exception2603;
	cvta.global.u64 	%rd405, %rd404;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd405;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9296
	mov.u32 	%r3427, 5;
	st.global.u32 	[%rd6], %r3427;
	mov.u64 	%rd402, exception2603;
	cvta.global.u64 	%rd403, %rd402;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd403;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3444, 2;
	st.global.u32 	[%rd6], %r3444;
	mov.u64 	%rd436, exception2603;
	cvta.global.u64 	%rd437, %rd436;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd437;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r3443, 3;
	st.global.u32 	[%rd6], %r3443;
	mov.u64 	%rd434, exception2603;
	cvta.global.u64 	%rd435, %rd434;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd435;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd65, exception1;
	cvta.global.u64 	%rd66, %rd65;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd66;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1159
	add.u64 	%rd64, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r1, %r4};
	st.local.v2.u32 	[%rd5+8], {%r2, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd70, __unnamed_1;
	cvta.global.u64 	%rd71, %rd70;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd71;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd64;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r515, [retval0+0];
	} // callseq 47
	mov.u32 	%r517, 4;
	st.global.u32 	[%rd6], %r517;
	mov.u64 	%rd73, exception2603;
	cvta.global.u64 	%rd74, %rd73;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
