[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of IMX662-AAQR-C production of SONY CORP. from the text: \n \n1 \nCopyright 2018 Sony Semiconductor Solutions Corporation  \nCopyright 2021 Sony Semiconductor Solutions Corporation  Diagonal 6. 45 mm (Type 1/ 2.8) CMOS Solid -state Image Sensor with Square Pixel for  \nColor Cameras  \n IMX662-AAQ R-C \n \n Description  \nThe IMX662-AAQR-C is a diagonal 6.45 mm (Type 1/ 2.8) CMOS active pixel type solid-state image sensor with a \nsquare pixel array and 2.40 M effective pixels. This chip operates with analog 3.3 V, digital 1. 1 V, and interface 1.8 V  \ntriple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved \nthrough the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.  \n(Application: Security  cameras ) \n \nFeatures  \n◆ CMOS active pixel type dots  \n◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit  \n◆ Input frequency:  24 MHz / 27 MHz  / 37.125 MHz / 72 MHz / 74.25 MHz \n◆ Number of recommended recording pixels:  1920 (H) × 1080 (V) approx. 2.07M pixel \n◆ Readout mode  \nAll-pixel scan mode  \nHorizontal  / Vertical 2/2 -line binning mode  \nWindow cropping mode  \nHorizontal / Vertical direction  - Normal / Inverted readout mode  \n◆ Readout rate  \nMaximum frame rate in  \nAll-pixel scan mode: 12 bit: 60 frame/s, 10 bit: 90 frame/s  \n◆ High dynamic range (HDR) function  \nDigital overlap H DR \nClear  HDR \n◆ Synchronizing sens ors function  \n◆ Variable-speed shutter function (resolution 1H unit)  \n◆ 10-bit / 12- bit A/D converter  \n◆ Conversion gain switching (HCG Mode / LCG Mode)  \n◆ CDS  / PGA function  \n0 dB to 30 dB : Analog Gain 30 dB (step pitch 0.3 dB)  \n30.3 dB to 72 dB : Analog Gain 30 dB + Digital Gain 0.3 dB to 42 dB (step pitch 0.3 dB)  \n◆ Supports I/O  \nCSI-2 serial data output ( 2 Lane /  4 Lane) RAW10 / RAW12 output  \n \n \n Sony Semiconductor Solutions Corporation  reserves the right to change products and specifications without prior notice.  \nThis information does not convey any license by any implication or otherwise under any patents or other right.  \nApplication circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions  \nCorporation  cannot assume responsibility  for any problems arising out of the us e of these circuits.  \nE21Y10\nIMX662-AAQR-C \n \n \n2 \n  Device Structure  \n◆ CMOS image sensor  \n◆ Image size  \nDiagonal 6.45 mm (Type 1/ 2.8) approx. 2.40 M pixels , All pixels \n◆ Total number of pixels  \n2014 (H) × 1196  (V)  a pprox.  2.40 M pixels  \n◆ Number of effective pixels  \n1965 (H) × 1113 (V)  approx. 2.18 M pixels  \n◆ Number of active pixels  \n1937 (H) × 1097 (V)  approx.  2.12 M pixels  \n◆ Number of recommended recording pixels  \n1920 (H) × 1080 (V)  approx. 2.07 M pixels  \n◆ Unit cell size  \n2.9 μm (H) × 2.9 μm (V) \n◆ Optical black  \nHorizontal (H) direction: Front 0 pixels, rear 0 pixels  \nVertical (V) direction : Front 20 pixels, rear 0 pixels  \n◆ Dummy  \nHorizontal (H) direction: Front 0 pixels, rear 0 pixels  \nVertical (V) direction : Front 0 pixels, rear 0 pixels  \n◆ Substrate material  \nSilicon  \n  \nIMX662-AAQR-C \n \n \n3 \n  Absolute Maximum Ratings  \nItem Symbol  Min. Max.  Unit Remarks  \nSupply voltage (analog: 3.3  V) AVDD -0.3  4.0 V  \nSupply voltage (interface : 1.8 V) OV DD -0.3  3.3 V  \nSupply voltage (digital : 1.1 V) DVDD -0.3  2.0 V  \nInput voltage  VI -0.3  OV DD + 0.3  V Not exceed 3.3 V  \nOutput voltage  VO -0.3  OV DD + 0.3  V Not exceed 3.3 V  \nOperating temperature  Topr -30  85 ˚C  \nStorage temperature  Tstg -40  85 ˚C  \n \nApplication Conditions  \nItem Symbol  Min. Typ. Max.  Unit \nSupply voltage (analog: 3.3 V) AVDD 3.20 3.30 3.40 V \nSupply voltage (interface : 1.8 V) OV DD 1.70 1.80 1.90 V \nSupply voltage (digital : 1.1 V) DVDD 1.00 1.10 1.20 V \nPerformance guarantee temperature  Tspec  -10  ─ 60 ˚C \n  \nIMX662-AAQR-C \n \n \n4 \n  USE RESTRICTION NOTICE  \n \n   This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the  \nimage sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions  \nCorporation  ("SSS") may,  at any time, modify this Notice which will be available to you in the latest  \nspecifications book for the  Products. You should abide by the latest version of this Notice. If a SSS  \nsubsidiary or distri butor has its  own use restriction notice on the Products, such a use restriction notice will \nadditionally apply between  you and the subsidiary or distributor. You should consult a sales representative of  \nthe subsidiary or  distributor of SSS on such a use restriction notice when you consider using the Products.  \n \n Use Restrictions  \n\uf06c The Products are intended for incorporation into such general electronic equipment as office products,  \ncommunication products, measurement products, and home electronics products i n accordance with  \nthe terms and conditions set forth in this specifications book and otherwise notified by SSS from time  \nto time.  \n\uf06c You should not use the Products for critical applications which may pose a life - or injury -threatening  \nrisk or are highly likely to cause significant property damage in the event of failure of the Products. You  \nshould consult your sales representative beforehand when you consider using the Products for such  \ncritical applications. In addition, you should not use  the Products in weapon or military equipment.  \n\uf06c SSS disclaims and does not assume any liability and damages arising out of misuse, improper use,  \nmodification, use of the Products for the above -mentioned critical applications, weapon and military  \nequipment, or any deviation from the requirements set forth in this specifications book.  \n \n Design for Safety  \n\uf06c SSS is making continuous efforts to further improve the quality and reliability of the Products; however,  \nfailure  of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care  \nto ensure the safe design of your products such as component redundancy, anti -conflagration features,  \nand features to prevent mis -operation in order to avoid  accidents resulting in injury or death, fire or  \nother social damage as a result of such failure.  \n \n Export Control  \n\uf06c If the Products are controlled items under the export control laws or regulations of various countries,  \napproval may be required for the expo rt of the Products under the said laws or regulations.  \nYou should be responsible for compliance with the said laws or regulations.  \n \n No License Implied  \n\uf06c The technical information shown in this specifications book is for your reference purposes only. The  \navailability of this specifications book shall not be construed as giving any indication that SSS and its  \nlicensors will license any intellectual property rights in such information by any implication or otherwise.  \nSSS will not assume responsibility for an y problems in connection with your use of such information or  \nfor any infringement of third -party rights due to the same. It is therefore your sole legal and financial  \nresponsibility to resolve any such problems and infringement.  \n \n Governing Law  \n\uf06c This Notic e shall be governed by and construed in accordance with the laws of Japan, without reference  \nto principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating  \nto this Notice shall be submitted to the exclusive j urisdiction of the Tokyo District Court in Japan as the  \ncourt of first instance.  \n \n Other Applicable Terms and Conditions  \n\uf06c The terms and conditions in the SSS additional specifications, which will be made available to you when  \nyou order the Products, shall a lso be applicable to your use of the Products as well as to this  \nspecifications book. You should review those terms and conditions when you consider purchasing  \nand/or using the Products.  \n \n \nGeneral -0.0.9 \nIMX662-AAQR-C \n \n \n5 \n  Contents  \nDescription  ............................................................................................................................................................................. 1  \nFeatures  ................................................................................................................................................................................. 1  \nDevice Structure  ..................................................................................................................................................................... 2  \nAbsolute Maximum Ratings  .................................................................................................................................................... 3  \nApplication Conditions  ............................................................................................................................................................ 3  \nUSE RESTRICTION NOTICE  ................................................................................................................................................ 4  \nOptical Center  ........................................................................................................................................................................ 7  \nPixel Arrangement  .................................................................................................................................................................. 8  \nBlock Diagram and Pin Configuration  ..................................................................................................................................... 9  \nPin Description  ...................................................................................................................................................................... 11 \nElectrical Characteristics  ...................................................................................................................................................... 14 \nDC Characteristics  ............................................................................................................................................................ 14 \nCurrent Consumption  ........................................................................................................................................................ 15 \nAC Characteristics  ............................................................................................................................................................ 16 \nMaster Clock Waveform (INCK)  .................................................................................................................................... 16 \nSystem Clear (XCLR)  .................................................................................................................................................... 17 \nXVS / XHS Input Characteristics in Slave Mode (XMASTER pin = High)  ...................................................................... 18 \nXVS / XHS Output Characteristics in Master Mode (XMASTER pin = Low)  .................................................................. 18 \nSerial Communication  ................................................................................................................................................... 19 \nI/O Equivalent Circuit Diagram  ............................................................................................................................................. 21 \nSpectral Sensitivity Characteristics  ...................................................................................................................................... 22 \nImage Sensor Characteristics  .............................................................................................................................................. 23 \nImage Sensor Characteristics Measurement Method ........................................................................................................... 24 \nMeasurement Conditions  .................................................................................................................................................. 24 \nColor Coding of Physical Pixel Array  ................................................................................................................................ 24 \nDefinition of standard imaging conditions  ......................................................................................................................... 24 \nMeasurement Method  ....................................................................................................................................................... 25 \nSetting Registers Using Serial Communication  .................................................................................................................... 26 \nDescription of Setting Registers (I2C) ............................................................................................................................... 26 \nRegister Communication Timing (I2C) ............................................................................................................................... 27 \nCommunication Protocol  ................................................................................................................................................... 28 \nRegister Write and Read (I2C) .......................................................................................................................................... 29 \nSingle Read from Random Location  ............................................................................................................................. 29 \nSingle Read from Current Location  ............................................................................................................................... 29 \nSequential Read Starting from Random Location  ......................................................................................................... 30 \nSequential Read Starting from Current Location  ........................................................................................................... 30 \nSingle Write to Random Location  .................................................................................................................................. 31 \nSequential Write Starting from Random Location  ......................................................................................................... 31 \nRegister Map  ........................................................................................................................................................................ 32 \nReadout Drive mode  ............................................................................................................................................................ 33 \nImage Data Output Format (CSI -2 output)  ........................................................................................................................  33 \nFrame Format  ............................................................................................................................................................... 33 \nFrame Structure  ............................................................................................................................................................ 33 \nEmbedded Data Line  .................................................................................................................................................... 34 \nImage Data out put format .............................................................................................................................................. 36 \nAll-pixel mode  ................................................................................................................................................................ 37 \nHorizontal/Vertical 2/2- line binning mode ...................................................................................................................... 37 \nDescription of Various Function ............................................................................................................................................ 38 \nOther Function  .................................................................................................................................................................. 38 \nPower -on and Power -off Sequence  ...................................................................................................................................... 39 \nPower -on sequence  .......................................................................................................................................................... 39 \nSlew Rate Limitation of Power -on Sequence  .................................................................................................................... 40 \nPower -off sequence  .......................................................................................................................................................... 41 \nSensor Setting Flow  .......................................................................................................................................................... 42 \nSetting Flow in Sensor Slave Mode .............................................................................................................................. 42 \nSetting Flow in Sensor Master Mode ............................................................................................................................ 43 \nPeripheral Circuit  .................................................................................................................................................................. 44 \nSpot Pixel Specifications  ...................................................................................................................................................... 45 \nIMX662-AAQR-C \n \n \n6 \n  Zone Def inition .................................................................................................................................................................. 45 \nNotice on White Pixels Specifications  .................................................................................................................................. 46 \nMeasurement Method for Spot Pixels  .................................................................................................................................. 47 \nSpot Pixel Pattern Specification ........................................................................................................................................... 48 \nMarking  ................................................................................................................................................................................ 49 \nNotes On Handling  ............................................................................................................................................................... 50 \nPackage Outline  ................................................................................................................................................................... 52 \nList of Trademark Logos and Definition Statements  ............................................................................................................. 53 \n  \nIMX662-AAQR-C \n \n \n7 \n  Optical Center  \nSensor\nscanning Vdirection (normal)Sensor\nscanning Hdirection (normal)Package\noutline Vdirection4.415 ± 0.075 mm6.058 ± 0.075 mmTop View\nPackage center\nOptical center\nA1-Pin P1-Pin\nA11-Pin P11-PinPackage\noutline HdirectionPackage reference (H, V)\n12.0 ± 0.1 mm9.3 ± 0.1 mm\n \n \nOptical Center  \n  \nIMX662-AAQR-C \n \n \n8 \n  Pixel Arrangement  \n \nA11 pinTop View\nReference pin\nOB side ignored area8\n1010Vertical scan direction (Normal )\nHorizontal scan direction (Normal )Vertical (V) direction effective OBTot al number of pixels : 2014 (H) × 1196 (V) =  2.40 M\nNumber of effective pixels :1965 (H) × 1113 (V) =  2.18 M\nNumber of active pixels :1937 (H) × 1097 (V) =  2.12 M\nNumber of recommended recording pixels :\n1920 (H) × 1080 (V) =  2.07 M\n8\nEffective margin for color processing\n8 19208 Effective margin for color processing\nEffective margin for color processingRecording Pixel area\nG\n4 Effective pixel ignored area0 0\nIgnored area of effective pixel sideEffective margin for color processingIgnored area of effective pixel side\nGB\nR1080\nRGGBA1 pin P1 pin\nP11 pinGGB\nR\nGGB\nRGGB\nR GGB\nR GGB\nR GGB\nR\n \n \n* Reference pin number is consecutive numbering of package pin array.  \n See the Pin Configuration for the number of each pin.  \n   The last Effective line and column are not read-out.  \n \nPixel Arrangem ent \n  \nIMX662-AAQR-C \n \n \n9 \n  Block Diagram and Pin Configuration  \n \nSensor\nDrive CircuitPLL\nBiasSensor Control Unit\nCDS /Column Circuit2/4 lane CSI -2 Output\n12/10 Bit digital Output\n \n \nBlock Diagram  \n  \nIMX662-AAQR-C \n \n \n10 \n   \n NCA B C D E F G H J K L M N\n1\n23456789\n1011NC NC NC NC NC\nNC NC\nNC NC\nNC NC\nNC\nNC NC\nN.C.N.C.\nN.C.N.C.\nVDDLCN XMASTER (GND ) XVS SLAMODE 0VSSLSCVDDHPX\nVDDHCPVSSHPX\nVSSHCP\nAnalog Power Supply (3.3V)\nDigital Power Supply (1.8V)\nDigital Power Supply (1.1V)Analog GND\nDigital GND\nClockData output (CSI-2)(GND ) (GND ) (GND ) (GND ) (GND ) (GND ) (GND )\n(GND ) (GND ) (GND ) (GND ) (GND ) (GND ) (GND )\n(GND )\nVSSLSC(GND )\nDMO 3P(GND )\nDMO 3N\nVSSLSC\nVSSLSCDMO 2P\nDMO 4PDMO 2N\nDMO 4NDMO 1N\nDCK NVSSLSC VSSLSC\n(GND )\n(GND )\nXHSVSSLSCVSSLSC\nVSSLSCVSSLSCVSSLSCVSSLSCDMO 1P\nDCK P\nVSSLCN XCLR SDA TOUT 1 SCL VSSLSC VSSLCN TVMONVSSLSC VSSLSC VSSLSC\n(GND ) VSSLSC\nVRLFRVDDHCM\nVDDHPX\nVDDHDAVSSHPX\nVRLST\nVSSHPX\nVSSHDA(GND )\n(GND )\n(GND )\n(GND )\n(GND )(GND )\n(GND )\n(GND )\nVSSLSC\n(GND )\n(GND )(GND )\n(GND )(GND )VDDMIF\nVSSLSC\nVSSLPL 2 INCK\nVDDLCN(GND )\n(GND ) (GND )NC\nNC\nNC\nNCVDDLSC\n(GND )\n(GND )\n(GND )\nVDDLSC\n(GND )NC\nNC(GND )\nVDDLSC\nVDDLIFVDDLIF\nVDDLSC\n(GND )\nTOUT 0(GND )\n(GND )\nSLAMODE 1P\nVRHT VSSHPX\nTENABLEVSSLPL 1NC NC\nNC NCNC\nNCNC\nNCNC\nNCNC\nNCNC\nNCNC\nNCNC\nNC\nNC NC\n \n \n*The N.C. pin with (GND)  can be connected to GND.  \n \nPin Configuration  \n  \nIMX662-AAQR-C \n \n \n11 \n  Pin Description  \nNo. Pin No  I/O Analog \n/ Digital  Symbol  Description  \n1 A1 － － N.C. GND connectable  \n2 A3 O A VRHT  Capacitor connection     \n3 A4 Power  A VDDHCM 3.3 V power supply  \n4 A5 O A VRLFR Capacitor connection  \n5 A6 Power  A VDDHPX  3.3 V power supply  \n6 A7 Power  A VDDHCP  3.3 V power supply  \n7 A8 Power  A VDDHPX  3.3 V power supply  \n8 A9 Power  A VDDHDA  3.3 V power supply  \n9 A11 － － N.C. GND connectable  \n10 B3 GND  A VSSHPX 3.3 V GND  \n11 B4 GND  A VSSHPX 3.3 V GND  \n12 B5 O A VRLST Capacitor connection  \n13 B6 GND  A VSSHPX 3.3 V GND  \n14 B7 GND  A VSSHCP 3.3 V GND  \n15 B8 GND  A VSSHPX 3.3 V GND  \n16 B9 G ND A VSSHDA  3 .3 V GND  \n17 C1 － － N.C. GND connectable  \n18 C2 － － N.C. GND connectable  \n19 C3 G ND D VSSLSC 1 .1 V GND  \n20 C4 － － N.C. GND connectable  \n21 C5 － － N.C. GND connectable  \n22 C6 － － N.C. GND connectable  \n23 C7 － － N.C. GND connectable  \n24 C8 － － N.C. GND connectable  \n25 C9 － － N.C. GND connectable  \n26 C 10 O A TVMON1  TEST output pin, OPEN  \n27 C 11 － － N.C. GND connectable  \n28 D1 － － N.C. GND connectable  \n29 D2 － － N.C. GND connectable  \n30 D3 G ND D VSSLSC 1 .1 V GND  \n31 D4 G ND D VSSLSC 1 .1 V GND  \n32 D5 － － N.C. GND connectable  \n33 D6 － － N.C. GND connectable  \n34 D7 － － N.C. GND connectable  \n35 D8 G ND D VSSLSC 1 .1 V GND  \n36 D9 － － N.C. GND connectable  \n37 D 10 G ND D VSSLCN 1 .1 V GND  \n38 D 11 Power  D VDDLCN 1.1 V power supply  \n39 E1 － － N.C. GND connectable  \n40 E2 － － N.C. GND connectable  \n41 E3 G ND D VSSLSC 1 .1 V GND  \n42 E4 Power  D VDDLSC 1.1 V power supply  \n43 E5 － － N.C. GND connectable  \n44 E6 － － N.C. GND connectable  \n45 E7 － － N.C. GND connectable  \n46 E8 Power  D VDDLSC 1.1 V power supply  \nIMX662-AAQR-C \n \n \n12 \n  No. Pin No  I/O Analog \n/ Digital  Symbol  Description  \n47 E9 － － N.C. GND connectable  \n48 E10  G ND D VSSLSC 1 .1 V GND  \n49 E11  I D TENABLE TEST enable, OPEN  \n50 F1 － － N.C. GND connectable  \n51 F2 － － N.C. GND connectable  \n52 F 10 I/O D TOUT1  TEST output pin, OPEN  \n53 F 11 I D XMASTER Master / Slave selection  \nSlave Mode: High  \nMaster Mode: Low  \n54 G1 － － N.C. GND connectable  \n55 G2 － － N.C. GND connectable  \n56 G10 I/O D SCL Serial clock input  \n57 G11 － － N.C. GND connectable  \n58 H1 － － N.C. GND connectable  \n59 H2 － － N.C. GND connectable  \n60 H10 I/O D SDA Serial data communication  \n61 H11 I/O D XVS Vertical sync signal  \n62 J1 － － N.C. GND connectable  \n63 J2 － － N.C. GND connectable  \n64 J10 I D SLAMODE1  Reference pin, Select slave address  \n65 J11 I/O D TOUT0  TEST output pin, OPEN  \n66 K1 － － N.C. GND connectable  \n67 K2 － － N.C. GND connectable  \n68 K3 GND D VSSLSC  1.1 V GND  \n69 K4 － － N.C. GND connectable  \n70 K5 Power  D VDDLSC  1.1 V power supply  \n71 K6 Power  D VDDLIF  1.1 V power supply  \n72 K7 Power  D VDDLIF  1.1 V power supply  \n73 K8 Power  D VDDLSC  1.1 V power supply  \n74 K9 － － N.C. GND connectable  \n75 K10 I D XCLR  System clear  \n76 K11 I D SLAMODE0  Reference pin, Select slave address  \n77 L1 － － N.C. GND connectable  \n78 L2 － － N.C. GND connectable  \n79 L3  GND D VSSLSC  1.1 V GND  \n80 L4 － － N.C. GND connectable  \n81 L5 GND D VSSLSC  1.1 V GND  \n82 L6 GND D VSSLSC  1.1 V GND  \n83 L7 GND D VSSLSC  1.1 V GND  \n84 L8 GND D VSSLSC  1.1 V GND  \n85 L9 － － N.C. GND connectable  \n86 L10 I/O D XHS Horizontal sync signal  \n87 L11 GND D VSSLSC  1.1 V GND  \n88 M1 Power  D VDDMIF  1.8 V power supply  \n89 M2 GND D VSSLSC  1.1 V GND  \n90 M3 GND A VSSLPL1  1.1 V GND  \n91 M4 － － N.C. GND connectable  \n92 M5 GND D VSSLSC  1.1 V GND  \n93 M6 GND D VSSLSC  1.1 V GND  \nIMX662-AAQR-C \n \n \n13 \n  No. Pin No  I/O Analog \n/ Digital  Symbol  Description  \n94 M7 G ND D VSSLSC 1 .1 V GND  \n95 M8 G ND D  VSSLSC 1 .1 V GND  \n96 M9 G ND D VSSLSC 1 .1 V GND  \n97 M 10 G ND D VSSLCN 1 .1 V GND  \n98 M 11 Power  D VDDLCN 1.1 V power supply  \n99 N3 G ND A VSSLPL2 1 .1 V GND  \n100 N4 － － N.C. GND connectable  \n101 N5 O D DMO3P  CSI-2 output  \n102 N6 O D DMO1P  CSI-2 output  \n103 N7 O D DCKP  CSI-2 clock output  \n104 N8 O D DMO2P  CSI-2 output  \n105 N9 O D DMO4P  CSI-2 output  \n106 P1 － － N.C. GND connectable  \n107 P3 I D INCK  Master clock input  \n108 P4 － － N.C. GND connectable  \n109 P5 O D DMO3N  CSI-2 output  \n110 P6 O D DMO1N  CSI-2 output  \n111 P7 O D DCKN  CSI-2 clock output  \n112 P8 O D DMO2N  CSI-2 output  \n113 P9 O D DMO4N  CSI-2 output  \n114 P11 － － N.C. GND connectable  \n \n  \nIMX662-AAQR-C \n \n \n14 \n  Electrical Characteristics \nDC Characteristics  \nItem Pins Symbol  Condition  Min. Typ. Max.  Unit \nSupply \nvoltage  Analog  VDDHx  AVDD  3.20 3.30 3.40 V \nInterface  VDDMx  OV DD  1.70 1.80 1.90 V \nDigital VDDL x DVDD  1.00 1.10 1.20 V \nDigital input voltage  XHS \nXVS \nXCLR INCK  \nXMASTER SLAMODE0 SLAMODE1 \nSDA \nSCL VIH \nXVS / XHS \nSlave Mode  0.8 × OV\nDD ― ― V \nVIL — ― 0.2 × OV DD V \nDigital output voltage  XHS \nXVS \nTOUT0  \nTOUT 1 VOH  \nXVS / XHS \nMaster Mode  OV DD – 0.2 ― ― V \nVOL ― ― 0.2 V \n \n  \nIMX662-AAQR-C \n \n \n15 \n  Current Consumption   \nItem Symbol  Typ.  Max.  Unit \nOperating current  \nMIPI CSI -2 / 4 Lane,  \n2376 Mbps 12bit 60 frame/s  \nAll-pixel mode  IAVDD 44 60 mA \nIOVDD 2 4 mA \nIDVDD 117 150 mA \nStandby current  IAVDD_STB － 0.9 mA \nIOVDD_STB － 0.2 mA \nIDVDD_STB － 10 mA \n \nOperating current :  (Typ. ) Supply voltage  3.3 V / 1.8 V / 1.1 V , Tj = 25 ˚C , standard luminous intensity.  \n(Max. ) Supply voltage  3.4 V / 1.9 V / 1.2 V , Tj = 60 ˚C , worst state of internal circuit \noperating current  consumption,  \nStandby :  (Max. ) Supply voltage  3.4 V / 1.9 V / 1. 2 V, Tj = 60 ˚C , INCK : 0 V, light -obstructed state.   \n \n. \n \n  \nIMX662-AAQR-C \n \n \n16 \n  AC Charact eristics  \nMaster Clock Waveform  (INCK)  \nINCK0.8 × OV DD\n0.2 × OV DD0.5 × OV DD1/fINCK\ntP\nDuty Ratio = t WP / tP × 100tWPtWHINCK\ntWLINCKTr_inck Tf_inck\n \n \nINCK 37 .125MHz, 72MHz, 74.25MHz  \n \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nINCK clock frequency  f INCK f INCK × 0.96  f INCK f INCK × 1.02  MHz \nfINCK = 37.125 MHz , 72MHz, \n74.25 MHz  INCK Low level pulse width  t WLINCK  4 ― ― ns \nINCK High  level pulse width t WHINCK  4 ― ― ns \nINCK clock duty  ― 45 50 55 % Define with 0.5 × OV DD \nINCK Rise time  Tr_inck ― ― 5 ns 20 % to 80 %  \nINCK Fall time  Tf_inck ― ― 5 ns 80 % to 20 %  \n \n*  The INCK fluctuation affects the frame rate.  \n \nINCK  24, 27MHz  \n \nItem Symbol  Min. Typ. Max. Unit Remarks  \nINCK clock frequency  f INCK 24 ― 27 MHz \nfINCK = 24, 27MHz  INCK Low level pulse width  t WLINCK  5 ― ― ns \nINCK High  level pulse width t WHINCK  5 ― ― ns \nINCK clock duty  ― 45 50 55 % Define with 0.5 × OV DD \nINCK Rise time  Tr_inck  ― ― 5 ns 20 % to 80 %  \nINCK Fall time  Tf_inck  ― ― 5 ns 80 % to 20 %  \n \n*  The INCK fluctuation affects the frame rate.  \n \n  \nIMX662-AAQR-C \n \n \n17 \n  System Clear  (XCLR ) \n \nXCLR0.8 × OV DD\n0.2 × OV DDtWLXCLR\nTf_xclr Tr_xclr \n \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nXCLR Low  level pulse width  t WLXCLR  100   ― ― ns  \nXCLR Rise time  Tr_xclr ― ― 5 ns 20 % to 80 % \nXCLR Fall time  Tf_xclr ― ― 5 ns 80 % to 20 % \n \n  \nIMX662-AAQR-C \n \n \n18 \n  XVS / XHS Input Characteristics  in Slave Mode ( XMASTER  pin = High ) \n0.8 × OV DD\n0.2 × OV DDXVS\nXHStWLXHS\ntHFDLY tVRDLYtWHXHS\n0.8 × OV DD\n0.2 × OV DDTf_xvs Tr_xvs\nTf_xhs Tr_xhs\n \n \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nXHS Low  level pulse width  tWLXHS  4 / f INCK ― ― ns  \nXHS High level pulse width t WHXHS  4 / f INCK ― ― ns  \nXVS - XHS fall width  tHFDLY  0 ― ― ns  \nXHS - XVS rise width  tVRDLY  1 / f INCK ― ― ns  \nXVS Rise time  Tr_xvs  ― ― 5 ns 20 % to 80 % \nXVS Fall time  Tf_xvs ― ― 5 ns 80 % to 20 %  \nXHS Rise time  Tr_xhs  ― ― 5 ns 20 % to 80 %  \nXHS Fall time  Tf_xhs  ― ― 5 ns 80 % to 20 %  \n \n \nXVS / XHS Output Characteristics in  Master Mode ( XMASTER  pin = Low) \n* XVS and XHS cannot be used for the sync signal to pixels.  \nBe sure to detect sync code to detect the start of effective pixels in 1 line.  \nFor the output waveforms in master mode, see the item of “Slave Mode and Master Mode”  \n \n  \nIMX662-AAQR-C \n \n \n19 \n  Serial Communication  \nI2C \n \nRepeated\nStart condition\nSDA\nSCLVIH/VOH\nVIL/VOL\nVILVIHtBUF\ntr tLOWtHD;DAT\ntSU;DAT\ntHD;STAtf\ntrtHIGHtHD;STAtSU;STA\ntSU;STOStart \nconditionStop condition\ntof\n \n \nI2C Specification  \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nLow level input voltage  V IL – 0.3 — 0.3 × OV DD V  \nHigh level input voltage  V IH 0.7 × OV DD — 1.9 V  \nLow level output voltage  V OL 0 — 0.2 × OV DD V OVDD  < 2 V, Sink 3  mA \nHigh level out put voltage  V OH 0.8 × OV DD — — V  \nInput current  Ii – 10 — 10 μA 0.1 × OV DD – 0.9 × OV DD \nInput Capacitance for  \nSCL / SDA  Ci — — 10 pF  \n \n \nI2C AC Characteristics  (Standard- mode, Fast -mode)  \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nSCL clock frequency  fSCL 0 — 400 kHz  \nHold time (Start Condition)  tHD;STA  0.6 — ― μs  \nLow period of the SCL clock  tLOW 1.3 — ― μs  \nHigh period of the SCL clock  tHIGH 0.6 — ― μs  \nSet-up time (Repeated Start Condition)  tSU;STA  0.6 — ― μs  \nData hold time  tHD;DAT  0 — 0.9 μs  \nData set -up time  tSU;DAT  100 — ― ns  \nRise time of both SDA and SCL signals  tr ― — 300 ns  \nFall time of both SDA and SCL signals  t f ― — 300 ns  \nSet-up time (Stop Condition)  tSU;STO  0.6 — ― μs  \nBus free time between a STOP and \nSTART Condition  tBUF 1.3 — ― μs  \nOutput fall time  tof — — 250 ns Load 10 pF to 400 pF,  \n0.7 × OV DD to 0.3 × OV DD \n \n  \nIMX662-AAQR-C \n \n \n20 \n  I2C AC Characteristics (Fast -mode  Plus) \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nSCL clock frequency  fSCL 0 — 1000  kHz INCK ≥ 16 MHz \nHold time (Start Condition)  tHD;STA  0.26 — ― μs  \nLow period of the SCL  clock  tLOW 0.5 — ― μs  \nHigh period of the SCL clock  tHIGH 0.26 — ― μs  \nSet-up time  (Repeated Start Condition)  tSU;STA  0.26 — ― μs  \nData hold time  tHD;DAT  0 — 0.9 μs  \nData set-up time  tSU;DAT  50 — ― ns  \nRise time of both SDA  and SCL signals  tr ― — 120 ns  \nFall time of both SDA  and SCL signals  t f ― — 120 ns  \nSet-up time  (Stop Condition)  tSU;STO  0.26 — ― μs  \nBus free time between a STOP and \nSTART Condition  tBUF 0.5 — ― μs  \nOutput fall time  tof — — 120 ns Load 10 p F to 400 pF ,  \n0.7 × OV DD to 0.3 × OV DD \n \n  \nIMX662-AAQR-C \n \n \n21 \n   \nI/O Equivalent Circuit Diagram  \nTENABLE\nXCLR\nINCKDigital\ninputXVS\nXHS\nTVMONDigital\nI/OSymbol Equivalent circuit Symbol:\u3000External pin\nEquivalent circuit\nSDA\nSCLVRHT\nVRLFR\nVRLSTVDDMIO\nVSSLSCVDDMIO\nVSSLSC\nVSSHPXAnalog\nI/ODigital\ninput\nVDDHPX\nVSSHPXAnalog\nI/OVSSLSCDigital\ninputXMASTER\nVSSLSCDigital\ninputVDDMIO\nDMOxP\nDMOxN\nDCKP\nDCKNVDDLIF\nDMOxP\nDCK P\nVSSLI FVDDLIFVSSLI FVDDLIF\nVSSLIFDMOxN\nDCK NSLAMODE 0\nSLAMODE 1VDDMIO\nVSSLSCDigital\ninput\nTOUT 0\nTOUT 1Digital\nI/O\nVSSLSCVDDMIOVSSLSC\nVSSLSC\n \n  \nIMX662-AAQR-C \n \n \n22 \n  Spectral Sensitivity Characteristics  \n(Characteristics  in the wafer  status ) \n \n \n  0.00.10.20.30.40.50.60.70.80.91.0\n400 450 500 550 600 650 700 750 800 850 900 9501000Relative response [a.u.]\nWave Length [nm]Red Green Blue\nIMX662-AAQR-C \n \n \n23 \n  Image Sensor Characteristics \n (AV DD = 3.3 V, OV DD = 1.8 V, DV DD = 1.1 V, Tj = 60 ˚C, All -pixel mode, 12 bit 30 frame/s, Gain: 0 dB)  \nItem Symbol  Min. Typ. Max.  Unit Measurement  \nmethod  Remarks  \nG sensitivity  S 15621  \n(4766)  18383  \n(5612)  ― Digit/lx/s \n(mV/lx/s)  \n1 F5.6 \n12 bit converted value \nHCG mode  \n2690  \n(818)  3166  \n(966)  ― Digit/lx/s \n(mV/lx/s)  F5.6 \n12 bit converted value  \nLCG mode  \nSensitivity  \nratio R / G  RG 0.52 ― 0.67 ― \n2 ― \nB / G  BG 0.28 ― 0.43 ― \nSaturation signal  Vsat 3895  \n(1188)  ― ― Digit \n(mV) \n3 12 bit converted value \nLCG mode \n1204  \n(368)  ― ― Digit \n(mV) 12 bit converted value HCG mode \nVideo signal shading  SH ― ― 25 % 4 ― \nVertical line  VL ― ― 90 μV 5 12 bit converted value  \nLCG mode \nDark signal  Vdt ― ― 0.43 \n(0.13)  Digit \n(mV) 6 1/30 s storage  \n12 bit converted value  \nLCG mode  \nDark signal shading  ΔVdt  ― ― 0.43 \n(0.13)  Digit \n(mV) 7 1/30 s storage  \n12 bit converted value  \nLCG mode  \nConversion efficiency \nratio Rcg 5.6 5.8 6.0 ― 8 HCG mode /  \nLCG mode \n Note)  1. Converted value into mV using 1D igit = 0.3053 mV for 12 -bit output and 1Digit = 1.221  mV for 10- bit output.  \n2. The video signal shading is the measured value in the wafer status (including color filter) and does not  \ninclude characteristics of the seal glass.  \n3. The characteristics above apply to effective pixel area.  \n \n \nIMX662-AAQR-C \n \n \n24 \n  Image Sensor Characteristics Measurement Method  \nMeasurement Conditions  \n1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and \nclock voltage conditions.  \n2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) \nlevel is used as the reference for the signal output .  \n \nColor Coding of Physical Pixel Array  \nThe primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb \nrepresent the G signal on the same line as the R and B signals, respectively. The R signal and Gr  signal lines and the \nGb signal and B signal lines are output successively.  \n \nRB Gb\nGr RB Gb\nGr\nRB Gb\nGr RB Gb\nGr\n \n \nColor Coding Diagram  \n \nDefinition of standard imaging conditions  \n◆ Standard imaging condition I: \nUsing a purple excitation LED light source with a color temperature of 2850 K, an IR cut filter CM700 (t = 1.0 mm) is placed between the LED light source and the  sensor receiving surface to irradiate substantially parallel light.  \n \n◆ Standard imaging condition II: \nImage a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM700 (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value \nindicated in each testing item by the lens diaphragm.  \n \n◆ Standard imaging condition III: \nImage a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a \ntesting standard lens with CM700 (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.  \n \n  \nIMX662-AAQR-C \n \n \n25 \n  Measurement Method  \n1. Sensitivity  \nSet the measurement c ondition to the standard imaging condition I, and calculate using the illuminance (Ev) of \nthe sensor receiving surface, the signal values (VGr, VGb, VR, VB) at the center of the screen, and the \nintegration time (T).  \n \nVG = (VGr + VGb) / 2  \nS = VG / (Ev × T) [Digit / (lx ･s)] \n \n2. Sensitivity ratio  \nBy using the R and B signal outputs (VR, VB) obtained from the sensitivity measurement, substitute the values into the following formulas.  \n RG = VR / VG  \nBG = VB / VG  \n \n3. Saturation signa l \nSet the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 \ntimes the intensity with the average value of the Gr and Gb signal outputs, 419  mV, measure the minimum values \nof the Gr, Gb, R and B signal outputs.  \n \n4. Video signal shading \nSet the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is  419 mV. Then measure the \nmaximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.  \n SH = (Gmax – Gmin) / 419 × 100 [%]  \n \n5. Vertical Line  \nWith the device junction temperature of 60 ˚C and the device in the light -obstructed state, calculates each  \naverage output of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent column on the same color (VL [ μV]). \n \n6. Dark signal  \nWith the device junction temperature of 60 ˚C and the device in the light -obstructed state, divide the output \ndifference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).  \n \n7. Dark signal shading  \nAfter the measurement item 6 , measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) \nof the dark signal output, and substitute the values into the following formula.  \n ΔVdt = Vdmax – Vdmin [mV]  \n \n8. Conversion efficiency ratio  \nSet the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr  \nAnd Gb and Gb signal outputs to 500  mV at the LCG mode, measure the average values of Gr and Gb signa l \noutput  and calculate the ratio between HCG mode and LC G mode.  \n  \n \n \nIMX662-AAQR-C \n \n \n26 \n  Setting Registers Using Serial Communication  \nThis sensor can write and read the setting values of the various registers shown in the Register Map by I2C \ncommunication. See the Register Map for the addresses and setting values to be set.  \n \nDescript ion of Setting Registers  (I2C) \nThe serial data input order is MSB -first transfer. The table below shows the various data types and descriptions.  \nUsing SLAMODE0 and SLAMODE1 pins, SLAVE address can be changed.  \n \nMasterSDA\nSensorSCL\n \n \nPin connection of serial communication  \n \nSLAVE Address  \nSLAMODE1 \npin SLAMODE0 \npin MSB   LSB \nLow Low 0 0 1 1 0 1 0 R / W  \nLow High 0 0 1 0 0 0 0 R / W  \nHigh Low 0 1 1 0 1 1 0 R / W  \nHigh High 0 1 1 0 1 1 1 R / W  \n* R/W is data direction bit  \n \nR / W  \nR / W bit  Data direction  \n0 Write (Master to Sensor) \n1 Read (S ensor to  Master)  \n \nI2C pin description  \nSymbol  Pin No.  Remarks  \nSCL G10 I2C serial clock input  \nSDA H10 I2C serial data communication  \n \n  \nIMX662-AAQR-C \n \n \n27 \n  Register Communication Timing  (I2C) \nIn I2C communication system, communication can be performed excluding the prohibited 2 H period as described in  \nthe below figure.  \nFor the registers marked "V" in the item of Reflection timing, when the communication is performed in the \ncommunication period shown in the figure below , they are reflected by “F rame reflection register reflection timing ”. \nFor the registers marked “I ” in the item of Reflection timing, the settings  are reflected when the communication is \nperformed. \nUsing REG HOLD function is recommended for register setting using I2C communication. For REGHOLD function,  \nsee “Register Transmission Setting” in “Description of Functions”.  \nCommunication prohibited period\nBlank lineXVS\nXHS\nData line\nData line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank lineFrame reflection register \nreflection timing\nRecommended serial communication period\nData line\nData line\nData line\nData lineBlank line2XHS period4XHS period\nBlank line\nBlank line\nData line\nData line\nData line\n \n  \nIMX662-AAQR-C \n \n \n28 \n  Communication Protocol  \nI2C serial communication supports a 16-bit register address and 8 -bit data message type.   \n \n \nCommunication Protocol  \n \nData is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A―\n \n(Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock ( SCL) cycle. SDA can change only  \nwhile SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing  \nfrom High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase  \nand Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start  \ncondition.  \n \n \nStart Condition  \n \n \nStop Condition  \n \n \nRepeated Start Condition  \n \nAfter transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and \nrelease (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.   \n \n \nAcknowledge and Negative Acknowledge  \n  From Master to Slave\nFrom Slave to MasterS : Start Condition\nSr : Repeated Start ConditionP : Stop ConditionA : AcknowledgeA : Negative Acknowledge\nDirection depend on operationR/W=\n0: Write (Master → Sensor)\n1: Read (Sensor → Master)SSlave \nAddress\n[7:1]R\n/\nWRegister \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ADATA\n[7:0]A\n/\nAP\nS\nThe data changes while the clock is lowA7 A6 A5 A4 A3 A2 A1 R/W ACKMSB LSB\nSDA\nSCLStart condition\nD5 D4 D3 D2 D1 D0 R/WACK/\nNACKP\nStop conditionBus free state\nSDA\nSCL\nSDA\nSCLA7 A6 A5 A4 A3ACK/\nNACKMSB\nSr\nThe stop condition is not generated.Start condition\nSDA\nSCL\nSDA\nSCLA2 A1 R/W ACK\nA2 A1 R/W NACK\nIMX662-AAQR-C \n \n \n29 \n  Register Write and Read (I2C) \nThis sensor corresponds to four reed modes and the two write modes.  \n \nSingle Read from Random Location \nThe sensor has an index function that indicates which address it is focusing on. In reading the data at an optional \nsingle address, the Master must set the index value to the address to be read. For this purpose,  it performs \ndummy  write operation up to the register address. The upper level of the figure below shows the sensor internal \nindex  value,  and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value \nto M by  designating the sensor slave address with a write request, then designating the address (M). Then, the \nMaster  generates the start condition. The Start Condition is generated without generating the Stop Condition, so it \nbecomes  the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the \nsensor  outputs an Acknowledge immediately followed by the index address data on SDA. After the Master \nreceives the data, it  generates a Negative Acknowledge and the Stop Condition to end the communication  \n \n \n \nSingle Read from Random Location  \n \nSingle Read from Current Location  \nAfter the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the \nsubsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address \nto be read, sending the slave address with a read request allows the data to be read immediately after \nAcknowledge.  After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to \nend the communication, but the index value is incremented, so the data at the next address can be read by \nsending the slave address with a read request.  \n \n \n \nSingle Read from Current Location  \n  Previous index value\nSSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ASrSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex MIndex\nM+1\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : AcknowledgeA : Negative Acknowledge\nSr : Repeated Start Condition\nPrevious index value, K\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex\nK+2\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex\nK+1\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : AcknowledgeA : Negative Acknowledge\nIMX662-AAQR-C \n \n \n30 \n  Sequential Read Starting from Random Location  \nIn reading data sequentially, which is starting from an optional address, the Master must set the index value to the  \nstart of the addresses to be read. For this purpose, dummy write operation includes the register address setting.  \nThe Master sets the sensor index value to M by designating the sensor slave address with a read request, then \ndesignating the address (M). Then, the Master generates the Repeated Start Condition.  \nNext, when the Master  sends the slave address with a read request, the sensor outputs an Acknowledge followed \nimmediately by the index  address data on SDA. When the Master outputs an Acknowledge after it receives the \ndata, the index value inside the sensor is incremented and the data at the next address is output on SDA. This \nallows the Master to read data  sequentially. After reading the necessary data, the Master generates a Negative \nAcknowledge and the Stop Condition to end the communication.  \n \n \n \nSequential Read Starting from Random Location  \n \nSequential Read Starting from Current Location  \nWhen the index value is known to indicate the address to be read, sending the slave address with a read request  \nallows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it  \nreceives the data, the index value inside the sensor is incremented and the data at the next address is output on \nSDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.  \n \n \n \nSequential Read Starting from Current Location  \n  SSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ASrSlave \nAddress\n[7:1]1ADATA\n[7:0]DATA\n[7:0]A ADATA\n[7:0]A APIndex MIndex\nM+1Index\n(M+L)Index\n(M+L-1)\nL bytes of dataPrevious index value, K\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : AcknowledgeA : Negative Acknowledge\nSr : Repeated Start Condition\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]ADATA\n[7:0]A ADATA\n[7:0]AP\nL bytes of dataIndex\n(M+L)Index KIndex\nK+1Index\n(K+L-1)\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : AcknowledgeA : Negative Acknowledge\nIMX662-AAQR-C \n \n \n31 \n  Single Write to Random Location \nThe Master sets the sensor index value to M by designating the sensor slave address with a write request and \ndesignating the address (M). After that the Master can write the value in the designated register by transmitting \nthe data to be written. After writing the necessary data, the Master generates the Stop Condition to end the \ncommunication.  \n \n \n \nSingle Write to Random Location  \n \nSequential Write Starting from Random Location  \nThe Master can write a value to register address M by designating the sensor slave address with a write request,  \ndesignating the address (M), and then transmitting the data to be written. After the sensor receives the write data, \nit outputs an Acknowledge and at the same time increments the register address, so the Master can write to the \nnext address simply by continuing to transmit data. After the Master writes the necessary num ber of bytes, it \ngenerates  the Stop Condition to end the communication.  \n \n \n \nSequential Write Starting from Random Location  \n  SSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ADATA\n[7:0]A\n/\nAPIndex M Previous index valueIndex\nM+1\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : AcknowledgeA : Negative Acknowledge\nSSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A AIndex M\nDATA\n[7:0]APrevious index value\nDATA\n[7:0]Index\nM+1Index\n(M+L)Index\n(M+L-1)\nA ADATA\n[7:0]A\n/\nAP\nL bytes of data Index, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : AcknowledgeA : Negative Acknowledge\nIMX662-AAQR-C \n \n \n32 \n  Register Map  \nPlease refer to IMX662_Standard_Register_Setting excel file . \n \n  \nIMX662-AAQR-C \n \n \n33 \n  Readout Drive mode  \nPlease refer to Operat ing mode for Software Refalene Manual of the other file.  \n \nImage Data Output Format (CSI -2 output) \nFrame Format  \nEach line of each image frame is output like the General Frame Format of CSI -2. The settings for each packet  \nheader are shown below.  \n \nDATA Type  \nHeader [5:0]  Name  Setting register  \n(I2C) Description  \n00h Frame Start Code  N/A FS \n01h Frame End Code  N/A FE \n12h Embedded Data  N/A Embedded data  \n2Bh RAW10  Address: 3023h \nMDBIT [0] Recording pixel data \n2Ch RAW12  Recording pixel data  \n37h OB Data  N/A Vertical OB line data  \n \nFrame Structure  \nRecording pixel area\n(Effective pixels , color processing margin )EBD(Embedded data )\nVertical effective OBIgnored OB\nFrame blanking\nLine blankingFS\nPH\nPH\nPHPF\nFE\nNext Frame FS\nPH EBD(Embedded data ) PFBRG\nG\nBRG\nG BRG\nGBRG\nG\n \n \nFrame Structure of CSI-2 output  \n  \nIMX662-AAQR-C \n \n \n34 \n  Embedded Data Line  \nThe Embedded data line is output in a line following the sync code FS.  \n190\n[7:0191\n[7:0]Packet HeaderEmbedded Data Format\n1\n[7:0]2\n[7:0]3\n[7:0]4\n[7:0]……188\n[7:0189\n[7:007h07h Packet Footer\nRAW 10 \nPacket Header\nRAW 12 2\n[7:0]3\n[7:0]4\n[7:0]55h5\n[7:0]6\n[7:0]7\n[7:0]8\n[7:0]55h9\n[7:0]10\n[7:0]11\n[7:0]07h55h Packet Footer\nPacket Header2\n[7:0]55h3\n[7:0]4\n[7:0]55h5\n[7:0]6\n[7:0]55h7\n[7:0]8\n[7:0]55h9\n[7:0]07h55h Packet Footer2\n[9:2]3\n[9:2]4\n[9:2]55h\n[1:0]\n4\n[1:0]3\n[1:0]2\n[1:0]1\n[1:0]\n1\n[11:4]2\n[11:4]55h\n[3:0]\n2\n[3:0]1\n[3:0]1\n[9:2]1\n[7:0]\n1\n[7:0]\n \n  \nIMX662-AAQR-C \n \n \n35 \n  Specific output examples are shown below.  \n \nPixel  \n(8bit) bit I2C address  \n[HEX] Data Byte Description  Description  \n1 [7:0] － － ignored  \n2 [3:0] 3018[3:0] WINMODE   \n3 [4:0] － － ignored  \n[5] 3020[0] HREVERSE   \n[7:4] － － ignored  \n4 to 8  [7:0] － － ignored  \n9 [4:0] － － ignored  \n[5] 3021[0] VREVERSE   \n[7:6] － － ignored  \n10 [7:0] － － ignored  \n11 [5:0] － － ignored  \n[6] 3022[0] ADBIT   \n[7] － － ignored  \n12 [7:3] － － ignored  \n[2] 301B[1:0]  ADDMODE   \n[1]  \n[0] － － ignored  \n13 [2:0] 3040[2:0] LANEMODE   \n[3] 3023[0] MDBIT   \n[7:4] － －  \n14 to 23  [7:0] － － ignored  \n24 [7:0] 3050[7:0]  \nSHR0   25 [7:0] 3051[7:0]  \n26 [3:0] 3052[3:0]  \n[7:4] － － ignored  \n27 to 53  [7:0] － － ignored  \n54 [7:0] 30DC[7:0]  BLKLEVEL   \n55 [1:0] 30DD[ 3:0] \n[7:2] － － ignored  \n56 to 216  [7:0] － － ignored  \n \nOutput data is Data[7:0] = 00h from 217 to 224 pixel.  \nOutput data is Data[7:0] = 07h from 225 to end pixel.  \n \n  \nIMX662-AAQR-C \n \n \n36 \n  Image Data output format \nList of setting of each area  \n \n \nEffective margin for color processing\nEffective margin for color processingEffective margin\nfor color processingH7\nH8H4\nRecording pixel areaH2 EBD(Embedded data )\nH3\nVertical effective OBIgnored OB\nEffective margin\nfor color processing\nVB Vertical blanking\nHorizontal blankingR\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGFS\nPH\nPH\nPHPFH1\nFEIgnored area of effective pixel H5\nR\nBG\nGR\nBG\nGR\nBG\nG\nH6XHSXVS\n \n \nPixel Array Image Drawing  \n  No Area All-Pixel scan  Horizontal / Vertical \n2/2-line binning   \nVertical Direction  H1 - 1 1 \nH2 EBD 1 1 \nH3 Ignored OB  10 6 \nH4 Vertical effective OB  10 4 \nH5 Ignored area of effective pixel  4 2 \nH6 Effective margin for color processing  8 4 \nH7 Recording pixel area  1080  540 \nH8 Effective margin for color processing  8 4 \nHorizontal Direction  W1 Effective margin for color processing  8 4 \nW2 Recording pixel area  1920  960 \nW3 Effective margin for color processing  8 4 \nIMX662-AAQR-C \n \n \n37 \n  All-pixel mode  \nXVS\nXHS\n15Line No . during \nnormal operation2 3 13 22\nLine No . during \ninverted operation2\nH23 13 22\nH4 H3\n: Embedded data\n: Ineffective OB  / Blanking\n: Effective OB: Ignored area of effective pixel\n: Margin for color processing\n: Recording pixel area: Packet header / Packet footer\nHB : Horizontal blankingH11\n1\n: FS / FE12\n12\n* It outputs in the format of RAW 10 or RAW 12.27 1114 35 34\n1122 1115\nH71114 35\nH81115 1122\n34 27\nH5 VB\nHorizontal pixel output image \nnormal operation1 8 1928 9 1929 1936\n1 8 1928 9 1929 1936\nW1 W2 W3HBHorizontal pixel output image \ninverted operation23 26\n23 26\nH6H8 H7 H6 H5\nH91123\n2204\n \n \nDrive Timing Chart for  All pixel mode  \n \nHorizontal/Vertical 2/2- line binning  mode  \nXVS\n13Line No . during \nnormal operation2 3 9 12\nLine No . during \ninverted operation2\nH23 9 12\nH4 H3\n: Embedded data\n: Ineffective OB  / Blanking\n: Effective OB: Ignored area of effective pixel\n: Margin for color processing\n: Recording pixel area: Packet header / Packet footerH11\n1\n: FS / FE8\n8\n* It outputs in the format of RAW 10 or RAW 12.15 558 19 18\n562 559\nH6558 19\nH7559 562\n18 15\nH8 VB\nHorizontal pixel output image \nnormal operation1 4 964 5 965 968\n1 4 964 5 965 968\nW1 W2 W3 HBHorizontal pixel output image \ninverted operation13 14\n13 14\nH5\nHB : Horizontal blankingVB : Vertical blankingXHS\nH9563\n563\n \n \nDrive Timing Chart for  Horizontal /Vertical 2/2- line binning  mode  \n  \nIMX662-AAQR-C \n \n \n38 \n  Description of Various Function  \nPlease refer to S oftware Reference  Manual  about the following function. \n \n◆ Window Cropping Mode \n◆ Stanby Mode  \n◆ Slave Mode and Master Mode  \n◆ Gain Adjustment Function  \n◆ Black Level Adjustment Function  \n◆ Normal Operation and Inverted Operation  \n◆ Shutter and Integration Time Setting  \n◆ Normal Exposure Operation  \n◆ Long Exposure Operation  \n◆ Example of Integration Time Settings  \n◆ Signal Output  \n◆ CSI-2 Output   \n◆ MIPI Transmitter  \n◆ INCK Setting  \n◆ Global Timing setting  \n◆ Register Hold Setting  \n◆ Mode Transitions  \n \n \nOther Function  \nThis sen sor has the function as below. About detail, refer to each application note.  \n \n\uf09f Digital overlap HDR  (2 / 3 frame)  \n\uf09f Additional Function of Synchronizing Sensors  \n\uf09f Clear  HDR \n \n  \nIMX662-AAQR-C \n \n \n39 \n  Power -on and Power -off Sequence  \nPower -on sequence  \n1. Turn On the power supplies so that the power supplies rise in order of 1. 1 V power supply (DV DD) →1.8 V  power \nsupply (OV DD) → 3.3 V power supply (AV DD). In addition, all power supplies should finish rising  within 200 ms.  \n2. The register values are undefined immediately after power -on, so the system must be cleared. Hold XCLR at  Low \nlevel for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear \nare the default values.)  \n3. The system clear is applied by setting XCLR to High level. T he maser  clock input after setting the XCLR pin to High \nlevel.  \n4. Make the sensor setting by register communication after the system clear.  \n3.3 V power supply (AVDD)\n1.8 V power supply (OV DD)\n1.1 V power supply (DV DD)\nINCK\nSDA\nSCL\nXVS\nXHSIn it ia l set tingSt andby mode cancel\nDepend on t he rising of  \n1.8V power supplyXCLR\nSlave mode    : XVS and XHS must not be over OV DD\nMaster  mode  : Depend on t he rising of  1.8V power supply\nSLAMODE 0\nSLAMODE 1Af ter rising of O V DD\nClock Lane\nData Lane\n2/4/8/4×2 ch \nLANELP00 LP10 LP11\nLP00 LP01 SoTStreaming\nLP10 LP11LP01 LP00\nLP00SoT\nCSI-2\nOutput\n \n \nPower -on Sequence  \n \nItem Symbol  Min. Max.  Unit \n1.1 V power supply rising → 1.8 V power supply rising  T0 0 ― ns \n1.8 V power supply rising → 3.3 V power supply rising  T1 0 ― ns \nRising time of all power supply  T2 ― 200 ms \n3.3 V power supply rising  → Clear OFF  TLOW 500 ― ns \nClear OFF → INCK rising  T3 1 ― μs \nClear OFF → Communication start  T4 20 ― μs \nStandby OFF (communication)  \n→ External input XHS,  XVS (slave mode only)  TSYNC 24 ― ms \n \n  \nIMX662-AAQR-C \n \n \n40 \n  Slew Rate Limitation of Power -on Sequence  \nConform the slew rate limitation shown below when power supply change 0 V to each voltage (0 % to 100 %) in \npower -on sequence.  \n \nOV DD\nAVDDDV DD\nOV DD\nAVDD\n0V100%\nSR = ΔV/Δt\nΔtΔVDV DD\n \n \nItem Symbol  Power supply  Min. Max.  Unit Remarks  \nSlew rate  SR DVDD (1.1 V) — 25 mV/μs \n OV DD (1.8 V)  — 25 mV/μs \nAVDD (3.3 V) — 25 mV/μs \n \n  \nIMX662-AAQR-C \n \n \n41 \n  Power- off sequence  \nTurn Off the power supplies so that the power supplies fall in order of 3.3  V power supply (AV DD) → 1.8 V power  \nsupply (OV DD) → 1.1 V power supply (DV DD). In addition, all power supplies should be falling  within 200 ms.  Set each \ndigital input pin (INCK,  SDA , SCL, XCLR,  XVS, XHS, SLAMODE0, SLAMODE1) to 0 V before the  1.8 V power \nsupply (OV DD) falls.   \n \nXCLR\nSDA\nSCL\nXVS\nXHS1.8 V power supply (OV DD)\nFixed  to 0 befor e\nOV DD supplies have finished fowling .Depend on t he falling of\nOV DD power supplyFixed  to the high impedance state  or 0 befor e\nthe power supplies have f inished fowling .3.3 V power supply (AVDD)\n1.1 V power supply (DV DD)\nINCKFixed  to 0 befor e\nOV DD supplies have finished fowling .\nSLAMODE 0\nSLAMODE 1Fixed  to 0 befor e\nOV DD supplies have finished fowling .\nLP11Stre aming\nLP11ULP S\nULP SLP00\nLP00St andby -On\nFixed  to 0 befor e\nOV DD supplies have finished fowling .Fixed  to 0 befor e\nOV DD supplies have finished fowling . Clock Lane\nData Lane\n2/4/8/4×2 ch \nLANECSI-2\nOutput\n \n \nPower -off Sequence  \n \nItem Symbol  Min. Max.  Unit \nStandby ON (communication) → LP11 mode start  TSTB FE ― \nLP00 → XCLR falling  TCLR 1 28 ― c ycle \n3.3 V power shut down → 1.8 V power shut down  T5 0 ― ns \n1.8 V power shut down → 1.1 V power shut down  T6 0 ― ns \nShut down time of all power supply  T7 ― 200 ms \n  \nIMX662-AAQR-C \n \n \n42 \n  Sensor Setting Flow  \nSetting Flow in Sensor Slave Mode  \nThe figure below shows operating flow in sensor slave mode.  \nFor details of "Power -on" to "Reset cancel", see the item of "Power -on sequence" in this section.  \nFor details of “Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".  \n“Standby setting (power save mode) can be made by setting the STANDBY register to “1” during “Operation”.   \n \nPower -on\nRegister settings\nWait for internal regulator stabilization\n24ms\nWait for image stabilization\n8frame\nOperation INCK input\nXVS and XHS input start Standby cancel\nSTANDBY =0\nStandby setting\n(power save mode )\nSTANDBY =1\nRegister changes\nShutterGainOtherPin settingsStart\nXVS and XHS input stopChange to settings after standby release .System clear\nXCLR pin : Low      High\n \n \nSensor Setting Flow (Sensor Slave Mode)  \n  \nIMX662-AAQR-C \n \n \n43 \n  Setting Flow in Sensor Master Mode  \nThe figure below shows operating flow in sensor master  mode.  \nFor details of "Power -on" to "Reset cancel", see the item of "Power on sequence" in this section.  \nFor details of “Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".  \nIn master mode, “Master mode start” by setting register XMSTA to “0” after “Waiting for  internal regulator \nstabilization”  \n“Standby setting (power save mode) can be made by setting the STANDBY register to “1” during “Operation”. This \ntime set "master mode stop" by setting XMSTA to "1".  \n \nPower -on\nRegister settings\nStandby cancel\nSTANDBY =0\nWait for image stabilization \n8frame\nOperation INCK input\nMaster mode start\nXMSTA =0Wait for internal regulator stabilization\n24ms\nXVS and XHS output start Pin settingsStart\nSystem clear\nXCLR pin : Low     High\nChange to settings  after standby release .\nRegister changes\nShutterGainOtherStandby setting\n(power save mode )\nSTANDBY =1Master mode stop\nXMSTA =1\n \n \nSensor Setting Flow (Sensor Master  Mode)  \n  \nIMX662-AAQR-C \n \n \n44 \n  Peripheral Circuit  VDDHCP\nVSSLPL 2VSSHCP\nVDDHDAVSSHDA\nVSSHPX\nVSSLSCDV DD1 \n1.1VDV DD2\n 1.1V\nCommon \nGNDAV DD1\n3.3V\n0.01uF\n0.1uF\nVSSLPL 1OV DD\n 1.8V\nVDDLIF\n0.01uF\n1uFVDDLIFVRLST4.7uF\nVRLFR1.0uFAV DD2\n3.3V\n10uF\n10uF\n10uF10uF 0.01uF \n10uF 0.01uF \n10uF 0.01uF \n10uF 0.01uF VRHT1.0uF\n0.01uF1uF1uF 0.01uF \nA7 A9 A8 A4 M11 K8 M1 A6 E4E8K5 K6 K7\nB7 B9 A3 B5 A5 B3B4B6B8 L7L8L11M2M5 M7M8M9 E3E10 M6 M3 N3VDDHPX\nVDDHPX\nVDDHCM\nVDDLCN\nVDDLSC\nVDDLSC\nVDDLSC\nVDDLSC\nVDDMIFVSSHPX\nVSSHPXVSSHPX\nVSSLSC\nVSSLSC\nVSSLSC\nVSSLSC\nVSSLSC\nVSSLSC\nVSSLSC\nVSSLSCVSSLSC\nVSSLSC\nIMX662OV DD\n 1.8V1kΩ1kΩ\nG10SCL\nH10SDA\nL10XHS\nH11XVS\nK11SLAMODE 0\nJ10SLAMODE 1K10XCLRIMX662\nClock Lane\nMIPI Lane 1\nMIPI Lane 2\nMIPI Lane 3\nMIPI Lane 4MIPI Rx\nN7 DCKP\nP7 DCKN\nN6 DMO 1P\nP6 DMO 1N\nN8 DMO 2P\nP8 DMO 2N\nN5 DMO 3P\nP5 DMO 3N\nN9 DMO 4P\nP9 DMO 4N\nF11XMASTER\nJ11TOUT 0P3INCK\nF10TOUT 1\nE11TENABLEOPEN\nOPENOPEN\nC10TVMON OPEN\nVDDLCND11\nIMX662\nVSSLSC\nC3D3D4D8 K3 L5L6 L3VSSLSC\nVSSLSC\nVSSLSC\nVSSLSC\nVSSLSC\nVSSLSC\nVSSLSCVSSLCN\nD10M10\nVSSLCN\n \n \n \nApplication circuits shown are typical examples illustrating the operation of the devices.  \nSony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use \nof these circuits or for any infringement of third party and other right due to same.  \n  \nIMX662-AAQR-C \n \n \n45 \n  Spot  Pixel Specifications \n(AV DD = 3.3 V, OV DD = 1.8 V, DVDD = 1.1 V, Tj = 60 ˚C, 30 frame/s , Gain : 0 dB) \nType of distortion  Level  Maximum distorted pixels in each zone Measurement \nmethod  Remarks  \nII\' Effective  \nOB III Ineffective  \nOB \nBlack or white  \npixels at high light  30 % < D   22 No evaluation  \ncriteria applied 1  \nWhite pixels   \nin the dark  5.6 mV < D   150 No evaluation  \ncriteria applied 2 1/30 s storage  \n \nNote)  1. Zone is specified based on all -pixel drive mode \n 2. D Spot pixel level   \n \nZone Definition \n10OB side ignored area 10 (1, 1)\nV.OB\n(1936 , 20)Vertical effective OB\n(1936 , 1116 )19361096Ignored area of effective pixel 4\n(1, 25)(1, 11)\n(1, 21) ZoneIII\nZoneII ’\n \n \n  \nIMX662-AAQR-C \n \n \n46 \n  Notice on White Pixels Specifications  \n \n \n13 pcs\n7 pcs\n3 pcs\n1 pcs\n1 pcsAnnual number of occurrence\n50.0 mV or higher\n72.0 mV or higherWhite Pixel Level (in case of integration time = 1/30 s)\n(Tj =  60 ˚ C)\n5.6 mV or higher\n10.0 mV or higher\n24.0 mV or higher\n \n \n  After delivery inspection of CMOS image sensors, particle radiation such as cosmic rays etc.  may distort pixels of  \n CMOS image sensors,  and then distorted pixels may cause white point effects in dark signals in picture images.  \n (Such white point  effects shall be hereinafte r referred to as "White Pixels".)  \n Unfortunately, it is not possible with current scientific  technology for CMOS imag e sen sors to prevent such White  \n Pixels. It is recommended that when you use CMOS  image sensors, you should consider taking measures against  \n such White Pixels, such as adoption of automatic  compensation systems for W hite Pixels in dark signals and   \n establishment of quality assurance standards.  \n Unless the Seller\'s liability for White Pixels is otherwise set forth in an agreement between you and the Seller,  \nSony Semiconductor Solutions Corporation  or its distributors (hereinafter collectively referred t o as the "Seller")  \nwill, at the Seller\'s  expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered  \nby the Seller  are found to be to the Seller\'s satisfaction, to have over the allowable range of White Pixels as set forth \nabove under the heading "Spot Pixels Specifications", within the period of three months after the delivery  date of  \nsuch CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not  assume any liability \nafter you have incorporate d such CMOS image sensors into other products.  \n Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated,  \n altered or modified after delivery to you, (2) CMOS image sensors incorporated into other produc ts, (3) CMOS  \n image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you  \nover three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions  \nCorporation  nor its  distri butors will assume any liability for White Pixels. Please resolve any problem or trouble arising \nfrom or in  connection with White Pixels at your costs and expenses.  \n \n \n  [For Your Reference] The Annual Number of White Pixels Occurrence  \nThe chart below shows the predictable data on the annual number of White Pixels occurren ce in a single -story  \nbuilding  in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against  \nthe annual White Pixels, such as a doption of automatic compensation systems appropriate for each annual \nnumber of W hite Pixels  occurrence .  \n  The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels  \n  calculated according to structures a nd electrical properties of each device. Moreover, the data in the chart is  \n  for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.  \n \n  Example of Annual Number of Occurrence  \n \n \n  Note 1)  The above data indicates the number of White Pixels occurrence when a  CMOS image sensor is left  \n    for a year. \n  Note 2)  The annual number of White Pixels occurrence  fluctuates depending on the CMOS image sensor storage  \n    environment  (such as altitude, geomagnetic latitude and building structure), time (solar activity effects)  \n    and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an  \n    example of test data with experiments that have be ing conducted over a specific time period and in  \n    a specific environment.  \n  Note 3)  This data does not guarantee the upper limits of the number of White Pixels occur rence.  \n \n \n \nMaterial_No.03 -0.0.10 \nIMX662-AAQR-C \n \n \n47 \n  Measurement Method for Spot Pixels  \nAfter setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage \nconditions. Configure the drive circuit according to the example and measure.  \n \n1. Black or white pixels at high light  \nAfter ad justing the luminous intensity so that the average value VG of the Gb / Gr signal outputs is 419 mV, \nmeasure the local dip point (black pixel at high light, V iB) and peak point (white pixel at high light, V iK) in the Gr / \nGb / R / B signal output Vi (i = Gr  / Gb / R / B), and substitute the value into the following formula.  \n \nSpot pixel level D = ((V iB or V iK) / Average value of Vi) × 100 [%]  \n \nWhite pixel\nViKViB\nVi (i = R, G, B, VG = 419 mV )\nBlack pixel\n \n \nSignal output waveform of R / G / B channel  \n \n2. White pixels in the dark  \nSet the device to a dark setting and measure the local peak point of the signal output waveform,  using the \naverage value of the dark signal output as a reference.   \n \n  \nIMX662-AAQR-C \n \n \n48 \n  Spot  Pixel Pattern Specification  \nWhite Pixel, Black Pixel and Bright Pixel are j udged from the pattern whether they are allowed or rejected and  \ncounted.  \n \nList of White Pixel, Black Pixel and Bright Pixel Pattern  \n2No. Pattern\n●● 1\n●\n●R\nBG\nG\nRejectedWhite pixel\nBlack pixel\nBright pixel\nRejected●\n●\n \n \nNote)   1.  “●” shows the position of white pixel, black pixel, or bright pixel.  \nEach pattern is defined by three  white pixels, three black pixels, or three  bright pixels.  \n(Example: If one black pixel and two  white pixel s are located like pattern No.1 , they are not judged to  \nbe rejected.)  \n2. Products that have one or more rejected patterns are filtered out.  \n3. All spot pixels are subject to the “ Maximum distorted pixels in each zone” judgment in the section of  \n“Spot Pixel Specifications ” even if they do not correspond to the patterns in the table above.  \n \n  \nIMX662-AAQR-C \n \n \n49 \n  Marking  \n \n\nIMX662-AAQR-C \n \n \n50 \n  Notes On Handling  \n \n   1. Static charge prevention  \n Image sensors are easily damaged by static discharge. Before handling be sure to take the following  \n protective measures.  \n  (1) Either handle bare handed or use non -chargeable gloves, clothes or material.  \n   Also use conductive shoes.  \n  (2) Use a wrist strap when handling directly.  \n  (3) Install grounded conductive mats on the floor and working table to prevent the generation of static  \n   electricity.  \n  (4) Ionized air is recommended for discharge when handling image sensors.  \n  (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.  \n \n 2. Protection from dust and dirt  \n Image sensors are packed and delivered with care ta ken to protect the element glass surfaces from  \n harmful dust and dirt. Clean glass surfaces with the following operations as required before use.  \n  (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).  \n  (2) Do not touch  the glass surface with hand and make any object contact with it.  \n   If dust or other is stuck to a glass surface, blow it off with an air blower.  \n   (For dust stuck through static electricity, ionized air is recommended.)  \n  (3) Clean with a cotton swab wi th ethyl alcohol if grease stained. Be careful not to scratch the glass.  \n  (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or  \n   precool when moving to a room with great temperature differences.  \n  (5) When a  protective tape is applied before shipping, remove the tape applied for electrostatic  \n   protection just before use. Do not reuse the tape.  \n \n 3. Installing (attaching)  \n  (1) If a load is applied to the entire surface by a  hard component, bending stress may be generated  \n   and the package may fracture, etc., depending on the flatness of the bottom of the package.  \n   Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.  \n  (2) The ad hesive may cause the marking on the rear surface to disappear.  \n  (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and  \n   generate dust.  \n  (4) Acrylate  anaerobic adhesives are generally used to attach this produ ct. In addition, cyanoacrylate  \n   instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold  \n   the product in place until th e adhesive completely hardens. (Reference)  \n  (5) Note that the sensor may be damaged when using u ltraviolet ray and infrared laser for mounting it .  \n \nIMX662-AAQR-C \n \n \n51 \n    4. Recommended reflow soldering conditions  \n The following items should be observed for reflow soldering.  \n  (1) Temperature profile for reflow soldering  \nControl item\n1. Preheating\n2. Temperature up (down)\n3. Reflow temperature\n4. Peak temperatureProfile (at part side surface)\n150 to 180 °C\n60 to 120 s\nOver 230 °C\n10 to 30 sMax. 5 °C/s\nMax. 240 ± 5 °C+4 °C/s or less (– 6 °C/s or less)\nTemperature\nPeak 240 ± 5 °C\n230 °C\nMax. 5 °C/s\n– 6 °C/s or less\n+4 °C/s \nor less180 °C\n150 °C10 to 30 s\n60 to 120 s\nReflow\nTimePreheating\n \n  (2) Reflow conditions  \n   (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the  \n    package does not exceed 245  °C. \n   (b) Perform the reflow soldering only one time.  \n   (c) Finish reflow soldering within 72 h after unseali ng the degassed packing.  \n    Store the products under the  condition of temperature of 30 °C or less and humidity of  \n    70 %  RH or less after unsealing the package.  \n   (d) Perform re -baking only one time under the condition at 125  °C for 24 h.  \n  (e) Note that condensation on glass or discoloration on resin interfaces may o ccur if the actual temperature  \n    and time exceed the conditions mentioned above.  \n  (3) Others  \n   (a) Carry out evaluation for the solder joint reliability in your company.  \n   (b) After  the reflow, the paste residue of protective tape may remain around the seal glass.  \n    (The paste residue of protective tape should be ignored except remarkable one.)  \n   (c) Note that X -ray inspection may damage characteristics of the sensor.  \n \n 5. Others  \n  (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will  \n   be discolored.  \n  (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage  \n   or use in such condit ions.  \n  (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical  \n   shocks or force.  \n  (4) Note that imaging characteristics of the sensor may be affected when approaching strong  \n   electromagnetic wave or magnetic field during operation.  \n(5) Note that image may be affected by the light leaked to optical black when using an infrared cut  \n filter that has transparency in near infrared ray area during shooting subjects with high luminance.  \n(6) Please perform the tilt a djustment for the optical axis in your company as required.  \n \n        \nIMX662-AAQR-C \n \n \n52 \n  Package Outline  \n \n \n  \n\nIMX662-AAQR-C \n \n \n53 \n  List of Trademark Logos and Definition Statements   \n \n  \n* STARVIS 2 is a registered trademark or trademark of Sony Group Corporation or its affiliates. The STARVIS 2  is back -illuminated  pixel \ntechnology used in CMOS image sensors for security camera applications. It features a sensitivity of 2000 mV or more   per 1 µm2 (color \nproduct, when imaging with a 706 cd/m2 light source, F5.6 in 1 s accumulation equivalent). It also has a wide dynamic range (AD 12 bit) \nof more than 8 dB compared to STARVIS for the same pixel size in a single exposure, and   achieves high pictu re quality in the visible -\nlight and near infrared light regions.  \n\nIMX662-AAQR-C \n \n \n54 \nCopyright 2018 Sony Semiconductor Solutions Corporation  \nCopyright 2021 Sony Semiconductor Solutions Corporation  Revision History  \nDate of  \nchange  Rev. Page  Contain of Change  \n2021/8/31 0.1 - First Edition  \n2021/11/2 6 E21Y10  1 Delete: FA cameras, Industrial cameras  \nCorrection: 2H units  → 1H unit  \n7 Update: Optical Center  TBD \n15 Update: Current Consumption  TBD \n22 Update Spectral Sensitivity Characteristics  \n23 Update: Image Sensor Characteristics  TBD \n25 Update: Measurement Method  TBD \n36 Correction: List of setting of each area  H3 and H4 value  \n37 Correction: All-pixel mode and Horizontal/Vertical 2/2 -line binning  mode  is \nH3 and H4 value  \n39 Update: Power -on and Power -off Sequence  TBD \n42 Update: Setting Flow in Sensor Slave Mode  TBD \n43 Update: Setting Flow in Sensor Master Mode  TBD \n45 Update: Spot Pixel Specifications  TBD \nCorrection: Zone Definition OB Area value  \n47 Update: Measurement Method for Spot Pixels  TBD \n49 Update: Marking figure  \n52 Update: Package Outline figure  \n \n'}]
!==============================================================================!
### Component Summary: IMX662-AAQR-C

#### Key Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 3.3 V
  - Digital Supply Voltage (DVDD): 1.1 V
  - Interface Supply Voltage (OVDD): 1.8 V
  - Absolute Maximum Ratings:
    - AVDD: -0.3 V to 4.0 V
    - OVDD: -0.3 V to 3.3 V
    - DVDD: -0.3 V to 2.0 V

- **Current Ratings:**
  - Operating Current (IAVDD): 44 mA (typical), 60 mA (maximum)
  - Standby Current: 0.9 mA (maximum)

- **Power Consumption:**
  - Total power consumption varies based on operational mode, with typical values around 44 mA for active operation.

- **Operating Temperature Range:**
  - Operating Temperature: -30 °C to 85 °C
  - Storage Temperature: -40 °C to 85 °C

- **Package Type:**
  - The IMX662-AAQR-C is packaged in a compact form suitable for integration into various electronic devices.

- **Special Features:**
  - High sensitivity and low dark current due to R, G, and B primary color mosaic filters.
  - Electronic shutter with variable charge-integration time.
  - Supports multiple readout modes including all-pixel scan and binning modes.
  - High dynamic range (HDR) functionality.
  - Supports CSI-2 serial data output.

- **Moisture Sensitive Level (MSL):**
  - MSL is not explicitly mentioned in the provided data, but typically, CMOS sensors are classified under MSL 1 or 2.

#### Description:
The **IMX662-AAQR-C** is a **CMOS solid-state image sensor** designed for color cameras, particularly in security applications. It features a diagonal size of 6.45 mm (Type 1/2.8) and incorporates a square pixel array with approximately 2.40 million effective pixels. The sensor is optimized for low power consumption while maintaining high sensitivity and image quality.

#### Typical Applications:
- **Security Cameras:** The IMX662-AAQR-C is primarily used in security and surveillance systems due to its high sensitivity and HDR capabilities, allowing for clear imaging in various lighting conditions.
- **Consumer Electronics:** It can also be integrated into consumer devices such as smartphones and tablets for enhanced camera functionality.
- **Industrial Applications:** The sensor's robustness and performance make it suitable for industrial imaging applications where reliability is crucial.

This summary encapsulates the essential characteristics and applications of the IMX662-AAQR-C, providing a clear understanding of its capabilities and intended use cases.