
STM32_Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002610  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800271c  0800271c  0001271c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002740  08002740  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08002740  08002740  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002740  08002740  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002740  08002740  00012740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002744  08002744  00012744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08002748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  2000003c  08002784  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  08002784  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f74  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d46  00000000  00000000  00029fd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002bd20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000948  00000000  00000000  0002c770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e52  00000000  00000000  0002d0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bf9f  00000000  00000000  00043f0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082783  00000000  00000000  0004fea9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d262c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002898  00000000  00000000  000d2680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002704 	.word	0x08002704

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	08002704 	.word	0x08002704

0800014c <Mode_1>:

enum Led_state{RED, GREEN, YELLOW};
enum Led_state Main_led = RED;
enum Led_state Sub_led = GREEN;

void Mode_1(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if (Sec_flag){
 8000150:	4b74      	ldr	r3, [pc, #464]	; (8000324 <Mode_1+0x1d8>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b00      	cmp	r3, #0
 8000156:	f000 80e3 	beq.w	8000320 <Mode_1+0x1d4>
		HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800015a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800015e:	4872      	ldr	r0, [pc, #456]	; (8000328 <Mode_1+0x1dc>)
 8000160:	f001 fad3 	bl	800170a <HAL_GPIO_TogglePin>
		Update_Display(Main_Dur_count, Sub_Dur_count);
 8000164:	4b71      	ldr	r3, [pc, #452]	; (800032c <Mode_1+0x1e0>)
 8000166:	781b      	ldrb	r3, [r3, #0]
 8000168:	4a71      	ldr	r2, [pc, #452]	; (8000330 <Mode_1+0x1e4>)
 800016a:	7812      	ldrb	r2, [r2, #0]
 800016c:	4611      	mov	r1, r2
 800016e:	4618      	mov	r0, r3
 8000170:	f000 fd32 	bl	8000bd8 <Update_Display>
		// FSM for main led
		switch (Main_led) {
 8000174:	4b6f      	ldr	r3, [pc, #444]	; (8000334 <Mode_1+0x1e8>)
 8000176:	781b      	ldrb	r3, [r3, #0]
 8000178:	2b02      	cmp	r3, #2
 800017a:	d021      	beq.n	80001c0 <Mode_1+0x74>
 800017c:	2b02      	cmp	r3, #2
 800017e:	dc55      	bgt.n	800022c <Mode_1+0xe0>
 8000180:	2b00      	cmp	r3, #0
 8000182:	d002      	beq.n	800018a <Mode_1+0x3e>
 8000184:	2b01      	cmp	r3, #1
 8000186:	d036      	beq.n	80001f6 <Mode_1+0xaa>
					Main_led = YELLOW;
					Main_Dur_count = YELLOW_Dur_count;
				}
				break;
			default: // DO NOT THING
				break;
 8000188:	e050      	b.n	800022c <Mode_1+0xe0>
				HAL_GPIO_WritePin(RED_0_GPIO_Port, RED_0_Pin, GPIO_PIN_RESET);
 800018a:	2200      	movs	r2, #0
 800018c:	2102      	movs	r1, #2
 800018e:	486a      	ldr	r0, [pc, #424]	; (8000338 <Mode_1+0x1ec>)
 8000190:	f001 faa3 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_0_GPIO_Port, YELLOW_0_Pin, GPIO_PIN_SET);
 8000194:	2201      	movs	r2, #1
 8000196:	2104      	movs	r1, #4
 8000198:	4867      	ldr	r0, [pc, #412]	; (8000338 <Mode_1+0x1ec>)
 800019a:	f001 fa9e 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_0_GPIO_Port, GREEN_0_Pin, GPIO_PIN_SET);
 800019e:	2201      	movs	r2, #1
 80001a0:	2108      	movs	r1, #8
 80001a2:	4865      	ldr	r0, [pc, #404]	; (8000338 <Mode_1+0x1ec>)
 80001a4:	f001 fa99 	bl	80016da <HAL_GPIO_WritePin>
				if (Main_Dur_count <= 0) {
 80001a8:	4b60      	ldr	r3, [pc, #384]	; (800032c <Mode_1+0x1e0>)
 80001aa:	781b      	ldrb	r3, [r3, #0]
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d13f      	bne.n	8000230 <Mode_1+0xe4>
					Main_led = GREEN;
 80001b0:	4b60      	ldr	r3, [pc, #384]	; (8000334 <Mode_1+0x1e8>)
 80001b2:	2201      	movs	r2, #1
 80001b4:	701a      	strb	r2, [r3, #0]
					Main_Dur_count = GREEN_Dur_count;
 80001b6:	4b61      	ldr	r3, [pc, #388]	; (800033c <Mode_1+0x1f0>)
 80001b8:	781a      	ldrb	r2, [r3, #0]
 80001ba:	4b5c      	ldr	r3, [pc, #368]	; (800032c <Mode_1+0x1e0>)
 80001bc:	701a      	strb	r2, [r3, #0]
				break;
 80001be:	e037      	b.n	8000230 <Mode_1+0xe4>
				HAL_GPIO_WritePin(RED_0_GPIO_Port, RED_0_Pin, GPIO_PIN_SET);
 80001c0:	2201      	movs	r2, #1
 80001c2:	2102      	movs	r1, #2
 80001c4:	485c      	ldr	r0, [pc, #368]	; (8000338 <Mode_1+0x1ec>)
 80001c6:	f001 fa88 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_0_GPIO_Port, YELLOW_0_Pin, GPIO_PIN_RESET);
 80001ca:	2200      	movs	r2, #0
 80001cc:	2104      	movs	r1, #4
 80001ce:	485a      	ldr	r0, [pc, #360]	; (8000338 <Mode_1+0x1ec>)
 80001d0:	f001 fa83 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_0_GPIO_Port, GREEN_0_Pin, GPIO_PIN_SET);
 80001d4:	2201      	movs	r2, #1
 80001d6:	2108      	movs	r1, #8
 80001d8:	4857      	ldr	r0, [pc, #348]	; (8000338 <Mode_1+0x1ec>)
 80001da:	f001 fa7e 	bl	80016da <HAL_GPIO_WritePin>
				if (Main_Dur_count <= 0) {
 80001de:	4b53      	ldr	r3, [pc, #332]	; (800032c <Mode_1+0x1e0>)
 80001e0:	781b      	ldrb	r3, [r3, #0]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d126      	bne.n	8000234 <Mode_1+0xe8>
					Main_led = RED;
 80001e6:	4b53      	ldr	r3, [pc, #332]	; (8000334 <Mode_1+0x1e8>)
 80001e8:	2200      	movs	r2, #0
 80001ea:	701a      	strb	r2, [r3, #0]
					Main_Dur_count = RED_Dur_count;
 80001ec:	4b54      	ldr	r3, [pc, #336]	; (8000340 <Mode_1+0x1f4>)
 80001ee:	781a      	ldrb	r2, [r3, #0]
 80001f0:	4b4e      	ldr	r3, [pc, #312]	; (800032c <Mode_1+0x1e0>)
 80001f2:	701a      	strb	r2, [r3, #0]
				break;
 80001f4:	e01e      	b.n	8000234 <Mode_1+0xe8>
				HAL_GPIO_WritePin(RED_0_GPIO_Port, RED_0_Pin, GPIO_PIN_SET);
 80001f6:	2201      	movs	r2, #1
 80001f8:	2102      	movs	r1, #2
 80001fa:	484f      	ldr	r0, [pc, #316]	; (8000338 <Mode_1+0x1ec>)
 80001fc:	f001 fa6d 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_0_GPIO_Port, YELLOW_0_Pin, GPIO_PIN_SET);
 8000200:	2201      	movs	r2, #1
 8000202:	2104      	movs	r1, #4
 8000204:	484c      	ldr	r0, [pc, #304]	; (8000338 <Mode_1+0x1ec>)
 8000206:	f001 fa68 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_0_GPIO_Port, GREEN_0_Pin, GPIO_PIN_RESET);
 800020a:	2200      	movs	r2, #0
 800020c:	2108      	movs	r1, #8
 800020e:	484a      	ldr	r0, [pc, #296]	; (8000338 <Mode_1+0x1ec>)
 8000210:	f001 fa63 	bl	80016da <HAL_GPIO_WritePin>
				if (Main_Dur_count <= 0) {
 8000214:	4b45      	ldr	r3, [pc, #276]	; (800032c <Mode_1+0x1e0>)
 8000216:	781b      	ldrb	r3, [r3, #0]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d10d      	bne.n	8000238 <Mode_1+0xec>
					Main_led = YELLOW;
 800021c:	4b45      	ldr	r3, [pc, #276]	; (8000334 <Mode_1+0x1e8>)
 800021e:	2202      	movs	r2, #2
 8000220:	701a      	strb	r2, [r3, #0]
					Main_Dur_count = YELLOW_Dur_count;
 8000222:	4b48      	ldr	r3, [pc, #288]	; (8000344 <Mode_1+0x1f8>)
 8000224:	781a      	ldrb	r2, [r3, #0]
 8000226:	4b41      	ldr	r3, [pc, #260]	; (800032c <Mode_1+0x1e0>)
 8000228:	701a      	strb	r2, [r3, #0]
				break;
 800022a:	e005      	b.n	8000238 <Mode_1+0xec>
				break;
 800022c:	bf00      	nop
 800022e:	e004      	b.n	800023a <Mode_1+0xee>
				break;
 8000230:	bf00      	nop
 8000232:	e002      	b.n	800023a <Mode_1+0xee>
				break;
 8000234:	bf00      	nop
 8000236:	e000      	b.n	800023a <Mode_1+0xee>
				break;
 8000238:	bf00      	nop
		}
		// FSM for sub led
		switch (Sub_led) {
 800023a:	4b43      	ldr	r3, [pc, #268]	; (8000348 <Mode_1+0x1fc>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	2b02      	cmp	r3, #2
 8000240:	d021      	beq.n	8000286 <Mode_1+0x13a>
 8000242:	2b02      	cmp	r3, #2
 8000244:	dc55      	bgt.n	80002f2 <Mode_1+0x1a6>
 8000246:	2b00      	cmp	r3, #0
 8000248:	d002      	beq.n	8000250 <Mode_1+0x104>
 800024a:	2b01      	cmp	r3, #1
 800024c:	d036      	beq.n	80002bc <Mode_1+0x170>
					Sub_led = YELLOW;
					Sub_Dur_count = YELLOW_Dur_count;
				}
				break;
			default: // DO NOT THING
				break;
 800024e:	e050      	b.n	80002f2 <Mode_1+0x1a6>
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_RESET);
 8000250:	2200      	movs	r2, #0
 8000252:	2110      	movs	r1, #16
 8000254:	4838      	ldr	r0, [pc, #224]	; (8000338 <Mode_1+0x1ec>)
 8000256:	f001 fa40 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 800025a:	2201      	movs	r2, #1
 800025c:	2120      	movs	r1, #32
 800025e:	4836      	ldr	r0, [pc, #216]	; (8000338 <Mode_1+0x1ec>)
 8000260:	f001 fa3b 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 8000264:	2201      	movs	r2, #1
 8000266:	2140      	movs	r1, #64	; 0x40
 8000268:	4833      	ldr	r0, [pc, #204]	; (8000338 <Mode_1+0x1ec>)
 800026a:	f001 fa36 	bl	80016da <HAL_GPIO_WritePin>
				if (Sub_Dur_count <= 0) {
 800026e:	4b30      	ldr	r3, [pc, #192]	; (8000330 <Mode_1+0x1e4>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d13f      	bne.n	80002f6 <Mode_1+0x1aa>
					Sub_led = GREEN;
 8000276:	4b34      	ldr	r3, [pc, #208]	; (8000348 <Mode_1+0x1fc>)
 8000278:	2201      	movs	r2, #1
 800027a:	701a      	strb	r2, [r3, #0]
					Sub_Dur_count = GREEN_Dur_count;
 800027c:	4b2f      	ldr	r3, [pc, #188]	; (800033c <Mode_1+0x1f0>)
 800027e:	781a      	ldrb	r2, [r3, #0]
 8000280:	4b2b      	ldr	r3, [pc, #172]	; (8000330 <Mode_1+0x1e4>)
 8000282:	701a      	strb	r2, [r3, #0]
				break;
 8000284:	e037      	b.n	80002f6 <Mode_1+0x1aa>
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8000286:	2201      	movs	r2, #1
 8000288:	2110      	movs	r1, #16
 800028a:	482b      	ldr	r0, [pc, #172]	; (8000338 <Mode_1+0x1ec>)
 800028c:	f001 fa25 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_RESET);
 8000290:	2200      	movs	r2, #0
 8000292:	2120      	movs	r1, #32
 8000294:	4828      	ldr	r0, [pc, #160]	; (8000338 <Mode_1+0x1ec>)
 8000296:	f001 fa20 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 800029a:	2201      	movs	r2, #1
 800029c:	2140      	movs	r1, #64	; 0x40
 800029e:	4826      	ldr	r0, [pc, #152]	; (8000338 <Mode_1+0x1ec>)
 80002a0:	f001 fa1b 	bl	80016da <HAL_GPIO_WritePin>
				if (Sub_Dur_count <= 0) {
 80002a4:	4b22      	ldr	r3, [pc, #136]	; (8000330 <Mode_1+0x1e4>)
 80002a6:	781b      	ldrb	r3, [r3, #0]
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d126      	bne.n	80002fa <Mode_1+0x1ae>
					Sub_led = RED;
 80002ac:	4b26      	ldr	r3, [pc, #152]	; (8000348 <Mode_1+0x1fc>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	701a      	strb	r2, [r3, #0]
					Sub_Dur_count = RED_Dur_count;
 80002b2:	4b23      	ldr	r3, [pc, #140]	; (8000340 <Mode_1+0x1f4>)
 80002b4:	781a      	ldrb	r2, [r3, #0]
 80002b6:	4b1e      	ldr	r3, [pc, #120]	; (8000330 <Mode_1+0x1e4>)
 80002b8:	701a      	strb	r2, [r3, #0]
				break;
 80002ba:	e01e      	b.n	80002fa <Mode_1+0x1ae>
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 80002bc:	2201      	movs	r2, #1
 80002be:	2110      	movs	r1, #16
 80002c0:	481d      	ldr	r0, [pc, #116]	; (8000338 <Mode_1+0x1ec>)
 80002c2:	f001 fa0a 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 80002c6:	2201      	movs	r2, #1
 80002c8:	2120      	movs	r1, #32
 80002ca:	481b      	ldr	r0, [pc, #108]	; (8000338 <Mode_1+0x1ec>)
 80002cc:	f001 fa05 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_RESET);
 80002d0:	2200      	movs	r2, #0
 80002d2:	2140      	movs	r1, #64	; 0x40
 80002d4:	4818      	ldr	r0, [pc, #96]	; (8000338 <Mode_1+0x1ec>)
 80002d6:	f001 fa00 	bl	80016da <HAL_GPIO_WritePin>
				if (Sub_Dur_count <= 0) {
 80002da:	4b15      	ldr	r3, [pc, #84]	; (8000330 <Mode_1+0x1e4>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d10d      	bne.n	80002fe <Mode_1+0x1b2>
					Sub_led = YELLOW;
 80002e2:	4b19      	ldr	r3, [pc, #100]	; (8000348 <Mode_1+0x1fc>)
 80002e4:	2202      	movs	r2, #2
 80002e6:	701a      	strb	r2, [r3, #0]
					Sub_Dur_count = YELLOW_Dur_count;
 80002e8:	4b16      	ldr	r3, [pc, #88]	; (8000344 <Mode_1+0x1f8>)
 80002ea:	781a      	ldrb	r2, [r3, #0]
 80002ec:	4b10      	ldr	r3, [pc, #64]	; (8000330 <Mode_1+0x1e4>)
 80002ee:	701a      	strb	r2, [r3, #0]
				break;
 80002f0:	e005      	b.n	80002fe <Mode_1+0x1b2>
				break;
 80002f2:	bf00      	nop
 80002f4:	e004      	b.n	8000300 <Mode_1+0x1b4>
				break;
 80002f6:	bf00      	nop
 80002f8:	e002      	b.n	8000300 <Mode_1+0x1b4>
				break;
 80002fa:	bf00      	nop
 80002fc:	e000      	b.n	8000300 <Mode_1+0x1b4>
				break;
 80002fe:	bf00      	nop
		}
		Main_Dur_count--;
 8000300:	4b0a      	ldr	r3, [pc, #40]	; (800032c <Mode_1+0x1e0>)
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	3b01      	subs	r3, #1
 8000306:	b2da      	uxtb	r2, r3
 8000308:	4b08      	ldr	r3, [pc, #32]	; (800032c <Mode_1+0x1e0>)
 800030a:	701a      	strb	r2, [r3, #0]
		Sub_Dur_count--;
 800030c:	4b08      	ldr	r3, [pc, #32]	; (8000330 <Mode_1+0x1e4>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	3b01      	subs	r3, #1
 8000312:	b2da      	uxtb	r2, r3
 8000314:	4b06      	ldr	r3, [pc, #24]	; (8000330 <Mode_1+0x1e4>)
 8000316:	701a      	strb	r2, [r3, #0]
		setTimerSec(1000);
 8000318:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800031c:	f000 fa8c 	bl	8000838 <setTimerSec>
	}
}
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	2000005a 	.word	0x2000005a
 8000328:	40010c00 	.word	0x40010c00
 800032c:	20000003 	.word	0x20000003
 8000330:	20000004 	.word	0x20000004
 8000334:	20000058 	.word	0x20000058
 8000338:	40010800 	.word	0x40010800
 800033c:	20000002 	.word	0x20000002
 8000340:	20000000 	.word	0x20000000
 8000344:	20000001 	.word	0x20000001
 8000348:	20000005 	.word	0x20000005

0800034c <Mode_2>:

//**** MODE 2 ****
void Mode_2(void){
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
	// Turn of all traffic LED
	HAL_GPIO_WritePin(YELLOW_0_GPIO_Port, YELLOW_0_Pin, GPIO_PIN_SET);
 8000350:	2201      	movs	r2, #1
 8000352:	2104      	movs	r1, #4
 8000354:	4814      	ldr	r0, [pc, #80]	; (80003a8 <Mode_2+0x5c>)
 8000356:	f001 f9c0 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_0_GPIO_Port, GREEN_0_Pin, GPIO_PIN_SET);
 800035a:	2201      	movs	r2, #1
 800035c:	2108      	movs	r1, #8
 800035e:	4812      	ldr	r0, [pc, #72]	; (80003a8 <Mode_2+0x5c>)
 8000360:	f001 f9bb 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8000364:	2201      	movs	r2, #1
 8000366:	2120      	movs	r1, #32
 8000368:	480f      	ldr	r0, [pc, #60]	; (80003a8 <Mode_2+0x5c>)
 800036a:	f001 f9b6 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 800036e:	2201      	movs	r2, #1
 8000370:	2140      	movs	r1, #64	; 0x40
 8000372:	480d      	ldr	r0, [pc, #52]	; (80003a8 <Mode_2+0x5c>)
 8000374:	f001 f9b1 	bl	80016da <HAL_GPIO_WritePin>

	// Blink red led in 2Hz
	if (Blinky_flag){
 8000378:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <Mode_2+0x60>)
 800037a:	781b      	ldrb	r3, [r3, #0]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d010      	beq.n	80003a2 <Mode_2+0x56>
		HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8000380:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000384:	480a      	ldr	r0, [pc, #40]	; (80003b0 <Mode_2+0x64>)
 8000386:	f001 f9c0 	bl	800170a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(RED_0_GPIO_Port, RED_0_Pin);
 800038a:	2102      	movs	r1, #2
 800038c:	4806      	ldr	r0, [pc, #24]	; (80003a8 <Mode_2+0x5c>)
 800038e:	f001 f9bc 	bl	800170a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(RED_1_GPIO_Port, RED_1_Pin);
 8000392:	2110      	movs	r1, #16
 8000394:	4804      	ldr	r0, [pc, #16]	; (80003a8 <Mode_2+0x5c>)
 8000396:	f001 f9b8 	bl	800170a <HAL_GPIO_TogglePin>
		setTimerBlinky(500); // 500ms - 2Hz
 800039a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800039e:	f000 fa83 	bl	80008a8 <setTimerBlinky>
	}
}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	40010800 	.word	0x40010800
 80003ac:	2000005c 	.word	0x2000005c
 80003b0:	40010c00 	.word	0x40010c00

080003b4 <Mode_3>:

//**** MODE 3 ****
void Mode_3(void){
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
	// Turn of all traffic LED
	HAL_GPIO_WritePin(RED_0_GPIO_Port, RED_0_Pin, GPIO_PIN_SET);
 80003b8:	2201      	movs	r2, #1
 80003ba:	2102      	movs	r1, #2
 80003bc:	4814      	ldr	r0, [pc, #80]	; (8000410 <Mode_3+0x5c>)
 80003be:	f001 f98c 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_0_GPIO_Port, GREEN_0_Pin, GPIO_PIN_SET);
 80003c2:	2201      	movs	r2, #1
 80003c4:	2108      	movs	r1, #8
 80003c6:	4812      	ldr	r0, [pc, #72]	; (8000410 <Mode_3+0x5c>)
 80003c8:	f001 f987 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	2110      	movs	r1, #16
 80003d0:	480f      	ldr	r0, [pc, #60]	; (8000410 <Mode_3+0x5c>)
 80003d2:	f001 f982 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 80003d6:	2201      	movs	r2, #1
 80003d8:	2140      	movs	r1, #64	; 0x40
 80003da:	480d      	ldr	r0, [pc, #52]	; (8000410 <Mode_3+0x5c>)
 80003dc:	f001 f97d 	bl	80016da <HAL_GPIO_WritePin>

	// Blink yellow led in 2Hz
	if (Blinky_flag){
 80003e0:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <Mode_3+0x60>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d010      	beq.n	800040a <Mode_3+0x56>
		HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80003e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003ec:	480a      	ldr	r0, [pc, #40]	; (8000418 <Mode_3+0x64>)
 80003ee:	f001 f98c 	bl	800170a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(YELLOW_0_GPIO_Port, YELLOW_0_Pin);
 80003f2:	2104      	movs	r1, #4
 80003f4:	4806      	ldr	r0, [pc, #24]	; (8000410 <Mode_3+0x5c>)
 80003f6:	f001 f988 	bl	800170a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin);
 80003fa:	2120      	movs	r1, #32
 80003fc:	4804      	ldr	r0, [pc, #16]	; (8000410 <Mode_3+0x5c>)
 80003fe:	f001 f984 	bl	800170a <HAL_GPIO_TogglePin>
		setTimerBlinky(500); // 500ms - 2Hz
 8000402:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000406:	f000 fa4f 	bl	80008a8 <setTimerBlinky>
	}
}
 800040a:	bf00      	nop
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	40010800 	.word	0x40010800
 8000414:	2000005c 	.word	0x2000005c
 8000418:	40010c00 	.word	0x40010c00

0800041c <Mode_4>:

//**** MODE 4 ****
void Mode_4(void){
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	// Turn of all traffic LED
	HAL_GPIO_WritePin(YELLOW_0_GPIO_Port, YELLOW_0_Pin, GPIO_PIN_SET);
 8000420:	2201      	movs	r2, #1
 8000422:	2104      	movs	r1, #4
 8000424:	4814      	ldr	r0, [pc, #80]	; (8000478 <Mode_4+0x5c>)
 8000426:	f001 f958 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_0_GPIO_Port, RED_0_Pin, GPIO_PIN_SET);
 800042a:	2201      	movs	r2, #1
 800042c:	2102      	movs	r1, #2
 800042e:	4812      	ldr	r0, [pc, #72]	; (8000478 <Mode_4+0x5c>)
 8000430:	f001 f953 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8000434:	2201      	movs	r2, #1
 8000436:	2120      	movs	r1, #32
 8000438:	480f      	ldr	r0, [pc, #60]	; (8000478 <Mode_4+0x5c>)
 800043a:	f001 f94e 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 800043e:	2201      	movs	r2, #1
 8000440:	2110      	movs	r1, #16
 8000442:	480d      	ldr	r0, [pc, #52]	; (8000478 <Mode_4+0x5c>)
 8000444:	f001 f949 	bl	80016da <HAL_GPIO_WritePin>

	// Blink green led in 2Hz
	if (Blinky_flag){
 8000448:	4b0c      	ldr	r3, [pc, #48]	; (800047c <Mode_4+0x60>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	2b00      	cmp	r3, #0
 800044e:	d010      	beq.n	8000472 <Mode_4+0x56>
		HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8000450:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000454:	480a      	ldr	r0, [pc, #40]	; (8000480 <Mode_4+0x64>)
 8000456:	f001 f958 	bl	800170a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GREEN_0_GPIO_Port, GREEN_0_Pin);
 800045a:	2108      	movs	r1, #8
 800045c:	4806      	ldr	r0, [pc, #24]	; (8000478 <Mode_4+0x5c>)
 800045e:	f001 f954 	bl	800170a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GREEN_1_GPIO_Port, GREEN_1_Pin);
 8000462:	2140      	movs	r1, #64	; 0x40
 8000464:	4804      	ldr	r0, [pc, #16]	; (8000478 <Mode_4+0x5c>)
 8000466:	f001 f950 	bl	800170a <HAL_GPIO_TogglePin>
		setTimerBlinky(500); // 500ms - 2Hz
 800046a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800046e:	f000 fa1b 	bl	80008a8 <setTimerBlinky>
	}
}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	40010800 	.word	0x40010800
 800047c:	2000005c 	.word	0x2000005c
 8000480:	40010c00 	.word	0x40010c00

08000484 <Lab3_FSM_Traffic>:
uint8_t Seg_ind;
uint8_t RED_Dur_temp = 1;
uint8_t YELLOW_Dur_temp = 1;
uint8_t GREEN_Dur_temp = 1;

void Lab3_FSM_Traffic(void){
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
	//-------READING INPUT AND CALL FUNCTION POINTER-------
	fsm_for_input_processing();
 8000488:	f000 fa64 	bl	8000954 <fsm_for_input_processing>
	mode[Mode_running]();
 800048c:	4b7f      	ldr	r3, [pc, #508]	; (800068c <Lab3_FSM_Traffic+0x208>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	461a      	mov	r2, r3
 8000492:	4b7f      	ldr	r3, [pc, #508]	; (8000690 <Lab3_FSM_Traffic+0x20c>)
 8000494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000498:	4798      	blx	r3

	//-------BUTTON ACTION-------
	// Action when button 1 is pressed
	if (Actual_Button_State[0]) {
 800049a:	4b7e      	ldr	r3, [pc, #504]	; (8000694 <Lab3_FSM_Traffic+0x210>)
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d01c      	beq.n	80004dc <Lab3_FSM_Traffic+0x58>
		Mode_running++;
 80004a2:	4b7a      	ldr	r3, [pc, #488]	; (800068c <Lab3_FSM_Traffic+0x208>)
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	3301      	adds	r3, #1
 80004a8:	b2da      	uxtb	r2, r3
 80004aa:	4b78      	ldr	r3, [pc, #480]	; (800068c <Lab3_FSM_Traffic+0x208>)
 80004ac:	701a      	strb	r2, [r3, #0]
		if (Mode_running >= 4){
 80004ae:	4b77      	ldr	r3, [pc, #476]	; (800068c <Lab3_FSM_Traffic+0x208>)
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	2b03      	cmp	r3, #3
 80004b4:	f240 80aa 	bls.w	800060c <Lab3_FSM_Traffic+0x188>
			Mode_running = 0;
 80004b8:	4b74      	ldr	r3, [pc, #464]	; (800068c <Lab3_FSM_Traffic+0x208>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	701a      	strb	r2, [r3, #0]
			// Set Main_led and Sub_led to the first case
			Main_led = RED;
 80004be:	4b76      	ldr	r3, [pc, #472]	; (8000698 <Lab3_FSM_Traffic+0x214>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	701a      	strb	r2, [r3, #0]
			Sub_led = GREEN;
 80004c4:	4b75      	ldr	r3, [pc, #468]	; (800069c <Lab3_FSM_Traffic+0x218>)
 80004c6:	2201      	movs	r2, #1
 80004c8:	701a      	strb	r2, [r3, #0]
			Main_Dur_count = RED_Dur_count;
 80004ca:	4b75      	ldr	r3, [pc, #468]	; (80006a0 <Lab3_FSM_Traffic+0x21c>)
 80004cc:	781a      	ldrb	r2, [r3, #0]
 80004ce:	4b75      	ldr	r3, [pc, #468]	; (80006a4 <Lab3_FSM_Traffic+0x220>)
 80004d0:	701a      	strb	r2, [r3, #0]
			Sub_Dur_count = GREEN_Dur_count;
 80004d2:	4b75      	ldr	r3, [pc, #468]	; (80006a8 <Lab3_FSM_Traffic+0x224>)
 80004d4:	781a      	ldrb	r2, [r3, #0]
 80004d6:	4b75      	ldr	r3, [pc, #468]	; (80006ac <Lab3_FSM_Traffic+0x228>)
 80004d8:	701a      	strb	r2, [r3, #0]
 80004da:	e097      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		}
	}
	// Action when button 2 is pressed
	else if (Actual_Button_State[1]) {
 80004dc:	4b6d      	ldr	r3, [pc, #436]	; (8000694 <Lab3_FSM_Traffic+0x210>)
 80004de:	785b      	ldrb	r3, [r3, #1]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d036      	beq.n	8000552 <Lab3_FSM_Traffic+0xce>
		switch (Mode_running){
 80004e4:	4b69      	ldr	r3, [pc, #420]	; (800068c <Lab3_FSM_Traffic+0x208>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	2b03      	cmp	r3, #3
 80004ea:	f200 808f 	bhi.w	800060c <Lab3_FSM_Traffic+0x188>
 80004ee:	a201      	add	r2, pc, #4	; (adr r2, 80004f4 <Lab3_FSM_Traffic+0x70>)
 80004f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f4:	0800060d 	.word	0x0800060d
 80004f8:	08000505 	.word	0x08000505
 80004fc:	0800051f 	.word	0x0800051f
 8000500:	08000539 	.word	0x08000539
		case 0: // Do nothing
			break;
		case 1: // increase red duration
			RED_Dur_temp = (RED_Dur_temp == 99) ? 99 : (RED_Dur_temp + 1);
 8000504:	4b6a      	ldr	r3, [pc, #424]	; (80006b0 <Lab3_FSM_Traffic+0x22c>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	2b63      	cmp	r3, #99	; 0x63
 800050a:	d004      	beq.n	8000516 <Lab3_FSM_Traffic+0x92>
 800050c:	4b68      	ldr	r3, [pc, #416]	; (80006b0 <Lab3_FSM_Traffic+0x22c>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	3301      	adds	r3, #1
 8000512:	b2db      	uxtb	r3, r3
 8000514:	e000      	b.n	8000518 <Lab3_FSM_Traffic+0x94>
 8000516:	2363      	movs	r3, #99	; 0x63
 8000518:	4a65      	ldr	r2, [pc, #404]	; (80006b0 <Lab3_FSM_Traffic+0x22c>)
 800051a:	7013      	strb	r3, [r2, #0]
			break;
 800051c:	e076      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		case 2: // increase yellow duration
			YELLOW_Dur_temp = (YELLOW_Dur_temp == 99) ? 99 : (YELLOW_Dur_temp + 1);
 800051e:	4b65      	ldr	r3, [pc, #404]	; (80006b4 <Lab3_FSM_Traffic+0x230>)
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	2b63      	cmp	r3, #99	; 0x63
 8000524:	d004      	beq.n	8000530 <Lab3_FSM_Traffic+0xac>
 8000526:	4b63      	ldr	r3, [pc, #396]	; (80006b4 <Lab3_FSM_Traffic+0x230>)
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	3301      	adds	r3, #1
 800052c:	b2db      	uxtb	r3, r3
 800052e:	e000      	b.n	8000532 <Lab3_FSM_Traffic+0xae>
 8000530:	2363      	movs	r3, #99	; 0x63
 8000532:	4a60      	ldr	r2, [pc, #384]	; (80006b4 <Lab3_FSM_Traffic+0x230>)
 8000534:	7013      	strb	r3, [r2, #0]
			break;
 8000536:	e069      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		case 3: // increase green duration
			GREEN_Dur_temp = (GREEN_Dur_temp == 99) ? 99 : (GREEN_Dur_temp + 1);
 8000538:	4b5f      	ldr	r3, [pc, #380]	; (80006b8 <Lab3_FSM_Traffic+0x234>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	2b63      	cmp	r3, #99	; 0x63
 800053e:	d004      	beq.n	800054a <Lab3_FSM_Traffic+0xc6>
 8000540:	4b5d      	ldr	r3, [pc, #372]	; (80006b8 <Lab3_FSM_Traffic+0x234>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	3301      	adds	r3, #1
 8000546:	b2db      	uxtb	r3, r3
 8000548:	e000      	b.n	800054c <Lab3_FSM_Traffic+0xc8>
 800054a:	2363      	movs	r3, #99	; 0x63
 800054c:	4a5a      	ldr	r2, [pc, #360]	; (80006b8 <Lab3_FSM_Traffic+0x234>)
 800054e:	7013      	strb	r3, [r2, #0]
			break;
 8000550:	e05c      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		}
	}

	// Action when button 3 is pressed
	else if (Actual_Button_State[2]) {
 8000552:	4b50      	ldr	r3, [pc, #320]	; (8000694 <Lab3_FSM_Traffic+0x210>)
 8000554:	789b      	ldrb	r3, [r3, #2]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d035      	beq.n	80005c6 <Lab3_FSM_Traffic+0x142>
		switch (Mode_running){
 800055a:	4b4c      	ldr	r3, [pc, #304]	; (800068c <Lab3_FSM_Traffic+0x208>)
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b03      	cmp	r3, #3
 8000560:	d854      	bhi.n	800060c <Lab3_FSM_Traffic+0x188>
 8000562:	a201      	add	r2, pc, #4	; (adr r2, 8000568 <Lab3_FSM_Traffic+0xe4>)
 8000564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000568:	0800060d 	.word	0x0800060d
 800056c:	08000579 	.word	0x08000579
 8000570:	08000593 	.word	0x08000593
 8000574:	080005ad 	.word	0x080005ad
		case 0: // Do nothing
			break;
		case 1: // increase red duration
			RED_Dur_temp = (RED_Dur_temp == 1) ? 1 : (RED_Dur_temp - 1);
 8000578:	4b4d      	ldr	r3, [pc, #308]	; (80006b0 <Lab3_FSM_Traffic+0x22c>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b01      	cmp	r3, #1
 800057e:	d004      	beq.n	800058a <Lab3_FSM_Traffic+0x106>
 8000580:	4b4b      	ldr	r3, [pc, #300]	; (80006b0 <Lab3_FSM_Traffic+0x22c>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	3b01      	subs	r3, #1
 8000586:	b2db      	uxtb	r3, r3
 8000588:	e000      	b.n	800058c <Lab3_FSM_Traffic+0x108>
 800058a:	2301      	movs	r3, #1
 800058c:	4a48      	ldr	r2, [pc, #288]	; (80006b0 <Lab3_FSM_Traffic+0x22c>)
 800058e:	7013      	strb	r3, [r2, #0]
			break;
 8000590:	e03c      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		case 2: // increase yellow duration
			YELLOW_Dur_temp = (YELLOW_Dur_temp == 1) ? 1 : (YELLOW_Dur_temp - 1);
 8000592:	4b48      	ldr	r3, [pc, #288]	; (80006b4 <Lab3_FSM_Traffic+0x230>)
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	2b01      	cmp	r3, #1
 8000598:	d004      	beq.n	80005a4 <Lab3_FSM_Traffic+0x120>
 800059a:	4b46      	ldr	r3, [pc, #280]	; (80006b4 <Lab3_FSM_Traffic+0x230>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	3b01      	subs	r3, #1
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	e000      	b.n	80005a6 <Lab3_FSM_Traffic+0x122>
 80005a4:	2301      	movs	r3, #1
 80005a6:	4a43      	ldr	r2, [pc, #268]	; (80006b4 <Lab3_FSM_Traffic+0x230>)
 80005a8:	7013      	strb	r3, [r2, #0]
			break;
 80005aa:	e02f      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		case 3: // increase green duration
			GREEN_Dur_temp = (GREEN_Dur_temp == 1) ? 1 : (GREEN_Dur_temp - 1);
 80005ac:	4b42      	ldr	r3, [pc, #264]	; (80006b8 <Lab3_FSM_Traffic+0x234>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	d004      	beq.n	80005be <Lab3_FSM_Traffic+0x13a>
 80005b4:	4b40      	ldr	r3, [pc, #256]	; (80006b8 <Lab3_FSM_Traffic+0x234>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	3b01      	subs	r3, #1
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	e000      	b.n	80005c0 <Lab3_FSM_Traffic+0x13c>
 80005be:	2301      	movs	r3, #1
 80005c0:	4a3d      	ldr	r2, [pc, #244]	; (80006b8 <Lab3_FSM_Traffic+0x234>)
 80005c2:	7013      	strb	r3, [r2, #0]
			break;
 80005c4:	e022      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		}
	}

	// Action when button 4 is pressed
	else if (Actual_Button_State[4]) {
 80005c6:	4b33      	ldr	r3, [pc, #204]	; (8000694 <Lab3_FSM_Traffic+0x210>)
 80005c8:	791b      	ldrb	r3, [r3, #4]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d01d      	beq.n	800060a <Lab3_FSM_Traffic+0x186>
		switch (Mode_running){
 80005ce:	4b2f      	ldr	r3, [pc, #188]	; (800068c <Lab3_FSM_Traffic+0x208>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b03      	cmp	r3, #3
 80005d4:	d81a      	bhi.n	800060c <Lab3_FSM_Traffic+0x188>
 80005d6:	a201      	add	r2, pc, #4	; (adr r2, 80005dc <Lab3_FSM_Traffic+0x158>)
 80005d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005dc:	0800060d 	.word	0x0800060d
 80005e0:	080005ed 	.word	0x080005ed
 80005e4:	080005f7 	.word	0x080005f7
 80005e8:	08000601 	.word	0x08000601
		case 0: // Do nothing
			break;
		case 1: // set red duration
			RED_Dur_count = RED_Dur_temp;
 80005ec:	4b30      	ldr	r3, [pc, #192]	; (80006b0 <Lab3_FSM_Traffic+0x22c>)
 80005ee:	781a      	ldrb	r2, [r3, #0]
 80005f0:	4b2b      	ldr	r3, [pc, #172]	; (80006a0 <Lab3_FSM_Traffic+0x21c>)
 80005f2:	701a      	strb	r2, [r3, #0]
			break;
 80005f4:	e00a      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		case 2: // set yellow duration
			YELLOW_Dur_count = YELLOW_Dur_temp;
 80005f6:	4b2f      	ldr	r3, [pc, #188]	; (80006b4 <Lab3_FSM_Traffic+0x230>)
 80005f8:	781a      	ldrb	r2, [r3, #0]
 80005fa:	4b30      	ldr	r3, [pc, #192]	; (80006bc <Lab3_FSM_Traffic+0x238>)
 80005fc:	701a      	strb	r2, [r3, #0]
			break;
 80005fe:	e005      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		case 3: // set green duration
			GREEN_Dur_count = GREEN_Dur_temp;
 8000600:	4b2d      	ldr	r3, [pc, #180]	; (80006b8 <Lab3_FSM_Traffic+0x234>)
 8000602:	781a      	ldrb	r2, [r3, #0]
 8000604:	4b28      	ldr	r3, [pc, #160]	; (80006a8 <Lab3_FSM_Traffic+0x224>)
 8000606:	701a      	strb	r2, [r3, #0]
			break;
 8000608:	e000      	b.n	800060c <Lab3_FSM_Traffic+0x188>
		}
	}
 800060a:	bf00      	nop


	//-------DISPLAY-------
	if (Seg_flag) {
 800060c:	4b2c      	ldr	r3, [pc, #176]	; (80006c0 <Lab3_FSM_Traffic+0x23c>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d039      	beq.n	8000688 <Lab3_FSM_Traffic+0x204>
		switch(Mode_running) {
 8000614:	4b1d      	ldr	r3, [pc, #116]	; (800068c <Lab3_FSM_Traffic+0x208>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2b03      	cmp	r3, #3
 800061a:	d820      	bhi.n	800065e <Lab3_FSM_Traffic+0x1da>
 800061c:	a201      	add	r2, pc, #4	; (adr r2, 8000624 <Lab3_FSM_Traffic+0x1a0>)
 800061e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000622:	bf00      	nop
 8000624:	0800065f 	.word	0x0800065f
 8000628:	08000635 	.word	0x08000635
 800062c:	08000643 	.word	0x08000643
 8000630:	08000651 	.word	0x08000651
		case 0:
			break;
		case 1:
			Update_Display(RED_Dur_temp, 2);
 8000634:	4b1e      	ldr	r3, [pc, #120]	; (80006b0 <Lab3_FSM_Traffic+0x22c>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2102      	movs	r1, #2
 800063a:	4618      	mov	r0, r3
 800063c:	f000 facc 	bl	8000bd8 <Update_Display>
			break;
 8000640:	e00d      	b.n	800065e <Lab3_FSM_Traffic+0x1da>
		case 2:
			Update_Display(YELLOW_Dur_temp, 3);
 8000642:	4b1c      	ldr	r3, [pc, #112]	; (80006b4 <Lab3_FSM_Traffic+0x230>)
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	2103      	movs	r1, #3
 8000648:	4618      	mov	r0, r3
 800064a:	f000 fac5 	bl	8000bd8 <Update_Display>
			break;
 800064e:	e006      	b.n	800065e <Lab3_FSM_Traffic+0x1da>
		case 3:
			Update_Display(GREEN_Dur_temp, 4);
 8000650:	4b19      	ldr	r3, [pc, #100]	; (80006b8 <Lab3_FSM_Traffic+0x234>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2104      	movs	r1, #4
 8000656:	4618      	mov	r0, r3
 8000658:	f000 fabe 	bl	8000bd8 <Update_Display>
			break;
 800065c:	bf00      	nop
		}
		Scan_Display(Seg_ind, 2);
 800065e:	4b19      	ldr	r3, [pc, #100]	; (80006c4 <Lab3_FSM_Traffic+0x240>)
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2102      	movs	r1, #2
 8000664:	4618      	mov	r0, r3
 8000666:	f000 fb3d 	bl	8000ce4 <Scan_Display>
		Seg_ind = (Seg_ind + 1) % 2;
 800066a:	4b16      	ldr	r3, [pc, #88]	; (80006c4 <Lab3_FSM_Traffic+0x240>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	3301      	adds	r3, #1
 8000670:	2b00      	cmp	r3, #0
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	bfb8      	it	lt
 8000678:	425b      	neglt	r3, r3
 800067a:	b2da      	uxtb	r2, r3
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <Lab3_FSM_Traffic+0x240>)
 800067e:	701a      	strb	r2, [r3, #0]
		setTimerScan7Seg(500);
 8000680:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000684:	f000 f8f4 	bl	8000870 <setTimerScan7Seg>
	}
}
 8000688:	bf00      	nop
 800068a:	bd80      	pop	{r7, pc}
 800068c:	20000059 	.word	0x20000059
 8000690:	20000008 	.word	0x20000008
 8000694:	20000068 	.word	0x20000068
 8000698:	20000058 	.word	0x20000058
 800069c:	20000005 	.word	0x20000005
 80006a0:	20000000 	.word	0x20000000
 80006a4:	20000003 	.word	0x20000003
 80006a8:	20000002 	.word	0x20000002
 80006ac:	20000004 	.word	0x20000004
 80006b0:	20000018 	.word	0x20000018
 80006b4:	20000019 	.word	0x20000019
 80006b8:	2000001a 	.word	0x2000001a
 80006bc:	20000001 	.word	0x20000001
 80006c0:	2000005b 	.word	0x2000005b
 80006c4:	20000078 	.word	0x20000078

080006c8 <LED7SEG_Init>:
											GPIO_TypeDef* SEG_C,  uint16_t SEG_C_Pin,
											GPIO_TypeDef* SEG_D,  uint16_t SEG_D_Pin,
											GPIO_TypeDef* SEG_E,  uint16_t SEG_E_Pin,
											GPIO_TypeDef* SEG_F,  uint16_t SEG_F_Pin,
											GPIO_TypeDef* SEG_G,  uint16_t SEG_G_Pin)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	60f8      	str	r0, [r7, #12]
 80006d0:	60b9      	str	r1, [r7, #8]
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	4613      	mov	r3, r2
 80006d6:	80fb      	strh	r3, [r7, #6]
	LED7SEG->SEG_A = SEG_A;
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	68ba      	ldr	r2, [r7, #8]
 80006dc:	601a      	str	r2, [r3, #0]
	LED7SEG->SEG_B = SEG_B;
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	683a      	ldr	r2, [r7, #0]
 80006e2:	609a      	str	r2, [r3, #8]
	LED7SEG->SEG_C = SEG_C;
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	69fa      	ldr	r2, [r7, #28]
 80006e8:	611a      	str	r2, [r3, #16]
	LED7SEG->SEG_D = SEG_D;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006ee:	619a      	str	r2, [r3, #24]
	LED7SEG->SEG_E = SEG_E;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80006f4:	621a      	str	r2, [r3, #32]
	LED7SEG->SEG_F = SEG_F;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80006fa:	629a      	str	r2, [r3, #40]	; 0x28
	LED7SEG->SEG_G = SEG_G;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000700:	631a      	str	r2, [r3, #48]	; 0x30
	LED7SEG->SEG_A_Pin = SEG_A_Pin;
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	88fa      	ldrh	r2, [r7, #6]
 8000706:	809a      	strh	r2, [r3, #4]
	LED7SEG->SEG_B_Pin = SEG_B_Pin;
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	8b3a      	ldrh	r2, [r7, #24]
 800070c:	819a      	strh	r2, [r3, #12]
	LED7SEG->SEG_C_Pin = SEG_C_Pin;
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	8c3a      	ldrh	r2, [r7, #32]
 8000712:	829a      	strh	r2, [r3, #20]
	LED7SEG->SEG_D_Pin = SEG_D_Pin;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000718:	839a      	strh	r2, [r3, #28]
	LED7SEG->SEG_E_Pin = SEG_E_Pin;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800071e:	849a      	strh	r2, [r3, #36]	; 0x24
	LED7SEG->SEG_F_Pin = SEG_F_Pin;
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000724:	859a      	strh	r2, [r3, #44]	; 0x2c
	LED7SEG->SEG_G_Pin = SEG_G_Pin;
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800072c:	869a      	strh	r2, [r3, #52]	; 0x34
}
 800072e:	bf00      	nop
 8000730:	3714      	adds	r7, #20
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr

08000738 <LED7SEG_Write>:

void LED7SEG_Write(LED7SEG_Name* LED7SEG, uint8_t number){
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	460b      	mov	r3, r1
 8000742:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(LED7SEG->SEG_A, LED7SEG->SEG_A_Pin, AnodeNumber[number]&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	6818      	ldr	r0, [r3, #0]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	8899      	ldrh	r1, [r3, #4]
 800074c:	78fb      	ldrb	r3, [r7, #3]
 800074e:	4a33      	ldr	r2, [pc, #204]	; (800081c <LED7SEG_Write+0xe4>)
 8000750:	5cd3      	ldrb	r3, [r2, r3]
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	b2db      	uxtb	r3, r3
 8000758:	461a      	mov	r2, r3
 800075a:	f000 ffbe 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7SEG->SEG_B, LED7SEG->SEG_B_Pin, AnodeNumber[number]&0x02?GPIO_PIN_SET:GPIO_PIN_RESET);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	6898      	ldr	r0, [r3, #8]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	8999      	ldrh	r1, [r3, #12]
 8000766:	78fb      	ldrb	r3, [r7, #3]
 8000768:	4a2c      	ldr	r2, [pc, #176]	; (800081c <LED7SEG_Write+0xe4>)
 800076a:	5cd3      	ldrb	r3, [r2, r3]
 800076c:	105b      	asrs	r3, r3, #1
 800076e:	b2db      	uxtb	r3, r3
 8000770:	f003 0301 	and.w	r3, r3, #1
 8000774:	b2db      	uxtb	r3, r3
 8000776:	461a      	mov	r2, r3
 8000778:	f000 ffaf 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7SEG->SEG_C, LED7SEG->SEG_C_Pin, AnodeNumber[number]&0x04?GPIO_PIN_SET:GPIO_PIN_RESET);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	6918      	ldr	r0, [r3, #16]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	8a99      	ldrh	r1, [r3, #20]
 8000784:	78fb      	ldrb	r3, [r7, #3]
 8000786:	4a25      	ldr	r2, [pc, #148]	; (800081c <LED7SEG_Write+0xe4>)
 8000788:	5cd3      	ldrb	r3, [r2, r3]
 800078a:	109b      	asrs	r3, r3, #2
 800078c:	b2db      	uxtb	r3, r3
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	b2db      	uxtb	r3, r3
 8000794:	461a      	mov	r2, r3
 8000796:	f000 ffa0 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7SEG->SEG_D, LED7SEG->SEG_D_Pin, AnodeNumber[number]&0x08?GPIO_PIN_SET:GPIO_PIN_RESET);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	6998      	ldr	r0, [r3, #24]
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8b99      	ldrh	r1, [r3, #28]
 80007a2:	78fb      	ldrb	r3, [r7, #3]
 80007a4:	4a1d      	ldr	r2, [pc, #116]	; (800081c <LED7SEG_Write+0xe4>)
 80007a6:	5cd3      	ldrb	r3, [r2, r3]
 80007a8:	10db      	asrs	r3, r3, #3
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	f003 0301 	and.w	r3, r3, #1
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	461a      	mov	r2, r3
 80007b4:	f000 ff91 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7SEG->SEG_E, LED7SEG->SEG_E_Pin, AnodeNumber[number]&0x10?GPIO_PIN_SET:GPIO_PIN_RESET);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	6a18      	ldr	r0, [r3, #32]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	8c99      	ldrh	r1, [r3, #36]	; 0x24
 80007c0:	78fb      	ldrb	r3, [r7, #3]
 80007c2:	4a16      	ldr	r2, [pc, #88]	; (800081c <LED7SEG_Write+0xe4>)
 80007c4:	5cd3      	ldrb	r3, [r2, r3]
 80007c6:	111b      	asrs	r3, r3, #4
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	461a      	mov	r2, r3
 80007d2:	f000 ff82 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7SEG->SEG_F, LED7SEG->SEG_F_Pin, AnodeNumber[number]&0x20?GPIO_PIN_SET:GPIO_PIN_RESET);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
 80007de:	78fb      	ldrb	r3, [r7, #3]
 80007e0:	4a0e      	ldr	r2, [pc, #56]	; (800081c <LED7SEG_Write+0xe4>)
 80007e2:	5cd3      	ldrb	r3, [r2, r3]
 80007e4:	115b      	asrs	r3, r3, #5
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	f003 0301 	and.w	r3, r3, #1
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	461a      	mov	r2, r3
 80007f0:	f000 ff73 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7SEG->SEG_G, LED7SEG->SEG_G_Pin, AnodeNumber[number]&0x40?GPIO_PIN_SET:GPIO_PIN_RESET);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 80007fc:	78fb      	ldrb	r3, [r7, #3]
 80007fe:	4a07      	ldr	r2, [pc, #28]	; (800081c <LED7SEG_Write+0xe4>)
 8000800:	5cd3      	ldrb	r3, [r2, r3]
 8000802:	119b      	asrs	r3, r3, #6
 8000804:	b2db      	uxtb	r3, r3
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	b2db      	uxtb	r3, r3
 800080c:	461a      	mov	r2, r3
 800080e:	f000 ff64 	bl	80016da <HAL_GPIO_WritePin>
}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	2000001c 	.word	0x2000001c

08000820 <HAL_TIM_PeriodElapsedCallback>:
 */

#include "Timer.h"

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
	timer_run();
 8000828:	f000 f85a 	bl	80008e0 <timer_run>
	button_reading();
 800082c:	f000 f8f2 	bl	8000a14 <button_reading>
}
 8000830:	bf00      	nop
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <setTimerSec>:
// Set Timer for count 1 secons
uint8_t Sec_counter;
uint8_t Sec_flag = 0;
uint8_t TIMER_CYCLE = 10;

void setTimerSec(int duration){
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	Sec_counter = duration / TIMER_CYCLE;
 8000840:	4b08      	ldr	r3, [pc, #32]	; (8000864 <setTimerSec+0x2c>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	461a      	mov	r2, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	fb93 f3f2 	sdiv	r3, r3, r2
 800084c:	b2da      	uxtb	r2, r3
 800084e:	4b06      	ldr	r3, [pc, #24]	; (8000868 <setTimerSec+0x30>)
 8000850:	701a      	strb	r2, [r3, #0]
	Sec_flag = 0;
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <setTimerSec+0x34>)
 8000854:	2200      	movs	r2, #0
 8000856:	701a      	strb	r2, [r3, #0]
}
 8000858:	bf00      	nop
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	20000026 	.word	0x20000026
 8000868:	2000007a 	.word	0x2000007a
 800086c:	2000005a 	.word	0x2000005a

08000870 <setTimerScan7Seg>:

// Set Timer for scan LED7SEG
uint8_t Seg_counter;
uint8_t Seg_flag = 0;
void setTimerScan7Seg(int duration){
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
	Seg_counter = duration / TIMER_CYCLE;
 8000878:	4b08      	ldr	r3, [pc, #32]	; (800089c <setTimerScan7Seg+0x2c>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	461a      	mov	r2, r3
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	fb93 f3f2 	sdiv	r3, r3, r2
 8000884:	b2da      	uxtb	r2, r3
 8000886:	4b06      	ldr	r3, [pc, #24]	; (80008a0 <setTimerScan7Seg+0x30>)
 8000888:	701a      	strb	r2, [r3, #0]
	Seg_flag = 0;
 800088a:	4b06      	ldr	r3, [pc, #24]	; (80008a4 <setTimerScan7Seg+0x34>)
 800088c:	2200      	movs	r2, #0
 800088e:	701a      	strb	r2, [r3, #0]
}
 8000890:	bf00      	nop
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	20000026 	.word	0x20000026
 80008a0:	20000079 	.word	0x20000079
 80008a4:	2000005b 	.word	0x2000005b

080008a8 <setTimerBlinky>:

// Set Timer for blinky led 2Hz
uint8_t Blink_counter;
uint8_t Blinky_flag = 0;
void setTimerBlinky(int duration){
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
	Blink_counter = duration / TIMER_CYCLE;
 80008b0:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <setTimerBlinky+0x2c>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	461a      	mov	r2, r3
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <setTimerBlinky+0x30>)
 80008c0:	701a      	strb	r2, [r3, #0]
	Blinky_flag = 0;
 80008c2:	4b06      	ldr	r3, [pc, #24]	; (80008dc <setTimerBlinky+0x34>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]
}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bc80      	pop	{r7}
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	20000026 	.word	0x20000026
 80008d8:	2000007b 	.word	0x2000007b
 80008dc:	2000005c 	.word	0x2000005c

080008e0 <timer_run>:

// Timer function
void timer_run(){
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
	if (!(--Sec_counter)){
 80008e4:	4b15      	ldr	r3, [pc, #84]	; (800093c <timer_run+0x5c>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	3b01      	subs	r3, #1
 80008ea:	b2da      	uxtb	r2, r3
 80008ec:	4b13      	ldr	r3, [pc, #76]	; (800093c <timer_run+0x5c>)
 80008ee:	701a      	strb	r2, [r3, #0]
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <timer_run+0x5c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d102      	bne.n	80008fe <timer_run+0x1e>
		Sec_flag = 1;
 80008f8:	4b11      	ldr	r3, [pc, #68]	; (8000940 <timer_run+0x60>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	701a      	strb	r2, [r3, #0]
	}
	if (!(--Seg_counter)){
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <timer_run+0x64>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	3b01      	subs	r3, #1
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <timer_run+0x64>)
 8000908:	701a      	strb	r2, [r3, #0]
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <timer_run+0x64>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d102      	bne.n	8000918 <timer_run+0x38>
		Seg_flag = 1;
 8000912:	4b0d      	ldr	r3, [pc, #52]	; (8000948 <timer_run+0x68>)
 8000914:	2201      	movs	r2, #1
 8000916:	701a      	strb	r2, [r3, #0]
	}
	if (!(--Blink_counter)){
 8000918:	4b0c      	ldr	r3, [pc, #48]	; (800094c <timer_run+0x6c>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	3b01      	subs	r3, #1
 800091e:	b2da      	uxtb	r2, r3
 8000920:	4b0a      	ldr	r3, [pc, #40]	; (800094c <timer_run+0x6c>)
 8000922:	701a      	strb	r2, [r3, #0]
 8000924:	4b09      	ldr	r3, [pc, #36]	; (800094c <timer_run+0x6c>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d102      	bne.n	8000932 <timer_run+0x52>
		Blinky_flag = 1;
 800092c:	4b08      	ldr	r3, [pc, #32]	; (8000950 <timer_run+0x70>)
 800092e:	2201      	movs	r2, #1
 8000930:	701a      	strb	r2, [r3, #0]
	}
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	2000007a 	.word	0x2000007a
 8000940:	2000005a 	.word	0x2000005a
 8000944:	20000079 	.word	0x20000079
 8000948:	2000005b 	.word	0x2000005b
 800094c:	2000007b 	.word	0x2000007b
 8000950:	2000005c 	.word	0x2000005c

08000954 <fsm_for_input_processing>:

enum ButtonState Button_State[4] = {BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED};
enum ButtonState Button_State_Temp[4] = {BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED};
uint8_t Actual_Button_State[4] = {0, 0, 0, 0};

void fsm_for_input_processing(void){
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
    for(int i = 0; i < 4; i++) {
 800095a:	2300      	movs	r3, #0
 800095c:	607b      	str	r3, [r7, #4]
 800095e:	e04a      	b.n	80009f6 <fsm_for_input_processing+0xa2>
        switch(Button_State[i]){
 8000960:	4a29      	ldr	r2, [pc, #164]	; (8000a08 <fsm_for_input_processing+0xb4>)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4413      	add	r3, r2
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d002      	beq.n	8000972 <fsm_for_input_processing+0x1e>
 800096c:	2b01      	cmp	r3, #1
 800096e:	d00e      	beq.n	800098e <fsm_for_input_processing+0x3a>
 8000970:	e01e      	b.n	80009b0 <fsm_for_input_processing+0x5c>
            case BUTTON_RELEASED:
                if(is_button_pressed(i)){
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	b2db      	uxtb	r3, r3
 8000976:	4618      	mov	r0, r3
 8000978:	f000 f892 	bl	8000aa0 <is_button_pressed>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d013      	beq.n	80009aa <fsm_for_input_processing+0x56>
                    Button_State[i] = BUTTON_PRESSED;
 8000982:	4a21      	ldr	r2, [pc, #132]	; (8000a08 <fsm_for_input_processing+0xb4>)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4413      	add	r3, r2
 8000988:	2201      	movs	r2, #1
 800098a:	701a      	strb	r2, [r3, #0]
                }
                break;
 800098c:	e00d      	b.n	80009aa <fsm_for_input_processing+0x56>
            case BUTTON_PRESSED:
                if(!is_button_pressed(i)){
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	b2db      	uxtb	r3, r3
 8000992:	4618      	mov	r0, r3
 8000994:	f000 f884 	bl	8000aa0 <is_button_pressed>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d107      	bne.n	80009ae <fsm_for_input_processing+0x5a>
                    Button_State[i] = BUTTON_RELEASED;
 800099e:	4a1a      	ldr	r2, [pc, #104]	; (8000a08 <fsm_for_input_processing+0xb4>)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4413      	add	r3, r2
 80009a4:	2200      	movs	r2, #0
 80009a6:	701a      	strb	r2, [r3, #0]
                }
                break;
 80009a8:	e001      	b.n	80009ae <fsm_for_input_processing+0x5a>
                break;
 80009aa:	bf00      	nop
 80009ac:	e000      	b.n	80009b0 <fsm_for_input_processing+0x5c>
                break;
 80009ae:	bf00      	nop
        }
        if((Button_State_Temp[i] == BUTTON_RELEASED) && (Button_State[i] == BUTTON_PRESSED)) {
 80009b0:	4a16      	ldr	r2, [pc, #88]	; (8000a0c <fsm_for_input_processing+0xb8>)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4413      	add	r3, r2
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d10b      	bne.n	80009d4 <fsm_for_input_processing+0x80>
 80009bc:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <fsm_for_input_processing+0xb4>)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d105      	bne.n	80009d4 <fsm_for_input_processing+0x80>
        	Actual_Button_State[i] = 1;
 80009c8:	4a11      	ldr	r2, [pc, #68]	; (8000a10 <fsm_for_input_processing+0xbc>)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4413      	add	r3, r2
 80009ce:	2201      	movs	r2, #1
 80009d0:	701a      	strb	r2, [r3, #0]
 80009d2:	e004      	b.n	80009de <fsm_for_input_processing+0x8a>
        }
        else {
        	Actual_Button_State[i] = 0;
 80009d4:	4a0e      	ldr	r2, [pc, #56]	; (8000a10 <fsm_for_input_processing+0xbc>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	2200      	movs	r2, #0
 80009dc:	701a      	strb	r2, [r3, #0]
        }
        Button_State_Temp[i] = Button_State[i];
 80009de:	4a0a      	ldr	r2, [pc, #40]	; (8000a08 <fsm_for_input_processing+0xb4>)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4413      	add	r3, r2
 80009e4:	7819      	ldrb	r1, [r3, #0]
 80009e6:	4a09      	ldr	r2, [pc, #36]	; (8000a0c <fsm_for_input_processing+0xb8>)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4413      	add	r3, r2
 80009ec:	460a      	mov	r2, r1
 80009ee:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 4; i++) {
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3301      	adds	r3, #1
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2b03      	cmp	r3, #3
 80009fa:	ddb1      	ble.n	8000960 <fsm_for_input_processing+0xc>
    }
}
 80009fc:	bf00      	nop
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000060 	.word	0x20000060
 8000a0c:	20000064 	.word	0x20000064
 8000a10:	20000068 	.word	0x20000068

08000a14 <button_reading>:
static GPIO_PinState debounceButtonBuffer1[NO_OF_BUTTONS];
static GPIO_PinState debounceButtonBuffer2[NO_OF_BUTTONS];
// define pinout of button
static uint16_t Button_Pin[NO_OF_BUTTONS] = {BUTTON_1_Pin, BUTTON_2_Pin, BUTTON_3_Pin, BUTTON_4_Pin};

void button_reading(void){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	607b      	str	r3, [r7, #4]
 8000a1e:	e02d      	b.n	8000a7c <button_reading+0x68>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000a20:	4a1a      	ldr	r2, [pc, #104]	; (8000a8c <button_reading+0x78>)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4413      	add	r3, r2
 8000a26:	7819      	ldrb	r1, [r3, #0]
 8000a28:	4a19      	ldr	r2, [pc, #100]	; (8000a90 <button_reading+0x7c>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	460a      	mov	r2, r1
 8000a30:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOA, Button_Pin[i]);
 8000a32:	4a18      	ldr	r2, [pc, #96]	; (8000a94 <button_reading+0x80>)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4816      	ldr	r0, [pc, #88]	; (8000a98 <button_reading+0x84>)
 8000a3e:	f000 fe35 	bl	80016ac <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	4619      	mov	r1, r3
 8000a46:	4a11      	ldr	r2, [pc, #68]	; (8000a8c <button_reading+0x78>)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	460a      	mov	r2, r1
 8000a4e:	701a      	strb	r2, [r3, #0]
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000a50:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <button_reading+0x78>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4413      	add	r3, r2
 8000a56:	781a      	ldrb	r2, [r3, #0]
 8000a58:	490d      	ldr	r1, [pc, #52]	; (8000a90 <button_reading+0x7c>)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	440b      	add	r3, r1
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d108      	bne.n	8000a76 <button_reading+0x62>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000a64:	4a09      	ldr	r2, [pc, #36]	; (8000a8c <button_reading+0x78>)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4413      	add	r3, r2
 8000a6a:	7819      	ldrb	r1, [r3, #0]
 8000a6c:	4a0b      	ldr	r2, [pc, #44]	; (8000a9c <button_reading+0x88>)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4413      	add	r3, r2
 8000a72:	460a      	mov	r2, r1
 8000a74:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2b03      	cmp	r3, #3
 8000a80:	ddce      	ble.n	8000a20 <button_reading+0xc>
		}
	}
}
 8000a82:	bf00      	nop
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000070 	.word	0x20000070
 8000a90:	20000074 	.word	0x20000074
 8000a94:	20000028 	.word	0x20000028
 8000a98:	40010800 	.word	0x40010800
 8000a9c:	2000006c 	.word	0x2000006c

08000aa0 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index) {
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	2b03      	cmp	r3, #3
 8000aae:	d901      	bls.n	8000ab4 <is_button_pressed+0x14>
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	e007      	b.n	8000ac4 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000ab4:	79fb      	ldrb	r3, [r7, #7]
 8000ab6:	4a06      	ldr	r2, [pc, #24]	; (8000ad0 <is_button_pressed+0x30>)
 8000ab8:	5cd3      	ldrb	r3, [r2, r3]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	bf0c      	ite	eq
 8000abe:	2301      	moveq	r3, #1
 8000ac0:	2300      	movne	r3, #0
 8000ac2:	b2db      	uxtb	r3, r3
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	370c      	adds	r7, #12
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bc80      	pop	{r7}
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	2000006c 	.word	0x2000006c

08000ad4 <Lab3_Led_Init>:
// Init traffic Led and 7seg
//-----------------------------------------------------------------------
LED7SEG_Name SEG1;
LED7SEG_Name SEG2;

void Lab3_Led_Init(void){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08c      	sub	sp, #48	; 0x30
 8000ad8:	af0c      	add	r7, sp, #48	; 0x30
	// Turn off all traffic led
	HAL_GPIO_WritePin(GPIOA, RED_0_Pin, GPIO_PIN_SET);
 8000ada:	2201      	movs	r2, #1
 8000adc:	2102      	movs	r1, #2
 8000ade:	483a      	ldr	r0, [pc, #232]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000ae0:	f000 fdfb 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, YELLOW_0_Pin, GPIO_PIN_SET);
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	2104      	movs	r1, #4
 8000ae8:	4837      	ldr	r0, [pc, #220]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000aea:	f000 fdf6 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GREEN_0_Pin, GPIO_PIN_SET);
 8000aee:	2201      	movs	r2, #1
 8000af0:	2108      	movs	r1, #8
 8000af2:	4835      	ldr	r0, [pc, #212]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000af4:	f000 fdf1 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, RED_1_Pin, GPIO_PIN_SET);
 8000af8:	2201      	movs	r2, #1
 8000afa:	2110      	movs	r1, #16
 8000afc:	4832      	ldr	r0, [pc, #200]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000afe:	f000 fdec 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, YELLOW_1_Pin, GPIO_PIN_SET);
 8000b02:	2201      	movs	r2, #1
 8000b04:	2120      	movs	r1, #32
 8000b06:	4830      	ldr	r0, [pc, #192]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000b08:	f000 fde7 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GREEN_1_Pin, GPIO_PIN_SET);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	2140      	movs	r1, #64	; 0x40
 8000b10:	482d      	ldr	r0, [pc, #180]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000b12:	f000 fde2 	bl	80016da <HAL_GPIO_WritePin>

	// Turn off 4 led 7SEG
	HAL_GPIO_WritePin(GPIOA, EN1_1_Pin, GPIO_PIN_SET);
 8000b16:	2201      	movs	r2, #1
 8000b18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b1c:	482a      	ldr	r0, [pc, #168]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000b1e:	f000 fddc 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, EN1_2_Pin, GPIO_PIN_SET);
 8000b22:	2201      	movs	r2, #1
 8000b24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b28:	4827      	ldr	r0, [pc, #156]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000b2a:	f000 fdd6 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, EN2_1_Pin, GPIO_PIN_SET);
 8000b2e:	2201      	movs	r2, #1
 8000b30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b34:	4824      	ldr	r0, [pc, #144]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000b36:	f000 fdd0 	bl	80016da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, EN2_2_Pin, GPIO_PIN_SET);
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b40:	4821      	ldr	r0, [pc, #132]	; (8000bc8 <Lab3_Led_Init+0xf4>)
 8000b42:	f000 fdca 	bl	80016da <HAL_GPIO_WritePin>

	// Init 2 led 7seg for 2 road
	LED7SEG_Init(&SEG1,	GPIOB, SEG1_0_Pin,
 8000b46:	2340      	movs	r3, #64	; 0x40
 8000b48:	930a      	str	r3, [sp, #40]	; 0x28
 8000b4a:	4b20      	ldr	r3, [pc, #128]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b4c:	9309      	str	r3, [sp, #36]	; 0x24
 8000b4e:	2320      	movs	r3, #32
 8000b50:	9308      	str	r3, [sp, #32]
 8000b52:	4b1e      	ldr	r3, [pc, #120]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b54:	9307      	str	r3, [sp, #28]
 8000b56:	2310      	movs	r3, #16
 8000b58:	9306      	str	r3, [sp, #24]
 8000b5a:	4b1c      	ldr	r3, [pc, #112]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b5c:	9305      	str	r3, [sp, #20]
 8000b5e:	2308      	movs	r3, #8
 8000b60:	9304      	str	r3, [sp, #16]
 8000b62:	4b1a      	ldr	r3, [pc, #104]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b64:	9303      	str	r3, [sp, #12]
 8000b66:	2304      	movs	r3, #4
 8000b68:	9302      	str	r3, [sp, #8]
 8000b6a:	4b18      	ldr	r3, [pc, #96]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b6c:	9301      	str	r3, [sp, #4]
 8000b6e:	2302      	movs	r3, #2
 8000b70:	9300      	str	r3, [sp, #0]
 8000b72:	4b16      	ldr	r3, [pc, #88]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b74:	2201      	movs	r2, #1
 8000b76:	4915      	ldr	r1, [pc, #84]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b78:	4815      	ldr	r0, [pc, #84]	; (8000bd0 <Lab3_Led_Init+0xfc>)
 8000b7a:	f7ff fda5 	bl	80006c8 <LED7SEG_Init>
						GPIOB, SEG1_2_Pin,
						GPIOB, SEG1_3_Pin,
						GPIOB, SEG1_4_Pin,
						GPIOB, SEG1_5_Pin,
						GPIOB, SEG1_6_Pin);
	LED7SEG_Init(&SEG2,	GPIOB, SEG2_0_Pin,
 8000b7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b82:	930a      	str	r3, [sp, #40]	; 0x28
 8000b84:	4b11      	ldr	r3, [pc, #68]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b86:	9309      	str	r3, [sp, #36]	; 0x24
 8000b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b8c:	9308      	str	r3, [sp, #32]
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b90:	9307      	str	r3, [sp, #28]
 8000b92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b96:	9306      	str	r3, [sp, #24]
 8000b98:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000b9a:	9305      	str	r3, [sp, #20]
 8000b9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ba0:	9304      	str	r3, [sp, #16]
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000ba4:	9303      	str	r3, [sp, #12]
 8000ba6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000baa:	9302      	str	r3, [sp, #8]
 8000bac:	4b07      	ldr	r3, [pc, #28]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000bae:	9301      	str	r3, [sp, #4]
 8000bb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bb4:	9300      	str	r3, [sp, #0]
 8000bb6:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000bb8:	2280      	movs	r2, #128	; 0x80
 8000bba:	4904      	ldr	r1, [pc, #16]	; (8000bcc <Lab3_Led_Init+0xf8>)
 8000bbc:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <Lab3_Led_Init+0x100>)
 8000bbe:	f7ff fd83 	bl	80006c8 <LED7SEG_Init>
						GPIOB, SEG2_2_Pin,
						GPIOB, SEG2_3_Pin,
						GPIOB, SEG2_4_Pin,
						GPIOB, SEG2_5_Pin,
						GPIOB, SEG2_6_Pin);
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40010800 	.word	0x40010800
 8000bcc:	40010c00 	.word	0x40010c00
 8000bd0:	200000bc 	.word	0x200000bc
 8000bd4:	2000007c 	.word	0x2000007c

08000bd8 <Update_Display>:
// Led7Seg process
//-----------------------------------------------------------------------
int Main_led_buffer[2];
int Sub_led_buffer[2];

void Update_Display(uint8_t main, uint8_t sub){
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	460a      	mov	r2, r1
 8000be2:	71fb      	strb	r3, [r7, #7]
 8000be4:	4613      	mov	r3, r2
 8000be6:	71bb      	strb	r3, [r7, #6]
	// Update main road index
	Main_led_buffer[0] = main / 10;
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	4a19      	ldr	r2, [pc, #100]	; (8000c50 <Update_Display+0x78>)
 8000bec:	fba2 2303 	umull	r2, r3, r2, r3
 8000bf0:	08db      	lsrs	r3, r3, #3
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4b17      	ldr	r3, [pc, #92]	; (8000c54 <Update_Display+0x7c>)
 8000bf8:	601a      	str	r2, [r3, #0]
	Main_led_buffer[1] = main % 10;
 8000bfa:	79fa      	ldrb	r2, [r7, #7]
 8000bfc:	4b14      	ldr	r3, [pc, #80]	; (8000c50 <Update_Display+0x78>)
 8000bfe:	fba3 1302 	umull	r1, r3, r3, r2
 8000c02:	08d9      	lsrs	r1, r3, #3
 8000c04:	460b      	mov	r3, r1
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	440b      	add	r3, r1
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b10      	ldr	r3, [pc, #64]	; (8000c54 <Update_Display+0x7c>)
 8000c14:	605a      	str	r2, [r3, #4]
	// Update sub road index
	Sub_led_buffer[0] = sub / 10;
 8000c16:	79bb      	ldrb	r3, [r7, #6]
 8000c18:	4a0d      	ldr	r2, [pc, #52]	; (8000c50 <Update_Display+0x78>)
 8000c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c1e:	08db      	lsrs	r3, r3, #3
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	461a      	mov	r2, r3
 8000c24:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <Update_Display+0x80>)
 8000c26:	601a      	str	r2, [r3, #0]
	Sub_led_buffer[1] = sub % 10;
 8000c28:	79ba      	ldrb	r2, [r7, #6]
 8000c2a:	4b09      	ldr	r3, [pc, #36]	; (8000c50 <Update_Display+0x78>)
 8000c2c:	fba3 1302 	umull	r1, r3, r3, r2
 8000c30:	08d9      	lsrs	r1, r3, #3
 8000c32:	460b      	mov	r3, r1
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	440b      	add	r3, r1
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	461a      	mov	r2, r3
 8000c40:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <Update_Display+0x80>)
 8000c42:	605a      	str	r2, [r3, #4]
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	cccccccd 	.word	0xcccccccd
 8000c54:	200000f4 	.word	0x200000f4
 8000c58:	200000b4 	.word	0x200000b4

08000c5c <Enable_led7seg>:

void Enable_led7seg(int num){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
	switch (num){
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d003      	beq.n	8000c72 <Enable_led7seg+0x16>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d019      	beq.n	8000ca4 <Enable_led7seg+0x48>
				HAL_GPIO_WritePin(EN1_2_GPIO_Port, EN1_2_Pin, RESET);
				HAL_GPIO_WritePin(EN2_1_GPIO_Port, EN2_1_Pin, SET);
				HAL_GPIO_WritePin(EN2_2_GPIO_Port, EN2_2_Pin, RESET);
				break;
	}
}
 8000c70:	e031      	b.n	8000cd6 <Enable_led7seg+0x7a>
		case 0: HAL_GPIO_WritePin(EN1_1_GPIO_Port, EN1_1_Pin, RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c78:	4819      	ldr	r0, [pc, #100]	; (8000ce0 <Enable_led7seg+0x84>)
 8000c7a:	f000 fd2e 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN1_2_GPIO_Port, EN1_2_Pin, SET);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c84:	4816      	ldr	r0, [pc, #88]	; (8000ce0 <Enable_led7seg+0x84>)
 8000c86:	f000 fd28 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN2_1_GPIO_Port, EN2_1_Pin, RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c90:	4813      	ldr	r0, [pc, #76]	; (8000ce0 <Enable_led7seg+0x84>)
 8000c92:	f000 fd22 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN2_2_GPIO_Port, EN2_2_Pin, SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c9c:	4810      	ldr	r0, [pc, #64]	; (8000ce0 <Enable_led7seg+0x84>)
 8000c9e:	f000 fd1c 	bl	80016da <HAL_GPIO_WritePin>
				break;
 8000ca2:	e018      	b.n	8000cd6 <Enable_led7seg+0x7a>
		case 1: HAL_GPIO_WritePin(EN1_1_GPIO_Port, EN1_1_Pin, SET);
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000caa:	480d      	ldr	r0, [pc, #52]	; (8000ce0 <Enable_led7seg+0x84>)
 8000cac:	f000 fd15 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN1_2_GPIO_Port, EN1_2_Pin, RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cb6:	480a      	ldr	r0, [pc, #40]	; (8000ce0 <Enable_led7seg+0x84>)
 8000cb8:	f000 fd0f 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN2_1_GPIO_Port, EN2_1_Pin, SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cc2:	4807      	ldr	r0, [pc, #28]	; (8000ce0 <Enable_led7seg+0x84>)
 8000cc4:	f000 fd09 	bl	80016da <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN2_2_GPIO_Port, EN2_2_Pin, RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cce:	4804      	ldr	r0, [pc, #16]	; (8000ce0 <Enable_led7seg+0x84>)
 8000cd0:	f000 fd03 	bl	80016da <HAL_GPIO_WritePin>
				break;
 8000cd4:	bf00      	nop
}
 8000cd6:	bf00      	nop
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40010800 	.word	0x40010800

08000ce4 <Scan_Display>:

void Scan_Display(uint8_t index, uint8_t mode) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	460a      	mov	r2, r1
 8000cee:	71fb      	strb	r3, [r7, #7]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	71bb      	strb	r3, [r7, #6]
	Enable_led7seg(index);
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ffb0 	bl	8000c5c <Enable_led7seg>
	if (mode == 1){
 8000cfc:	79bb      	ldrb	r3, [r7, #6]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d112      	bne.n	8000d28 <Scan_Display+0x44>
		LED7SEG_Write(&SEG1, Main_led_buffer[index]);
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	4a13      	ldr	r2, [pc, #76]	; (8000d54 <Scan_Display+0x70>)
 8000d06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4812      	ldr	r0, [pc, #72]	; (8000d58 <Scan_Display+0x74>)
 8000d10:	f7ff fd12 	bl	8000738 <LED7SEG_Write>
		LED7SEG_Write(&SEG2, Sub_led_buffer[index]);
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	4a11      	ldr	r2, [pc, #68]	; (8000d5c <Scan_Display+0x78>)
 8000d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	4619      	mov	r1, r3
 8000d20:	480f      	ldr	r0, [pc, #60]	; (8000d60 <Scan_Display+0x7c>)
 8000d22:	f7ff fd09 	bl	8000738 <LED7SEG_Write>
	else {
		LED7SEG_Write(&SEG1, Main_led_buffer[index]);
		LED7SEG_Write(&SEG2, Sub_led_buffer[index]);
	}

}
 8000d26:	e011      	b.n	8000d4c <Scan_Display+0x68>
		LED7SEG_Write(&SEG1, Main_led_buffer[index]);
 8000d28:	79fb      	ldrb	r3, [r7, #7]
 8000d2a:	4a0a      	ldr	r2, [pc, #40]	; (8000d54 <Scan_Display+0x70>)
 8000d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	4619      	mov	r1, r3
 8000d34:	4808      	ldr	r0, [pc, #32]	; (8000d58 <Scan_Display+0x74>)
 8000d36:	f7ff fcff 	bl	8000738 <LED7SEG_Write>
		LED7SEG_Write(&SEG2, Sub_led_buffer[index]);
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	4a07      	ldr	r2, [pc, #28]	; (8000d5c <Scan_Display+0x78>)
 8000d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	; (8000d60 <Scan_Display+0x7c>)
 8000d48:	f7ff fcf6 	bl	8000738 <LED7SEG_Write>
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	200000f4 	.word	0x200000f4
 8000d58:	200000bc 	.word	0x200000bc
 8000d5c:	200000b4 	.word	0x200000b4
 8000d60:	2000007c 	.word	0x2000007c

08000d64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d68:	f000 f9b6 	bl	80010d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d6c:	f000 f80e 	bl	8000d8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d70:	f000 f894 	bl	8000e9c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d74:	f000 f846 	bl	8000e04 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 8000d78:	4803      	ldr	r0, [pc, #12]	; (8000d88 <main+0x24>)
 8000d7a:	f001 f90b 	bl	8001f94 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  Lab3_Led_Init();
 8000d7e:	f7ff fea9 	bl	8000ad4 <Lab3_Led_Init>
  while (1)
  {
	  Lab3_FSM_Traffic();
 8000d82:	f7ff fb7f 	bl	8000484 <Lab3_FSM_Traffic>
 8000d86:	e7fc      	b.n	8000d82 <main+0x1e>
 8000d88:	200000fc 	.word	0x200000fc

08000d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b090      	sub	sp, #64	; 0x40
 8000d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d92:	f107 0318 	add.w	r3, r7, #24
 8000d96:	2228      	movs	r2, #40	; 0x28
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f001 fcaa 	bl	80026f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da0:	1d3b      	adds	r3, r7, #4
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
 8000dac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000db2:	2301      	movs	r3, #1
 8000db4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000db6:	2310      	movs	r3, #16
 8000db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dbe:	f107 0318 	add.w	r3, r7, #24
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 fcba 	bl	800173c <HAL_RCC_OscConfig>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000dce:	f000 f8c9 	bl	8000f64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd2:	230f      	movs	r3, #15
 8000dd4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	2100      	movs	r1, #0
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 ff26 	bl	8001c3c <HAL_RCC_ClockConfig>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000df6:	f000 f8b5 	bl	8000f64 <Error_Handler>
  }
}
 8000dfa:	bf00      	nop
 8000dfc:	3740      	adds	r7, #64	; 0x40
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e0a:	f107 0308 	add.w	r3, r7, #8
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e18:	463b      	mov	r3, r7
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e20:	4b1d      	ldr	r3, [pc, #116]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000e28:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e2a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000e2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e30:	4b19      	ldr	r3, [pc, #100]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000e36:	4b18      	ldr	r3, [pc, #96]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e38:	2209      	movs	r2, #9
 8000e3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e3c:	4b16      	ldr	r3, [pc, #88]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e42:	4b15      	ldr	r3, [pc, #84]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e48:	4813      	ldr	r0, [pc, #76]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e4a:	f001 f853 	bl	8001ef4 <HAL_TIM_Base_Init>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000e54:	f000 f886 	bl	8000f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e5e:	f107 0308 	add.w	r3, r7, #8
 8000e62:	4619      	mov	r1, r3
 8000e64:	480c      	ldr	r0, [pc, #48]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e66:	f001 f9d1 	bl	800220c <HAL_TIM_ConfigClockSource>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e70:	f000 f878 	bl	8000f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e74:	2300      	movs	r3, #0
 8000e76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e7c:	463b      	mov	r3, r7
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4805      	ldr	r0, [pc, #20]	; (8000e98 <MX_TIM2_Init+0x94>)
 8000e82:	f001 fba9 	bl	80025d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e8c:	f000 f86a 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e90:	bf00      	nop
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200000fc 	.word	0x200000fc

08000e9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea2:	f107 0308 	add.w	r3, r7, #8
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]
 8000eae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb0:	4b29      	ldr	r3, [pc, #164]	; (8000f58 <MX_GPIO_Init+0xbc>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	4a28      	ldr	r2, [pc, #160]	; (8000f58 <MX_GPIO_Init+0xbc>)
 8000eb6:	f043 0304 	orr.w	r3, r3, #4
 8000eba:	6193      	str	r3, [r2, #24]
 8000ebc:	4b26      	ldr	r3, [pc, #152]	; (8000f58 <MX_GPIO_Init+0xbc>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	f003 0304 	and.w	r3, r3, #4
 8000ec4:	607b      	str	r3, [r7, #4]
 8000ec6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec8:	4b23      	ldr	r3, [pc, #140]	; (8000f58 <MX_GPIO_Init+0xbc>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	4a22      	ldr	r2, [pc, #136]	; (8000f58 <MX_GPIO_Init+0xbc>)
 8000ece:	f043 0308 	orr.w	r3, r3, #8
 8000ed2:	6193      	str	r3, [r2, #24]
 8000ed4:	4b20      	ldr	r3, [pc, #128]	; (8000f58 <MX_GPIO_Init+0xbc>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	f003 0308 	and.w	r3, r3, #8
 8000edc:	603b      	str	r3, [r7, #0]
 8000ede:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_0_Pin|YELLOW_0_Pin|GREEN_0_Pin|RED_1_Pin
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	f24f 017e 	movw	r1, #61566	; 0xf07e
 8000ee6:	481d      	ldr	r0, [pc, #116]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000ee8:	f000 fbf7 	bl	80016da <HAL_GPIO_WritePin>
                          |YELLOW_1_Pin|GREEN_1_Pin|EN1_1_Pin|EN1_2_Pin
                          |EN2_1_Pin|EN2_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG2_3_Pin
 8000eec:	2200      	movs	r2, #0
 8000eee:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 8000ef2:	481b      	ldr	r0, [pc, #108]	; (8000f60 <MX_GPIO_Init+0xc4>)
 8000ef4:	f000 fbf1 	bl	80016da <HAL_GPIO_WritePin>
                          |SEG2_0_Pin|SEG2_1_Pin|SEG2_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_0_Pin YELLOW_0_Pin GREEN_0_Pin RED_1_Pin
                           YELLOW_1_Pin GREEN_1_Pin EN1_1_Pin EN1_2_Pin
                           EN2_1_Pin EN2_2_Pin */
  GPIO_InitStruct.Pin = RED_0_Pin|YELLOW_0_Pin|GREEN_0_Pin|RED_1_Pin
 8000ef8:	f24f 037e 	movw	r3, #61566	; 0xf07e
 8000efc:	60bb      	str	r3, [r7, #8]
                          |YELLOW_1_Pin|GREEN_1_Pin|EN1_1_Pin|EN1_2_Pin
                          |EN2_1_Pin|EN2_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2302      	movs	r3, #2
 8000f08:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0a:	f107 0308 	add.w	r3, r7, #8
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4812      	ldr	r0, [pc, #72]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000f12:	f000 fa51 	bl	80013b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG1_0_Pin SEG1_1_Pin SEG1_2_Pin SEG2_3_Pin
                           SEG2_4_Pin SEG2_5_Pin SEG2_6_Pin LED_DEBUG_Pin
                           SEG1_3_Pin SEG1_4_Pin SEG1_5_Pin SEG1_6_Pin
                           SEG2_0_Pin SEG2_1_Pin SEG2_2_Pin */
  GPIO_InitStruct.Pin = SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG2_3_Pin
 8000f16:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8000f1a:	60bb      	str	r3, [r7, #8]
                          |SEG2_4_Pin|SEG2_5_Pin|SEG2_6_Pin|LED_DEBUG_Pin
                          |SEG1_3_Pin|SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin
                          |SEG2_0_Pin|SEG2_1_Pin|SEG2_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2302      	movs	r3, #2
 8000f26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f28:	f107 0308 	add.w	r3, r7, #8
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	480c      	ldr	r0, [pc, #48]	; (8000f60 <MX_GPIO_Init+0xc4>)
 8000f30:	f000 fa42 	bl	80013b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin BUTTON_4_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin|BUTTON_4_Pin;
 8000f34:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000f38:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	4619      	mov	r1, r3
 8000f48:	4804      	ldr	r0, [pc, #16]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000f4a:	f000 fa35 	bl	80013b8 <HAL_GPIO_Init>

}
 8000f4e:	bf00      	nop
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	40010800 	.word	0x40010800
 8000f60:	40010c00 	.word	0x40010c00

08000f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f68:	b672      	cpsid	i
}
 8000f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f6c:	e7fe      	b.n	8000f6c <Error_Handler+0x8>
	...

08000f70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f76:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <HAL_MspInit+0x5c>)
 8000f78:	699b      	ldr	r3, [r3, #24]
 8000f7a:	4a14      	ldr	r2, [pc, #80]	; (8000fcc <HAL_MspInit+0x5c>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	6193      	str	r3, [r2, #24]
 8000f82:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <HAL_MspInit+0x5c>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	60bb      	str	r3, [r7, #8]
 8000f8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8e:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <HAL_MspInit+0x5c>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	4a0e      	ldr	r2, [pc, #56]	; (8000fcc <HAL_MspInit+0x5c>)
 8000f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f98:	61d3      	str	r3, [r2, #28]
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <HAL_MspInit+0x5c>)
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <HAL_MspInit+0x60>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000fba:	60fb      	str	r3, [r7, #12]
 8000fbc:	4a04      	ldr	r2, [pc, #16]	; (8000fd0 <HAL_MspInit+0x60>)
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	3714      	adds	r7, #20
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	40010000 	.word	0x40010000

08000fd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fe4:	d113      	bne.n	800100e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <HAL_TIM_Base_MspInit+0x44>)
 8000fe8:	69db      	ldr	r3, [r3, #28]
 8000fea:	4a0b      	ldr	r2, [pc, #44]	; (8001018 <HAL_TIM_Base_MspInit+0x44>)
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	61d3      	str	r3, [r2, #28]
 8000ff2:	4b09      	ldr	r3, [pc, #36]	; (8001018 <HAL_TIM_Base_MspInit+0x44>)
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2100      	movs	r1, #0
 8001002:	201c      	movs	r0, #28
 8001004:	f000 f9a1 	bl	800134a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001008:	201c      	movs	r0, #28
 800100a:	f000 f9ba 	bl	8001382 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800100e:	bf00      	nop
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40021000 	.word	0x40021000

0800101c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001020:	e7fe      	b.n	8001020 <NMI_Handler+0x4>

08001022 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001026:	e7fe      	b.n	8001026 <HardFault_Handler+0x4>

08001028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800102c:	e7fe      	b.n	800102c <MemManage_Handler+0x4>

0800102e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001032:	e7fe      	b.n	8001032 <BusFault_Handler+0x4>

08001034 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001038:	e7fe      	b.n	8001038 <UsageFault_Handler+0x4>

0800103a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	46bd      	mov	sp, r7
 8001042:	bc80      	pop	{r7}
 8001044:	4770      	bx	lr

08001046 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	bc80      	pop	{r7}
 8001050:	4770      	bx	lr

08001052 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr

0800105e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001062:	f000 f87f 	bl	8001164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001070:	4802      	ldr	r0, [pc, #8]	; (800107c <TIM2_IRQHandler+0x10>)
 8001072:	f000 ffdb 	bl	800202c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200000fc 	.word	0x200000fc

08001080 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	bc80      	pop	{r7}
 800108a:	4770      	bx	lr

0800108c <Reset_Handler>:
 800108c:	f7ff fff8 	bl	8001080 <SystemInit>
 8001090:	480b      	ldr	r0, [pc, #44]	; (80010c0 <LoopFillZerobss+0xe>)
 8001092:	490c      	ldr	r1, [pc, #48]	; (80010c4 <LoopFillZerobss+0x12>)
 8001094:	4a0c      	ldr	r2, [pc, #48]	; (80010c8 <LoopFillZerobss+0x16>)
 8001096:	2300      	movs	r3, #0
 8001098:	e002      	b.n	80010a0 <LoopCopyDataInit>

0800109a <CopyDataInit>:
 800109a:	58d4      	ldr	r4, [r2, r3]
 800109c:	50c4      	str	r4, [r0, r3]
 800109e:	3304      	adds	r3, #4

080010a0 <LoopCopyDataInit>:
 80010a0:	18c4      	adds	r4, r0, r3
 80010a2:	428c      	cmp	r4, r1
 80010a4:	d3f9      	bcc.n	800109a <CopyDataInit>
 80010a6:	4a09      	ldr	r2, [pc, #36]	; (80010cc <LoopFillZerobss+0x1a>)
 80010a8:	4c09      	ldr	r4, [pc, #36]	; (80010d0 <LoopFillZerobss+0x1e>)
 80010aa:	2300      	movs	r3, #0
 80010ac:	e001      	b.n	80010b2 <LoopFillZerobss>

080010ae <FillZerobss>:
 80010ae:	6013      	str	r3, [r2, #0]
 80010b0:	3204      	adds	r2, #4

080010b2 <LoopFillZerobss>:
 80010b2:	42a2      	cmp	r2, r4
 80010b4:	d3fb      	bcc.n	80010ae <FillZerobss>
 80010b6:	f001 faf9 	bl	80026ac <__libc_init_array>
 80010ba:	f7ff fe53 	bl	8000d64 <main>
 80010be:	4770      	bx	lr
 80010c0:	20000000 	.word	0x20000000
 80010c4:	2000003c 	.word	0x2000003c
 80010c8:	08002748 	.word	0x08002748
 80010cc:	2000003c 	.word	0x2000003c
 80010d0:	20000148 	.word	0x20000148

080010d4 <ADC1_2_IRQHandler>:
 80010d4:	e7fe      	b.n	80010d4 <ADC1_2_IRQHandler>
	...

080010d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <HAL_Init+0x28>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <HAL_Init+0x28>)
 80010e2:	f043 0310 	orr.w	r3, r3, #16
 80010e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010e8:	2003      	movs	r0, #3
 80010ea:	f000 f923 	bl	8001334 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ee:	200f      	movs	r0, #15
 80010f0:	f000 f808 	bl	8001104 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010f4:	f7ff ff3c 	bl	8000f70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40022000 	.word	0x40022000

08001104 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800110c:	4b12      	ldr	r3, [pc, #72]	; (8001158 <HAL_InitTick+0x54>)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <HAL_InitTick+0x58>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4619      	mov	r1, r3
 8001116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111a:	fbb3 f3f1 	udiv	r3, r3, r1
 800111e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001122:	4618      	mov	r0, r3
 8001124:	f000 f93b 	bl	800139e <HAL_SYSTICK_Config>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e00e      	b.n	8001150 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2b0f      	cmp	r3, #15
 8001136:	d80a      	bhi.n	800114e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001138:	2200      	movs	r2, #0
 800113a:	6879      	ldr	r1, [r7, #4]
 800113c:	f04f 30ff 	mov.w	r0, #4294967295
 8001140:	f000 f903 	bl	800134a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001144:	4a06      	ldr	r2, [pc, #24]	; (8001160 <HAL_InitTick+0x5c>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800114a:	2300      	movs	r3, #0
 800114c:	e000      	b.n	8001150 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
}
 8001150:	4618      	mov	r0, r3
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000030 	.word	0x20000030
 800115c:	20000038 	.word	0x20000038
 8001160:	20000034 	.word	0x20000034

08001164 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001168:	4b05      	ldr	r3, [pc, #20]	; (8001180 <HAL_IncTick+0x1c>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	461a      	mov	r2, r3
 800116e:	4b05      	ldr	r3, [pc, #20]	; (8001184 <HAL_IncTick+0x20>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4413      	add	r3, r2
 8001174:	4a03      	ldr	r2, [pc, #12]	; (8001184 <HAL_IncTick+0x20>)
 8001176:	6013      	str	r3, [r2, #0]
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr
 8001180:	20000038 	.word	0x20000038
 8001184:	20000144 	.word	0x20000144

08001188 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return uwTick;
 800118c:	4b02      	ldr	r3, [pc, #8]	; (8001198 <HAL_GetTick+0x10>)
 800118e:	681b      	ldr	r3, [r3, #0]
}
 8001190:	4618      	mov	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	20000144 	.word	0x20000144

0800119c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f003 0307 	and.w	r3, r3, #7
 80011aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011ac:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <__NVIC_SetPriorityGrouping+0x44>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011b2:	68ba      	ldr	r2, [r7, #8]
 80011b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011b8:	4013      	ands	r3, r2
 80011ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ce:	4a04      	ldr	r2, [pc, #16]	; (80011e0 <__NVIC_SetPriorityGrouping+0x44>)
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	60d3      	str	r3, [r2, #12]
}
 80011d4:	bf00      	nop
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011e8:	4b04      	ldr	r3, [pc, #16]	; (80011fc <__NVIC_GetPriorityGrouping+0x18>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	0a1b      	lsrs	r3, r3, #8
 80011ee:	f003 0307 	and.w	r3, r3, #7
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	db0b      	blt.n	800122a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	f003 021f 	and.w	r2, r3, #31
 8001218:	4906      	ldr	r1, [pc, #24]	; (8001234 <__NVIC_EnableIRQ+0x34>)
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	095b      	lsrs	r3, r3, #5
 8001220:	2001      	movs	r0, #1
 8001222:	fa00 f202 	lsl.w	r2, r0, r2
 8001226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	bc80      	pop	{r7}
 8001232:	4770      	bx	lr
 8001234:	e000e100 	.word	0xe000e100

08001238 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	6039      	str	r1, [r7, #0]
 8001242:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001248:	2b00      	cmp	r3, #0
 800124a:	db0a      	blt.n	8001262 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	b2da      	uxtb	r2, r3
 8001250:	490c      	ldr	r1, [pc, #48]	; (8001284 <__NVIC_SetPriority+0x4c>)
 8001252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001256:	0112      	lsls	r2, r2, #4
 8001258:	b2d2      	uxtb	r2, r2
 800125a:	440b      	add	r3, r1
 800125c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001260:	e00a      	b.n	8001278 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	b2da      	uxtb	r2, r3
 8001266:	4908      	ldr	r1, [pc, #32]	; (8001288 <__NVIC_SetPriority+0x50>)
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	f003 030f 	and.w	r3, r3, #15
 800126e:	3b04      	subs	r3, #4
 8001270:	0112      	lsls	r2, r2, #4
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	440b      	add	r3, r1
 8001276:	761a      	strb	r2, [r3, #24]
}
 8001278:	bf00      	nop
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e100 	.word	0xe000e100
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800128c:	b480      	push	{r7}
 800128e:	b089      	sub	sp, #36	; 0x24
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	f1c3 0307 	rsb	r3, r3, #7
 80012a6:	2b04      	cmp	r3, #4
 80012a8:	bf28      	it	cs
 80012aa:	2304      	movcs	r3, #4
 80012ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	3304      	adds	r3, #4
 80012b2:	2b06      	cmp	r3, #6
 80012b4:	d902      	bls.n	80012bc <NVIC_EncodePriority+0x30>
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	3b03      	subs	r3, #3
 80012ba:	e000      	b.n	80012be <NVIC_EncodePriority+0x32>
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c0:	f04f 32ff 	mov.w	r2, #4294967295
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ca:	43da      	mvns	r2, r3
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	401a      	ands	r2, r3
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012d4:	f04f 31ff 	mov.w	r1, #4294967295
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	fa01 f303 	lsl.w	r3, r1, r3
 80012de:	43d9      	mvns	r1, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e4:	4313      	orrs	r3, r2
         );
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3724      	adds	r7, #36	; 0x24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001300:	d301      	bcc.n	8001306 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001302:	2301      	movs	r3, #1
 8001304:	e00f      	b.n	8001326 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <SysTick_Config+0x40>)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3b01      	subs	r3, #1
 800130c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800130e:	210f      	movs	r1, #15
 8001310:	f04f 30ff 	mov.w	r0, #4294967295
 8001314:	f7ff ff90 	bl	8001238 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001318:	4b05      	ldr	r3, [pc, #20]	; (8001330 <SysTick_Config+0x40>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800131e:	4b04      	ldr	r3, [pc, #16]	; (8001330 <SysTick_Config+0x40>)
 8001320:	2207      	movs	r2, #7
 8001322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	e000e010 	.word	0xe000e010

08001334 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ff2d 	bl	800119c <__NVIC_SetPriorityGrouping>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800134a:	b580      	push	{r7, lr}
 800134c:	b086      	sub	sp, #24
 800134e:	af00      	add	r7, sp, #0
 8001350:	4603      	mov	r3, r0
 8001352:	60b9      	str	r1, [r7, #8]
 8001354:	607a      	str	r2, [r7, #4]
 8001356:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800135c:	f7ff ff42 	bl	80011e4 <__NVIC_GetPriorityGrouping>
 8001360:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	68b9      	ldr	r1, [r7, #8]
 8001366:	6978      	ldr	r0, [r7, #20]
 8001368:	f7ff ff90 	bl	800128c <NVIC_EncodePriority>
 800136c:	4602      	mov	r2, r0
 800136e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001372:	4611      	mov	r1, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff5f 	bl	8001238 <__NVIC_SetPriority>
}
 800137a:	bf00      	nop
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	4603      	mov	r3, r0
 800138a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800138c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff ff35 	bl	8001200 <__NVIC_EnableIRQ>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b082      	sub	sp, #8
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ffa2 	bl	80012f0 <SysTick_Config>
 80013ac:	4603      	mov	r3, r0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b08b      	sub	sp, #44	; 0x2c
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013c2:	2300      	movs	r3, #0
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ca:	e148      	b.n	800165e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013cc:	2201      	movs	r2, #1
 80013ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	69fa      	ldr	r2, [r7, #28]
 80013dc:	4013      	ands	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	f040 8137 	bne.w	8001658 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	4aa3      	ldr	r2, [pc, #652]	; (800167c <HAL_GPIO_Init+0x2c4>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d05e      	beq.n	80014b2 <HAL_GPIO_Init+0xfa>
 80013f4:	4aa1      	ldr	r2, [pc, #644]	; (800167c <HAL_GPIO_Init+0x2c4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d875      	bhi.n	80014e6 <HAL_GPIO_Init+0x12e>
 80013fa:	4aa1      	ldr	r2, [pc, #644]	; (8001680 <HAL_GPIO_Init+0x2c8>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d058      	beq.n	80014b2 <HAL_GPIO_Init+0xfa>
 8001400:	4a9f      	ldr	r2, [pc, #636]	; (8001680 <HAL_GPIO_Init+0x2c8>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d86f      	bhi.n	80014e6 <HAL_GPIO_Init+0x12e>
 8001406:	4a9f      	ldr	r2, [pc, #636]	; (8001684 <HAL_GPIO_Init+0x2cc>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d052      	beq.n	80014b2 <HAL_GPIO_Init+0xfa>
 800140c:	4a9d      	ldr	r2, [pc, #628]	; (8001684 <HAL_GPIO_Init+0x2cc>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d869      	bhi.n	80014e6 <HAL_GPIO_Init+0x12e>
 8001412:	4a9d      	ldr	r2, [pc, #628]	; (8001688 <HAL_GPIO_Init+0x2d0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d04c      	beq.n	80014b2 <HAL_GPIO_Init+0xfa>
 8001418:	4a9b      	ldr	r2, [pc, #620]	; (8001688 <HAL_GPIO_Init+0x2d0>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d863      	bhi.n	80014e6 <HAL_GPIO_Init+0x12e>
 800141e:	4a9b      	ldr	r2, [pc, #620]	; (800168c <HAL_GPIO_Init+0x2d4>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d046      	beq.n	80014b2 <HAL_GPIO_Init+0xfa>
 8001424:	4a99      	ldr	r2, [pc, #612]	; (800168c <HAL_GPIO_Init+0x2d4>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d85d      	bhi.n	80014e6 <HAL_GPIO_Init+0x12e>
 800142a:	2b12      	cmp	r3, #18
 800142c:	d82a      	bhi.n	8001484 <HAL_GPIO_Init+0xcc>
 800142e:	2b12      	cmp	r3, #18
 8001430:	d859      	bhi.n	80014e6 <HAL_GPIO_Init+0x12e>
 8001432:	a201      	add	r2, pc, #4	; (adr r2, 8001438 <HAL_GPIO_Init+0x80>)
 8001434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001438:	080014b3 	.word	0x080014b3
 800143c:	0800148d 	.word	0x0800148d
 8001440:	0800149f 	.word	0x0800149f
 8001444:	080014e1 	.word	0x080014e1
 8001448:	080014e7 	.word	0x080014e7
 800144c:	080014e7 	.word	0x080014e7
 8001450:	080014e7 	.word	0x080014e7
 8001454:	080014e7 	.word	0x080014e7
 8001458:	080014e7 	.word	0x080014e7
 800145c:	080014e7 	.word	0x080014e7
 8001460:	080014e7 	.word	0x080014e7
 8001464:	080014e7 	.word	0x080014e7
 8001468:	080014e7 	.word	0x080014e7
 800146c:	080014e7 	.word	0x080014e7
 8001470:	080014e7 	.word	0x080014e7
 8001474:	080014e7 	.word	0x080014e7
 8001478:	080014e7 	.word	0x080014e7
 800147c:	08001495 	.word	0x08001495
 8001480:	080014a9 	.word	0x080014a9
 8001484:	4a82      	ldr	r2, [pc, #520]	; (8001690 <HAL_GPIO_Init+0x2d8>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d013      	beq.n	80014b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800148a:	e02c      	b.n	80014e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	623b      	str	r3, [r7, #32]
          break;
 8001492:	e029      	b.n	80014e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	3304      	adds	r3, #4
 800149a:	623b      	str	r3, [r7, #32]
          break;
 800149c:	e024      	b.n	80014e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	3308      	adds	r3, #8
 80014a4:	623b      	str	r3, [r7, #32]
          break;
 80014a6:	e01f      	b.n	80014e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	330c      	adds	r3, #12
 80014ae:	623b      	str	r3, [r7, #32]
          break;
 80014b0:	e01a      	b.n	80014e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d102      	bne.n	80014c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014ba:	2304      	movs	r3, #4
 80014bc:	623b      	str	r3, [r7, #32]
          break;
 80014be:	e013      	b.n	80014e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d105      	bne.n	80014d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014c8:	2308      	movs	r3, #8
 80014ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	69fa      	ldr	r2, [r7, #28]
 80014d0:	611a      	str	r2, [r3, #16]
          break;
 80014d2:	e009      	b.n	80014e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014d4:	2308      	movs	r3, #8
 80014d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	69fa      	ldr	r2, [r7, #28]
 80014dc:	615a      	str	r2, [r3, #20]
          break;
 80014de:	e003      	b.n	80014e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
          break;
 80014e4:	e000      	b.n	80014e8 <HAL_GPIO_Init+0x130>
          break;
 80014e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	2bff      	cmp	r3, #255	; 0xff
 80014ec:	d801      	bhi.n	80014f2 <HAL_GPIO_Init+0x13a>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	e001      	b.n	80014f6 <HAL_GPIO_Init+0x13e>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3304      	adds	r3, #4
 80014f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	2bff      	cmp	r3, #255	; 0xff
 80014fc:	d802      	bhi.n	8001504 <HAL_GPIO_Init+0x14c>
 80014fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	e002      	b.n	800150a <HAL_GPIO_Init+0x152>
 8001504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001506:	3b08      	subs	r3, #8
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	210f      	movs	r1, #15
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	fa01 f303 	lsl.w	r3, r1, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	401a      	ands	r2, r3
 800151c:	6a39      	ldr	r1, [r7, #32]
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	fa01 f303 	lsl.w	r3, r1, r3
 8001524:	431a      	orrs	r2, r3
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 8090 	beq.w	8001658 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001538:	4b56      	ldr	r3, [pc, #344]	; (8001694 <HAL_GPIO_Init+0x2dc>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	4a55      	ldr	r2, [pc, #340]	; (8001694 <HAL_GPIO_Init+0x2dc>)
 800153e:	f043 0301 	orr.w	r3, r3, #1
 8001542:	6193      	str	r3, [r2, #24]
 8001544:	4b53      	ldr	r3, [pc, #332]	; (8001694 <HAL_GPIO_Init+0x2dc>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f003 0301 	and.w	r3, r3, #1
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001550:	4a51      	ldr	r2, [pc, #324]	; (8001698 <HAL_GPIO_Init+0x2e0>)
 8001552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001554:	089b      	lsrs	r3, r3, #2
 8001556:	3302      	adds	r3, #2
 8001558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800155c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001560:	f003 0303 	and.w	r3, r3, #3
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	220f      	movs	r2, #15
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	43db      	mvns	r3, r3
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	4013      	ands	r3, r2
 8001572:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a49      	ldr	r2, [pc, #292]	; (800169c <HAL_GPIO_Init+0x2e4>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d00d      	beq.n	8001598 <HAL_GPIO_Init+0x1e0>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a48      	ldr	r2, [pc, #288]	; (80016a0 <HAL_GPIO_Init+0x2e8>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d007      	beq.n	8001594 <HAL_GPIO_Init+0x1dc>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a47      	ldr	r2, [pc, #284]	; (80016a4 <HAL_GPIO_Init+0x2ec>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d101      	bne.n	8001590 <HAL_GPIO_Init+0x1d8>
 800158c:	2302      	movs	r3, #2
 800158e:	e004      	b.n	800159a <HAL_GPIO_Init+0x1e2>
 8001590:	2303      	movs	r3, #3
 8001592:	e002      	b.n	800159a <HAL_GPIO_Init+0x1e2>
 8001594:	2301      	movs	r3, #1
 8001596:	e000      	b.n	800159a <HAL_GPIO_Init+0x1e2>
 8001598:	2300      	movs	r3, #0
 800159a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800159c:	f002 0203 	and.w	r2, r2, #3
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	4093      	lsls	r3, r2
 80015a4:	68fa      	ldr	r2, [r7, #12]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015aa:	493b      	ldr	r1, [pc, #236]	; (8001698 <HAL_GPIO_Init+0x2e0>)
 80015ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ae:	089b      	lsrs	r3, r3, #2
 80015b0:	3302      	adds	r3, #2
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d006      	beq.n	80015d2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015c4:	4b38      	ldr	r3, [pc, #224]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 80015c6:	689a      	ldr	r2, [r3, #8]
 80015c8:	4937      	ldr	r1, [pc, #220]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	608b      	str	r3, [r1, #8]
 80015d0:	e006      	b.n	80015e0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015d2:	4b35      	ldr	r3, [pc, #212]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	43db      	mvns	r3, r3
 80015da:	4933      	ldr	r1, [pc, #204]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 80015dc:	4013      	ands	r3, r2
 80015de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d006      	beq.n	80015fa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015ec:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 80015ee:	68da      	ldr	r2, [r3, #12]
 80015f0:	492d      	ldr	r1, [pc, #180]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	60cb      	str	r3, [r1, #12]
 80015f8:	e006      	b.n	8001608 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015fa:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	43db      	mvns	r3, r3
 8001602:	4929      	ldr	r1, [pc, #164]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 8001604:	4013      	ands	r3, r2
 8001606:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d006      	beq.n	8001622 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001614:	4b24      	ldr	r3, [pc, #144]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 8001616:	685a      	ldr	r2, [r3, #4]
 8001618:	4923      	ldr	r1, [pc, #140]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	4313      	orrs	r3, r2
 800161e:	604b      	str	r3, [r1, #4]
 8001620:	e006      	b.n	8001630 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001622:	4b21      	ldr	r3, [pc, #132]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 8001624:	685a      	ldr	r2, [r3, #4]
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	43db      	mvns	r3, r3
 800162a:	491f      	ldr	r1, [pc, #124]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 800162c:	4013      	ands	r3, r2
 800162e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d006      	beq.n	800164a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800163c:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4919      	ldr	r1, [pc, #100]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	600b      	str	r3, [r1, #0]
 8001648:	e006      	b.n	8001658 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800164a:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	43db      	mvns	r3, r3
 8001652:	4915      	ldr	r1, [pc, #84]	; (80016a8 <HAL_GPIO_Init+0x2f0>)
 8001654:	4013      	ands	r3, r2
 8001656:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165a:	3301      	adds	r3, #1
 800165c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001664:	fa22 f303 	lsr.w	r3, r2, r3
 8001668:	2b00      	cmp	r3, #0
 800166a:	f47f aeaf 	bne.w	80013cc <HAL_GPIO_Init+0x14>
  }
}
 800166e:	bf00      	nop
 8001670:	bf00      	nop
 8001672:	372c      	adds	r7, #44	; 0x2c
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	10320000 	.word	0x10320000
 8001680:	10310000 	.word	0x10310000
 8001684:	10220000 	.word	0x10220000
 8001688:	10210000 	.word	0x10210000
 800168c:	10120000 	.word	0x10120000
 8001690:	10110000 	.word	0x10110000
 8001694:	40021000 	.word	0x40021000
 8001698:	40010000 	.word	0x40010000
 800169c:	40010800 	.word	0x40010800
 80016a0:	40010c00 	.word	0x40010c00
 80016a4:	40011000 	.word	0x40011000
 80016a8:	40010400 	.word	0x40010400

080016ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689a      	ldr	r2, [r3, #8]
 80016bc:	887b      	ldrh	r3, [r7, #2]
 80016be:	4013      	ands	r3, r2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d002      	beq.n	80016ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016c4:	2301      	movs	r3, #1
 80016c6:	73fb      	strb	r3, [r7, #15]
 80016c8:	e001      	b.n	80016ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016ca:	2300      	movs	r3, #0
 80016cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr

080016da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	460b      	mov	r3, r1
 80016e4:	807b      	strh	r3, [r7, #2]
 80016e6:	4613      	mov	r3, r2
 80016e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ea:	787b      	ldrb	r3, [r7, #1]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d003      	beq.n	80016f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016f0:	887a      	ldrh	r2, [r7, #2]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016f6:	e003      	b.n	8001700 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016f8:	887b      	ldrh	r3, [r7, #2]
 80016fa:	041a      	lsls	r2, r3, #16
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	611a      	str	r2, [r3, #16]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	bc80      	pop	{r7}
 8001708:	4770      	bx	lr

0800170a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800170a:	b480      	push	{r7}
 800170c:	b085      	sub	sp, #20
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	460b      	mov	r3, r1
 8001714:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800171c:	887a      	ldrh	r2, [r7, #2]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4013      	ands	r3, r2
 8001722:	041a      	lsls	r2, r3, #16
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	43d9      	mvns	r1, r3
 8001728:	887b      	ldrh	r3, [r7, #2]
 800172a:	400b      	ands	r3, r1
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	611a      	str	r2, [r3, #16]
}
 8001732:	bf00      	nop
 8001734:	3714      	adds	r7, #20
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e26c      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b00      	cmp	r3, #0
 8001758:	f000 8087 	beq.w	800186a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800175c:	4b92      	ldr	r3, [pc, #584]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f003 030c 	and.w	r3, r3, #12
 8001764:	2b04      	cmp	r3, #4
 8001766:	d00c      	beq.n	8001782 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001768:	4b8f      	ldr	r3, [pc, #572]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 030c 	and.w	r3, r3, #12
 8001770:	2b08      	cmp	r3, #8
 8001772:	d112      	bne.n	800179a <HAL_RCC_OscConfig+0x5e>
 8001774:	4b8c      	ldr	r3, [pc, #560]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800177c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001780:	d10b      	bne.n	800179a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001782:	4b89      	ldr	r3, [pc, #548]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d06c      	beq.n	8001868 <HAL_RCC_OscConfig+0x12c>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d168      	bne.n	8001868 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e246      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017a2:	d106      	bne.n	80017b2 <HAL_RCC_OscConfig+0x76>
 80017a4:	4b80      	ldr	r3, [pc, #512]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a7f      	ldr	r2, [pc, #508]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	e02e      	b.n	8001810 <HAL_RCC_OscConfig+0xd4>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d10c      	bne.n	80017d4 <HAL_RCC_OscConfig+0x98>
 80017ba:	4b7b      	ldr	r3, [pc, #492]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a7a      	ldr	r2, [pc, #488]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	4b78      	ldr	r3, [pc, #480]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a77      	ldr	r2, [pc, #476]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	e01d      	b.n	8001810 <HAL_RCC_OscConfig+0xd4>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017dc:	d10c      	bne.n	80017f8 <HAL_RCC_OscConfig+0xbc>
 80017de:	4b72      	ldr	r3, [pc, #456]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a71      	ldr	r2, [pc, #452]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	4b6f      	ldr	r3, [pc, #444]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a6e      	ldr	r2, [pc, #440]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	e00b      	b.n	8001810 <HAL_RCC_OscConfig+0xd4>
 80017f8:	4b6b      	ldr	r3, [pc, #428]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a6a      	ldr	r2, [pc, #424]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80017fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	4b68      	ldr	r3, [pc, #416]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a67      	ldr	r2, [pc, #412]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 800180a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800180e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d013      	beq.n	8001840 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001818:	f7ff fcb6 	bl	8001188 <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001820:	f7ff fcb2 	bl	8001188 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b64      	cmp	r3, #100	; 0x64
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e1fa      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001832:	4b5d      	ldr	r3, [pc, #372]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0f0      	beq.n	8001820 <HAL_RCC_OscConfig+0xe4>
 800183e:	e014      	b.n	800186a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001840:	f7ff fca2 	bl	8001188 <HAL_GetTick>
 8001844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001848:	f7ff fc9e 	bl	8001188 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b64      	cmp	r3, #100	; 0x64
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e1e6      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800185a:	4b53      	ldr	r3, [pc, #332]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1f0      	bne.n	8001848 <HAL_RCC_OscConfig+0x10c>
 8001866:	e000      	b.n	800186a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d063      	beq.n	800193e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001876:	4b4c      	ldr	r3, [pc, #304]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 030c 	and.w	r3, r3, #12
 800187e:	2b00      	cmp	r3, #0
 8001880:	d00b      	beq.n	800189a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001882:	4b49      	ldr	r3, [pc, #292]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 030c 	and.w	r3, r3, #12
 800188a:	2b08      	cmp	r3, #8
 800188c:	d11c      	bne.n	80018c8 <HAL_RCC_OscConfig+0x18c>
 800188e:	4b46      	ldr	r3, [pc, #280]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d116      	bne.n	80018c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800189a:	4b43      	ldr	r3, [pc, #268]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d005      	beq.n	80018b2 <HAL_RCC_OscConfig+0x176>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d001      	beq.n	80018b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e1ba      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b2:	4b3d      	ldr	r3, [pc, #244]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	4939      	ldr	r1, [pc, #228]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018c6:	e03a      	b.n	800193e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d020      	beq.n	8001912 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018d0:	4b36      	ldr	r3, [pc, #216]	; (80019ac <HAL_RCC_OscConfig+0x270>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff fc57 	bl	8001188 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018de:	f7ff fc53 	bl	8001188 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e19b      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f0:	4b2d      	ldr	r3, [pc, #180]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018fc:	4b2a      	ldr	r3, [pc, #168]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	695b      	ldr	r3, [r3, #20]
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	4927      	ldr	r1, [pc, #156]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 800190c:	4313      	orrs	r3, r2
 800190e:	600b      	str	r3, [r1, #0]
 8001910:	e015      	b.n	800193e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001912:	4b26      	ldr	r3, [pc, #152]	; (80019ac <HAL_RCC_OscConfig+0x270>)
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001918:	f7ff fc36 	bl	8001188 <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001920:	f7ff fc32 	bl	8001188 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e17a      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001932:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f0      	bne.n	8001920 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0308 	and.w	r3, r3, #8
 8001946:	2b00      	cmp	r3, #0
 8001948:	d03a      	beq.n	80019c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d019      	beq.n	8001986 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001952:	4b17      	ldr	r3, [pc, #92]	; (80019b0 <HAL_RCC_OscConfig+0x274>)
 8001954:	2201      	movs	r2, #1
 8001956:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001958:	f7ff fc16 	bl	8001188 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001960:	f7ff fc12 	bl	8001188 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e15a      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001972:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <HAL_RCC_OscConfig+0x26c>)
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d0f0      	beq.n	8001960 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800197e:	2001      	movs	r0, #1
 8001980:	f000 fa9a 	bl	8001eb8 <RCC_Delay>
 8001984:	e01c      	b.n	80019c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001986:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <HAL_RCC_OscConfig+0x274>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800198c:	f7ff fbfc 	bl	8001188 <HAL_GetTick>
 8001990:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001992:	e00f      	b.n	80019b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001994:	f7ff fbf8 	bl	8001188 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d908      	bls.n	80019b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e140      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
 80019a6:	bf00      	nop
 80019a8:	40021000 	.word	0x40021000
 80019ac:	42420000 	.word	0x42420000
 80019b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b4:	4b9e      	ldr	r3, [pc, #632]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 80019b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1e9      	bne.n	8001994 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f000 80a6 	beq.w	8001b1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ce:	2300      	movs	r3, #0
 80019d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019d2:	4b97      	ldr	r3, [pc, #604]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 80019d4:	69db      	ldr	r3, [r3, #28]
 80019d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10d      	bne.n	80019fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019de:	4b94      	ldr	r3, [pc, #592]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	4a93      	ldr	r2, [pc, #588]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 80019e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e8:	61d3      	str	r3, [r2, #28]
 80019ea:	4b91      	ldr	r3, [pc, #580]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019f6:	2301      	movs	r3, #1
 80019f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019fa:	4b8e      	ldr	r3, [pc, #568]	; (8001c34 <HAL_RCC_OscConfig+0x4f8>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d118      	bne.n	8001a38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a06:	4b8b      	ldr	r3, [pc, #556]	; (8001c34 <HAL_RCC_OscConfig+0x4f8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a8a      	ldr	r2, [pc, #552]	; (8001c34 <HAL_RCC_OscConfig+0x4f8>)
 8001a0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a12:	f7ff fbb9 	bl	8001188 <HAL_GetTick>
 8001a16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a1a:	f7ff fbb5 	bl	8001188 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b64      	cmp	r3, #100	; 0x64
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e0fd      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2c:	4b81      	ldr	r3, [pc, #516]	; (8001c34 <HAL_RCC_OscConfig+0x4f8>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d106      	bne.n	8001a4e <HAL_RCC_OscConfig+0x312>
 8001a40:	4b7b      	ldr	r3, [pc, #492]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	4a7a      	ldr	r2, [pc, #488]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	6213      	str	r3, [r2, #32]
 8001a4c:	e02d      	b.n	8001aaa <HAL_RCC_OscConfig+0x36e>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d10c      	bne.n	8001a70 <HAL_RCC_OscConfig+0x334>
 8001a56:	4b76      	ldr	r3, [pc, #472]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a58:	6a1b      	ldr	r3, [r3, #32]
 8001a5a:	4a75      	ldr	r2, [pc, #468]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a5c:	f023 0301 	bic.w	r3, r3, #1
 8001a60:	6213      	str	r3, [r2, #32]
 8001a62:	4b73      	ldr	r3, [pc, #460]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a64:	6a1b      	ldr	r3, [r3, #32]
 8001a66:	4a72      	ldr	r2, [pc, #456]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a68:	f023 0304 	bic.w	r3, r3, #4
 8001a6c:	6213      	str	r3, [r2, #32]
 8001a6e:	e01c      	b.n	8001aaa <HAL_RCC_OscConfig+0x36e>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	2b05      	cmp	r3, #5
 8001a76:	d10c      	bne.n	8001a92 <HAL_RCC_OscConfig+0x356>
 8001a78:	4b6d      	ldr	r3, [pc, #436]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	4a6c      	ldr	r2, [pc, #432]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a7e:	f043 0304 	orr.w	r3, r3, #4
 8001a82:	6213      	str	r3, [r2, #32]
 8001a84:	4b6a      	ldr	r3, [pc, #424]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	4a69      	ldr	r2, [pc, #420]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	6213      	str	r3, [r2, #32]
 8001a90:	e00b      	b.n	8001aaa <HAL_RCC_OscConfig+0x36e>
 8001a92:	4b67      	ldr	r3, [pc, #412]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	4a66      	ldr	r2, [pc, #408]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001a98:	f023 0301 	bic.w	r3, r3, #1
 8001a9c:	6213      	str	r3, [r2, #32]
 8001a9e:	4b64      	ldr	r3, [pc, #400]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
 8001aa2:	4a63      	ldr	r2, [pc, #396]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001aa4:	f023 0304 	bic.w	r3, r3, #4
 8001aa8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d015      	beq.n	8001ade <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab2:	f7ff fb69 	bl	8001188 <HAL_GetTick>
 8001ab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab8:	e00a      	b.n	8001ad0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aba:	f7ff fb65 	bl	8001188 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e0ab      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad0:	4b57      	ldr	r3, [pc, #348]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0ee      	beq.n	8001aba <HAL_RCC_OscConfig+0x37e>
 8001adc:	e014      	b.n	8001b08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ade:	f7ff fb53 	bl	8001188 <HAL_GetTick>
 8001ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ae4:	e00a      	b.n	8001afc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae6:	f7ff fb4f 	bl	8001188 <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e095      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001afc:	4b4c      	ldr	r3, [pc, #304]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1ee      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b08:	7dfb      	ldrb	r3, [r7, #23]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d105      	bne.n	8001b1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b0e:	4b48      	ldr	r3, [pc, #288]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001b10:	69db      	ldr	r3, [r3, #28]
 8001b12:	4a47      	ldr	r2, [pc, #284]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001b14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f000 8081 	beq.w	8001c26 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b24:	4b42      	ldr	r3, [pc, #264]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d061      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	69db      	ldr	r3, [r3, #28]
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d146      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b38:	4b3f      	ldr	r3, [pc, #252]	; (8001c38 <HAL_RCC_OscConfig+0x4fc>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3e:	f7ff fb23 	bl	8001188 <HAL_GetTick>
 8001b42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b44:	e008      	b.n	8001b58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b46:	f7ff fb1f 	bl	8001188 <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e067      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b58:	4b35      	ldr	r3, [pc, #212]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f0      	bne.n	8001b46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b6c:	d108      	bne.n	8001b80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b6e:	4b30      	ldr	r3, [pc, #192]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	492d      	ldr	r1, [pc, #180]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b80:	4b2b      	ldr	r3, [pc, #172]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a19      	ldr	r1, [r3, #32]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b90:	430b      	orrs	r3, r1
 8001b92:	4927      	ldr	r1, [pc, #156]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b98:	4b27      	ldr	r3, [pc, #156]	; (8001c38 <HAL_RCC_OscConfig+0x4fc>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9e:	f7ff faf3 	bl	8001188 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba6:	f7ff faef 	bl	8001188 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e037      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0f0      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x46a>
 8001bc4:	e02f      	b.n	8001c26 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc6:	4b1c      	ldr	r3, [pc, #112]	; (8001c38 <HAL_RCC_OscConfig+0x4fc>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff fadc 	bl	8001188 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd4:	f7ff fad8 	bl	8001188 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e020      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be6:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1f0      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x498>
 8001bf2:	e018      	b.n	8001c26 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d101      	bne.n	8001c00 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e013      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c00:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <HAL_RCC_OscConfig+0x4f4>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d106      	bne.n	8001c22 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d001      	beq.n	8001c26 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e000      	b.n	8001c28 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40007000 	.word	0x40007000
 8001c38:	42420060 	.word	0x42420060

08001c3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e0d0      	b.n	8001df2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c50:	4b6a      	ldr	r3, [pc, #424]	; (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d910      	bls.n	8001c80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b67      	ldr	r3, [pc, #412]	; (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f023 0207 	bic.w	r2, r3, #7
 8001c66:	4965      	ldr	r1, [pc, #404]	; (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c6e:	4b63      	ldr	r3, [pc, #396]	; (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	683a      	ldr	r2, [r7, #0]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d001      	beq.n	8001c80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e0b8      	b.n	8001df2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d020      	beq.n	8001cce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0304 	and.w	r3, r3, #4
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d005      	beq.n	8001ca4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c98:	4b59      	ldr	r3, [pc, #356]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4a58      	ldr	r2, [pc, #352]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ca2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d005      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cb0:	4b53      	ldr	r3, [pc, #332]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	4a52      	ldr	r2, [pc, #328]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001cba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cbc:	4b50      	ldr	r3, [pc, #320]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	494d      	ldr	r1, [pc, #308]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d040      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d107      	bne.n	8001cf2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ce2:	4b47      	ldr	r3, [pc, #284]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d115      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e07f      	b.n	8001df2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d107      	bne.n	8001d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cfa:	4b41      	ldr	r3, [pc, #260]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d109      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e073      	b.n	8001df2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0a:	4b3d      	ldr	r3, [pc, #244]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e06b      	b.n	8001df2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d1a:	4b39      	ldr	r3, [pc, #228]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f023 0203 	bic.w	r2, r3, #3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	4936      	ldr	r1, [pc, #216]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d2c:	f7ff fa2c 	bl	8001188 <HAL_GetTick>
 8001d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d32:	e00a      	b.n	8001d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d34:	f7ff fa28 	bl	8001188 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e053      	b.n	8001df2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d4a:	4b2d      	ldr	r3, [pc, #180]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f003 020c 	and.w	r2, r3, #12
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d1eb      	bne.n	8001d34 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d5c:	4b27      	ldr	r3, [pc, #156]	; (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d210      	bcs.n	8001d8c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6a:	4b24      	ldr	r3, [pc, #144]	; (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f023 0207 	bic.w	r2, r3, #7
 8001d72:	4922      	ldr	r1, [pc, #136]	; (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d7a:	4b20      	ldr	r3, [pc, #128]	; (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d001      	beq.n	8001d8c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e032      	b.n	8001df2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d008      	beq.n	8001daa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d98:	4b19      	ldr	r3, [pc, #100]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	4916      	ldr	r1, [pc, #88]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0308 	and.w	r3, r3, #8
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d009      	beq.n	8001dca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001db6:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	691b      	ldr	r3, [r3, #16]
 8001dc2:	00db      	lsls	r3, r3, #3
 8001dc4:	490e      	ldr	r1, [pc, #56]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dca:	f000 f821 	bl	8001e10 <HAL_RCC_GetSysClockFreq>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	091b      	lsrs	r3, r3, #4
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	490a      	ldr	r1, [pc, #40]	; (8001e04 <HAL_RCC_ClockConfig+0x1c8>)
 8001ddc:	5ccb      	ldrb	r3, [r1, r3]
 8001dde:	fa22 f303 	lsr.w	r3, r2, r3
 8001de2:	4a09      	ldr	r2, [pc, #36]	; (8001e08 <HAL_RCC_ClockConfig+0x1cc>)
 8001de4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001de6:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <HAL_RCC_ClockConfig+0x1d0>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff f98a 	bl	8001104 <HAL_InitTick>

  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40022000 	.word	0x40022000
 8001e00:	40021000 	.word	0x40021000
 8001e04:	0800271c 	.word	0x0800271c
 8001e08:	20000030 	.word	0x20000030
 8001e0c:	20000034 	.word	0x20000034

08001e10 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b087      	sub	sp, #28
 8001e14:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60bb      	str	r3, [r7, #8]
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	2300      	movs	r3, #0
 8001e24:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ea4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f003 030c 	and.w	r3, r3, #12
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	d002      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x30>
 8001e3a:	2b08      	cmp	r3, #8
 8001e3c:	d003      	beq.n	8001e46 <HAL_RCC_GetSysClockFreq+0x36>
 8001e3e:	e027      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e40:	4b19      	ldr	r3, [pc, #100]	; (8001ea8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e42:	613b      	str	r3, [r7, #16]
      break;
 8001e44:	e027      	b.n	8001e96 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	0c9b      	lsrs	r3, r3, #18
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	4a17      	ldr	r2, [pc, #92]	; (8001eac <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e50:	5cd3      	ldrb	r3, [r2, r3]
 8001e52:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d010      	beq.n	8001e80 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e5e:	4b11      	ldr	r3, [pc, #68]	; (8001ea4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	0c5b      	lsrs	r3, r3, #17
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	4a11      	ldr	r2, [pc, #68]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e6a:	5cd3      	ldrb	r3, [r2, r3]
 8001e6c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a0d      	ldr	r2, [pc, #52]	; (8001ea8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e72:	fb02 f203 	mul.w	r2, r2, r3
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	e004      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a0c      	ldr	r2, [pc, #48]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e84:	fb02 f303 	mul.w	r3, r2, r3
 8001e88:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	613b      	str	r3, [r7, #16]
      break;
 8001e8e:	e002      	b.n	8001e96 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e92:	613b      	str	r3, [r7, #16]
      break;
 8001e94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e96:	693b      	ldr	r3, [r7, #16]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	371c      	adds	r7, #28
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bc80      	pop	{r7}
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	007a1200 	.word	0x007a1200
 8001eac:	0800272c 	.word	0x0800272c
 8001eb0:	0800273c 	.word	0x0800273c
 8001eb4:	003d0900 	.word	0x003d0900

08001eb8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <RCC_Delay+0x34>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <RCC_Delay+0x38>)
 8001ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eca:	0a5b      	lsrs	r3, r3, #9
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	fb02 f303 	mul.w	r3, r2, r3
 8001ed2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ed4:	bf00      	nop
  }
  while (Delay --);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	1e5a      	subs	r2, r3, #1
 8001eda:	60fa      	str	r2, [r7, #12]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1f9      	bne.n	8001ed4 <RCC_Delay+0x1c>
}
 8001ee0:	bf00      	nop
 8001ee2:	bf00      	nop
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	20000030 	.word	0x20000030
 8001ef0:	10624dd3 	.word	0x10624dd3

08001ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e041      	b.n	8001f8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d106      	bne.n	8001f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff f85a 	bl	8000fd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2202      	movs	r2, #2
 8001f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3304      	adds	r3, #4
 8001f30:	4619      	mov	r1, r3
 8001f32:	4610      	mov	r0, r2
 8001f34:	f000 fa56 	bl	80023e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d001      	beq.n	8001fac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e035      	b.n	8002018 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2202      	movs	r2, #2
 8001fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68da      	ldr	r2, [r3, #12]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f042 0201 	orr.w	r2, r2, #1
 8001fc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a16      	ldr	r2, [pc, #88]	; (8002024 <HAL_TIM_Base_Start_IT+0x90>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d009      	beq.n	8001fe2 <HAL_TIM_Base_Start_IT+0x4e>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd6:	d004      	beq.n	8001fe2 <HAL_TIM_Base_Start_IT+0x4e>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a12      	ldr	r2, [pc, #72]	; (8002028 <HAL_TIM_Base_Start_IT+0x94>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d111      	bne.n	8002006 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f003 0307 	and.w	r3, r3, #7
 8001fec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2b06      	cmp	r3, #6
 8001ff2:	d010      	beq.n	8002016 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f042 0201 	orr.w	r2, r2, #1
 8002002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002004:	e007      	b.n	8002016 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f042 0201 	orr.w	r2, r2, #1
 8002014:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40012c00 	.word	0x40012c00
 8002028:	40000400 	.word	0x40000400

0800202c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d020      	beq.n	8002090 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d01b      	beq.n	8002090 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f06f 0202 	mvn.w	r2, #2
 8002060:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2201      	movs	r2, #1
 8002066:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f998 	bl	80023ac <HAL_TIM_IC_CaptureCallback>
 800207c:	e005      	b.n	800208a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f98b 	bl	800239a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f99a 	bl	80023be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	2b00      	cmp	r3, #0
 8002098:	d020      	beq.n	80020dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f003 0304 	and.w	r3, r3, #4
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d01b      	beq.n	80020dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f06f 0204 	mvn.w	r2, #4
 80020ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2202      	movs	r2, #2
 80020b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f972 	bl	80023ac <HAL_TIM_IC_CaptureCallback>
 80020c8:	e005      	b.n	80020d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f965 	bl	800239a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f974 	bl	80023be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	f003 0308 	and.w	r3, r3, #8
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d020      	beq.n	8002128 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f003 0308 	and.w	r3, r3, #8
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d01b      	beq.n	8002128 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f06f 0208 	mvn.w	r2, #8
 80020f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2204      	movs	r2, #4
 80020fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f94c 	bl	80023ac <HAL_TIM_IC_CaptureCallback>
 8002114:	e005      	b.n	8002122 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f93f 	bl	800239a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f94e 	bl	80023be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	2b00      	cmp	r3, #0
 8002130:	d020      	beq.n	8002174 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f003 0310 	and.w	r3, r3, #16
 8002138:	2b00      	cmp	r3, #0
 800213a:	d01b      	beq.n	8002174 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f06f 0210 	mvn.w	r2, #16
 8002144:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2208      	movs	r2, #8
 800214a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f926 	bl	80023ac <HAL_TIM_IC_CaptureCallback>
 8002160:	e005      	b.n	800216e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f919 	bl	800239a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f000 f928 	bl	80023be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00c      	beq.n	8002198 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b00      	cmp	r3, #0
 8002186:	d007      	beq.n	8002198 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f06f 0201 	mvn.w	r2, #1
 8002190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7fe fb44 	bl	8000820 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00c      	beq.n	80021bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d007      	beq.n	80021bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 fa6f 	bl	800269a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00c      	beq.n	80021e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d007      	beq.n	80021e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 f8f8 	bl	80023d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	f003 0320 	and.w	r3, r3, #32
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d00c      	beq.n	8002204 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f003 0320 	and.w	r3, r3, #32
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d007      	beq.n	8002204 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f06f 0220 	mvn.w	r2, #32
 80021fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 fa42 	bl	8002688 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002204:	bf00      	nop
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002220:	2b01      	cmp	r3, #1
 8002222:	d101      	bne.n	8002228 <HAL_TIM_ConfigClockSource+0x1c>
 8002224:	2302      	movs	r3, #2
 8002226:	e0b4      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x186>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2202      	movs	r2, #2
 8002234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800224e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68ba      	ldr	r2, [r7, #8]
 8002256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002260:	d03e      	beq.n	80022e0 <HAL_TIM_ConfigClockSource+0xd4>
 8002262:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002266:	f200 8087 	bhi.w	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 800226a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800226e:	f000 8086 	beq.w	800237e <HAL_TIM_ConfigClockSource+0x172>
 8002272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002276:	d87f      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002278:	2b70      	cmp	r3, #112	; 0x70
 800227a:	d01a      	beq.n	80022b2 <HAL_TIM_ConfigClockSource+0xa6>
 800227c:	2b70      	cmp	r3, #112	; 0x70
 800227e:	d87b      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002280:	2b60      	cmp	r3, #96	; 0x60
 8002282:	d050      	beq.n	8002326 <HAL_TIM_ConfigClockSource+0x11a>
 8002284:	2b60      	cmp	r3, #96	; 0x60
 8002286:	d877      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002288:	2b50      	cmp	r3, #80	; 0x50
 800228a:	d03c      	beq.n	8002306 <HAL_TIM_ConfigClockSource+0xfa>
 800228c:	2b50      	cmp	r3, #80	; 0x50
 800228e:	d873      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002290:	2b40      	cmp	r3, #64	; 0x40
 8002292:	d058      	beq.n	8002346 <HAL_TIM_ConfigClockSource+0x13a>
 8002294:	2b40      	cmp	r3, #64	; 0x40
 8002296:	d86f      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002298:	2b30      	cmp	r3, #48	; 0x30
 800229a:	d064      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x15a>
 800229c:	2b30      	cmp	r3, #48	; 0x30
 800229e:	d86b      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 80022a0:	2b20      	cmp	r3, #32
 80022a2:	d060      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x15a>
 80022a4:	2b20      	cmp	r3, #32
 80022a6:	d867      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d05c      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x15a>
 80022ac:	2b10      	cmp	r3, #16
 80022ae:	d05a      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x15a>
 80022b0:	e062      	b.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6818      	ldr	r0, [r3, #0]
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	6899      	ldr	r1, [r3, #8]
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	f000 f96a 	bl	800259a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	609a      	str	r2, [r3, #8]
      break;
 80022de:	e04f      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6818      	ldr	r0, [r3, #0]
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	6899      	ldr	r1, [r3, #8]
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f000 f953 	bl	800259a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002302:	609a      	str	r2, [r3, #8]
      break;
 8002304:	e03c      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6818      	ldr	r0, [r3, #0]
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	6859      	ldr	r1, [r3, #4]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	461a      	mov	r2, r3
 8002314:	f000 f8ca 	bl	80024ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2150      	movs	r1, #80	; 0x50
 800231e:	4618      	mov	r0, r3
 8002320:	f000 f921 	bl	8002566 <TIM_ITRx_SetConfig>
      break;
 8002324:	e02c      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6818      	ldr	r0, [r3, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	6859      	ldr	r1, [r3, #4]
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	461a      	mov	r2, r3
 8002334:	f000 f8e8 	bl	8002508 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2160      	movs	r1, #96	; 0x60
 800233e:	4618      	mov	r0, r3
 8002340:	f000 f911 	bl	8002566 <TIM_ITRx_SetConfig>
      break;
 8002344:	e01c      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6818      	ldr	r0, [r3, #0]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	6859      	ldr	r1, [r3, #4]
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	461a      	mov	r2, r3
 8002354:	f000 f8aa 	bl	80024ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2140      	movs	r1, #64	; 0x40
 800235e:	4618      	mov	r0, r3
 8002360:	f000 f901 	bl	8002566 <TIM_ITRx_SetConfig>
      break;
 8002364:	e00c      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4619      	mov	r1, r3
 8002370:	4610      	mov	r0, r2
 8002372:	f000 f8f8 	bl	8002566 <TIM_ITRx_SetConfig>
      break;
 8002376:	e003      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	73fb      	strb	r3, [r7, #15]
      break;
 800237c:	e000      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800237e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002390:	7bfb      	ldrb	r3, [r7, #15]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr

080023ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr

080023be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr

080023d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
	...

080023e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4a2b      	ldr	r2, [pc, #172]	; (80024a4 <TIM_Base_SetConfig+0xc0>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d007      	beq.n	800240c <TIM_Base_SetConfig+0x28>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002402:	d003      	beq.n	800240c <TIM_Base_SetConfig+0x28>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a28      	ldr	r2, [pc, #160]	; (80024a8 <TIM_Base_SetConfig+0xc4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d108      	bne.n	800241e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002412:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	4313      	orrs	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a20      	ldr	r2, [pc, #128]	; (80024a4 <TIM_Base_SetConfig+0xc0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d007      	beq.n	8002436 <TIM_Base_SetConfig+0x52>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800242c:	d003      	beq.n	8002436 <TIM_Base_SetConfig+0x52>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a1d      	ldr	r2, [pc, #116]	; (80024a8 <TIM_Base_SetConfig+0xc4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d108      	bne.n	8002448 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800243c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	4313      	orrs	r3, r2
 8002446:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	4313      	orrs	r3, r2
 8002454:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a0d      	ldr	r2, [pc, #52]	; (80024a4 <TIM_Base_SetConfig+0xc0>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d103      	bne.n	800247c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	691a      	ldr	r2, [r3, #16]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2201      	movs	r2, #1
 8002480:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d005      	beq.n	800249a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	f023 0201 	bic.w	r2, r3, #1
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	611a      	str	r2, [r3, #16]
  }
}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr
 80024a4:	40012c00 	.word	0x40012c00
 80024a8:	40000400 	.word	0x40000400

080024ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b087      	sub	sp, #28
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	f023 0201 	bic.w	r2, r3, #1
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	699b      	ldr	r3, [r3, #24]
 80024ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	011b      	lsls	r3, r3, #4
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	4313      	orrs	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	f023 030a 	bic.w	r3, r3, #10
 80024e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	697a      	ldr	r2, [r7, #20]
 80024fc:	621a      	str	r2, [r3, #32]
}
 80024fe:	bf00      	nop
 8002500:	371c      	adds	r7, #28
 8002502:	46bd      	mov	sp, r7
 8002504:	bc80      	pop	{r7}
 8002506:	4770      	bx	lr

08002508 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002508:	b480      	push	{r7}
 800250a:	b087      	sub	sp, #28
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6a1b      	ldr	r3, [r3, #32]
 8002518:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	f023 0210 	bic.w	r2, r3, #16
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002532:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	031b      	lsls	r3, r3, #12
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	4313      	orrs	r3, r2
 800253c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002544:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	4313      	orrs	r3, r2
 800254e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	621a      	str	r2, [r3, #32]
}
 800255c:	bf00      	nop
 800255e:	371c      	adds	r7, #28
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr

08002566 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002566:	b480      	push	{r7}
 8002568:	b085      	sub	sp, #20
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
 800256e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800257c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4313      	orrs	r3, r2
 8002584:	f043 0307 	orr.w	r3, r3, #7
 8002588:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68fa      	ldr	r2, [r7, #12]
 800258e:	609a      	str	r2, [r3, #8]
}
 8002590:	bf00      	nop
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr

0800259a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800259a:	b480      	push	{r7}
 800259c:	b087      	sub	sp, #28
 800259e:	af00      	add	r7, sp, #0
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	021a      	lsls	r2, r3, #8
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	431a      	orrs	r2, r3
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	697a      	ldr	r2, [r7, #20]
 80025cc:	609a      	str	r2, [r3, #8]
}
 80025ce:	bf00      	nop
 80025d0:	371c      	adds	r7, #28
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e041      	b.n	8002674 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2202      	movs	r2, #2
 80025fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	4313      	orrs	r3, r2
 8002620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a14      	ldr	r2, [pc, #80]	; (8002680 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d009      	beq.n	8002648 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800263c:	d004      	beq.n	8002648 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a10      	ldr	r2, [pc, #64]	; (8002684 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d10c      	bne.n	8002662 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800264e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	68ba      	ldr	r2, [r7, #8]
 8002656:	4313      	orrs	r3, r2
 8002658:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	40012c00 	.word	0x40012c00
 8002684:	40000400 	.word	0x40000400

08002688 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr

0800269a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <__libc_init_array>:
 80026ac:	b570      	push	{r4, r5, r6, lr}
 80026ae:	2600      	movs	r6, #0
 80026b0:	4d0c      	ldr	r5, [pc, #48]	; (80026e4 <__libc_init_array+0x38>)
 80026b2:	4c0d      	ldr	r4, [pc, #52]	; (80026e8 <__libc_init_array+0x3c>)
 80026b4:	1b64      	subs	r4, r4, r5
 80026b6:	10a4      	asrs	r4, r4, #2
 80026b8:	42a6      	cmp	r6, r4
 80026ba:	d109      	bne.n	80026d0 <__libc_init_array+0x24>
 80026bc:	f000 f822 	bl	8002704 <_init>
 80026c0:	2600      	movs	r6, #0
 80026c2:	4d0a      	ldr	r5, [pc, #40]	; (80026ec <__libc_init_array+0x40>)
 80026c4:	4c0a      	ldr	r4, [pc, #40]	; (80026f0 <__libc_init_array+0x44>)
 80026c6:	1b64      	subs	r4, r4, r5
 80026c8:	10a4      	asrs	r4, r4, #2
 80026ca:	42a6      	cmp	r6, r4
 80026cc:	d105      	bne.n	80026da <__libc_init_array+0x2e>
 80026ce:	bd70      	pop	{r4, r5, r6, pc}
 80026d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80026d4:	4798      	blx	r3
 80026d6:	3601      	adds	r6, #1
 80026d8:	e7ee      	b.n	80026b8 <__libc_init_array+0xc>
 80026da:	f855 3b04 	ldr.w	r3, [r5], #4
 80026de:	4798      	blx	r3
 80026e0:	3601      	adds	r6, #1
 80026e2:	e7f2      	b.n	80026ca <__libc_init_array+0x1e>
 80026e4:	08002740 	.word	0x08002740
 80026e8:	08002740 	.word	0x08002740
 80026ec:	08002740 	.word	0x08002740
 80026f0:	08002744 	.word	0x08002744

080026f4 <memset>:
 80026f4:	4603      	mov	r3, r0
 80026f6:	4402      	add	r2, r0
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d100      	bne.n	80026fe <memset+0xa>
 80026fc:	4770      	bx	lr
 80026fe:	f803 1b01 	strb.w	r1, [r3], #1
 8002702:	e7f9      	b.n	80026f8 <memset+0x4>

08002704 <_init>:
 8002704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002706:	bf00      	nop
 8002708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800270a:	bc08      	pop	{r3}
 800270c:	469e      	mov	lr, r3
 800270e:	4770      	bx	lr

08002710 <_fini>:
 8002710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002712:	bf00      	nop
 8002714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002716:	bc08      	pop	{r3}
 8002718:	469e      	mov	lr, r3
 800271a:	4770      	bx	lr
