
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76322                       # Simulator instruction rate (inst/s)
host_mem_usage                              201502464                       # Number of bytes of host memory used
host_op_rate                                    87047                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 63957.58                       # Real time elapsed on the host
host_tick_rate                               16363810                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4881386552                       # Number of instructions simulated
sim_ops                                    5567313134                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   208                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       528771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1057525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.468285                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       173948596                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    476985953                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      9595992                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    446174793                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     22778582                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     22783966                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5384                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       565888503                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        33276337                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          175                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         816031365                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        801337192                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      9594806                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          496877332                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     200896837                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     30633712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    343672391                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2881386551                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3281162692                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2461125409                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.333196                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.402899                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1476555012     60.00%     60.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    430016474     17.47%     77.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    131363074      5.34%     82.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     82104019      3.34%     86.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     50285564      2.04%     88.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     32557391      1.32%     89.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     30425160      1.24%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26921878      1.09%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    200896837      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2461125409                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     30750124                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2724501343                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             645113139                       # Number of loads committed
system.switch_cpus.commit.membars            37440437                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1800759804     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     61431798      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     56602570      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     37441194      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     15408432      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     51055780      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     61441584      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      8597559      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     53304626      1.62%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3403584      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    645113139     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    486602622     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3281162692                       # Class of committed instruction
system.switch_cpus.commit.refs             1131715761                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         505482372                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2881386551                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3281162692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.871042                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.871042                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1761284599                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1206                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    172527027                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3730477897                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        199313958                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         410492612                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        9642606                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5783                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     129073545                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           565888503                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         418565078                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2073723749                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1649300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3493457685                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        19287584                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.225471                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    426439678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    230003515                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.391923                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509807321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.576640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.872710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1783275840     71.05%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         97477901      3.88%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59723928      2.38%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         62097237      2.47%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         71249120      2.84%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         35438928      1.41%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         42708279      1.70%     85.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         27283876      1.09%     86.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        330552212     13.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509807321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      31                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     10537968                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        513722655                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.414890                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1266204529                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          519666775                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        91828612                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     704343145                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     30636628                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    551907367                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3624620632                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     746537754                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     31408221                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3551100873                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         718195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      51992723                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        9642606                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      52730526                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     48705232                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        83499                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     55526461                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     59229973                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     65304719                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        83499                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      8358440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2179528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3446140270                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3484118071                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603479                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2079674158                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.388201                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3484613181                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3631487849                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2180889926                       # number of integer regfile writes
system.switch_cpus.ipc                       1.148051                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.148051                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1931580318     53.92%     53.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     61449380      1.72%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     60033923      1.68%     57.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     37442113      1.05%     58.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     16818204      0.47%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     52707628      1.47%     60.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     61441601      1.72%     62.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     10292010      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     65922671      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3403584      0.10%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    750149436     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    531268194     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3582509095                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            87581993                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024447                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8544757      9.76%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           5253      0.01%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           128      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      6619306      7.56%     17.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4381456      5.00%     22.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            19      0.00%     22.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2900516      3.31%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       39169940     44.72%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      25960618     29.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3038916848                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8526756519                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2937204588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3231036033                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3593984003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3582509095                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     30636629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    343457818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        33789                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2917                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    437506378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509807321                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.427404                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.028208                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1281067003     51.04%     51.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    420285838     16.75%     67.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    242491851      9.66%     77.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    152846116      6.09%     83.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    146387019      5.83%     89.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    102933432      4.10%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     75997573      3.03%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     39887379      1.59%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     47911110      1.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509807321                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.427404                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      631174208                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1235684773                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    546913483                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    737125476                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     46197516                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     49889137                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    704343145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    551907367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5537701347                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      353081140                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       180062203                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3503601405                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       34916021                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        250897522                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      106878821                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         12172                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6938247213                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3684707651                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3880212572                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         485745774                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       56197949                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        9642606                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     269510674                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        376611061                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3735579534                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1313948540                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     45078441                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         587002114                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     30636836                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    795707621                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5885060951                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7298358450                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        646420025                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       408121265                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         2101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9035889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           87                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18071779                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             87                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             528597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310024                       # Transaction distribution
system.membus.trans_dist::CleanEvict           218731                       # Transaction distribution
system.membus.trans_dist::ReadExReq               173                       # Transaction distribution
system.membus.trans_dist::ReadExResp              173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        528597                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       793397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       792898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1586295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1586295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     53673600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     53692032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    107365632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107365632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            528770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  528770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              528770                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2016537504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2019079372                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5018018617                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9023299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4889471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4675198                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12590                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            48                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9023251                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27107525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27107668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1742756864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1742769024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          528829                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39683200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9564718                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000229                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015123                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9562530     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2188      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9564718                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15174529503                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18839728902                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            100080                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     33853440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          33855616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     19817984                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       19817984                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       264480                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             264497                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       154828                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            154828                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     32346431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             32348510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      18935773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            18935773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      18935773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     32346431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            51284282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    309656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    528589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000841338768                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        17192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        17192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1214721                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            292629                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     264497                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    154828                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   528994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  309656                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   371                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            33822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            33112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            35083                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            33965                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            36497                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            34272                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            40603                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            37781                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            33795                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            28863                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           34218                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           33538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           29051                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           26980                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           27491                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           29552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            19680                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            18964                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            20808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            19248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            20456                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            19060                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            23018                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            21266                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            20476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            17376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           20568                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           20082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           17602                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           16624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           16455                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           17944                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 11734733912                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2643115000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            21646415162                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22198.68                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40948.68                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  264796                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 141107                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.09                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.57                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               528994                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              309656                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 263979                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 263969                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    337                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    328                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 16416                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 16653                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 17176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 17195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 17198                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 17199                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 17200                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 17202                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 17202                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 17219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 17226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 17281                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 17440                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 17672                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 17507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 17197                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 17192                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 17192                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   264                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       432346                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.085506                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.124673                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.075032                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        32201      7.45%      7.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       397636     91.97%     99.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2466      0.57%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           36      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       432346                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        17192                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.745870                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    29.158083                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.851438                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             14      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            92      0.54%      0.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          428      2.49%      3.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1206      7.01%     10.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2047     11.91%     22.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         2836     16.50%     38.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2847     16.56%     55.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2511     14.61%     69.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         1965     11.43%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1317      7.66%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          879      5.11%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          492      2.86%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          268      1.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          148      0.86%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           66      0.38%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           46      0.27%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           16      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            9      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        17192                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        17192                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.009946                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.001675                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.546127                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             528      3.07%      3.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             242      1.41%      4.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           15581     90.63%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             234      1.36%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             590      3.43%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              13      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        17192                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              33831872                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  23744                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               19816128                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               33855616                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            19817984                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       32.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       18.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    32.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    18.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.40                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589408078                       # Total gap between requests
system.mem_ctrls0.avgGap                   2495890.80                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     33829696                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     19816128                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2079.133848410395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 32323743.582276534289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 18933999.296522509307                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       528960                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       309656                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1161862                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  21645253300                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24127616403688                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     34172.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40920.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  77917483.93                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1441037640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           765925875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1738504320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         768002940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    178751472180                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    251362834080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      517444612635                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       494.410206                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 651587337189                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 360054428822                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1645919940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           874827195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2035863900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         848250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    197546377440                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    235535538240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      521103612315                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       497.906323                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 610263477390                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 401378288621                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     33823232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          33826944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     19865088                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       19865088                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       264244                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             264273                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       155196                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            155196                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     32317567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             32321114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      18980780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            18980780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      18980780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     32317567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            51301894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    310392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    528157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000875391390                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        17235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        17235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1214557                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            293345                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     264273                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    155196                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   528546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  310392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   331                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            34222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            33127                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            35133                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            33618                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            35956                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            35100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            40593                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            37710                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            34133                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            28299                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           34005                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           33238                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           28644                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           27338                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           27680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           29419                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            20098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            19339                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            20798                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            19208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            20076                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            19510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            22832                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            21326                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            20590                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            17188                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           20394                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           20144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           17572                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           16762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           16492                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           18036                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 11633612462                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2641075000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            21537643712                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22024.39                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40774.39                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  264549                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 141453                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.08                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.57                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               528546                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              310392                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 263827                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 263810                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    283                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    281                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 16503                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 16717                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 17217                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 17242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 17245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 17242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 17241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 17242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 17245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 17262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 17263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 17322                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 17488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 17685                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 17513                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 17236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 17235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 17235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       432577                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.068066                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.108730                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.082567                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        32252      7.46%      7.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       397847     91.97%     99.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         2436      0.56%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           33      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       432577                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        17235                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.646533                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.042592                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.912466                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              6      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            95      0.55%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          468      2.72%      3.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1209      7.01%     10.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2239     12.99%     23.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2727     15.82%     39.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         2782     16.14%     55.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2498     14.49%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         1985     11.52%     81.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1295      7.51%     88.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          857      4.97%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          508      2.95%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          285      1.65%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          143      0.83%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           78      0.45%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           26      0.15%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           15      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            7      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            8      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        17235                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        17235                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.007833                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.000084                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.528076                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             508      2.95%      2.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             220      1.28%      4.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           15714     91.17%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             225      1.31%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             562      3.26%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        17235                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              33805760                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  21184                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               19863360                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               33826944                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            19865088                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       32.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       18.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    32.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    18.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.40                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589479802                       # Total gap between requests
system.mem_ctrls1.avgGap                   2495034.15                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     33802048                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     19863360                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3546.757741405967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 32297326.352202612907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 18979128.731232121587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       528488                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       310392                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1942454                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  21535701258                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24086940185604                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     33490.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40749.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  77601678.48                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1439495400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           765106155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1733277840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         768269160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    178674253140                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    251427894240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      517425131535                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       494.391592                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 651759692057                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 359882073954                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1649111520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           876523560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2038177260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         851836140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    197420030670                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    235641945600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      521094460350                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       497.897578                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 610541768125                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 401099997886                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      8507117                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8507118                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      8507117                       # number of overall hits
system.l2.overall_hits::total                 8507118                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       528724                       # number of demand (read+write) misses
system.l2.demand_misses::total                 528770                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       528724                       # number of overall misses
system.l2.overall_misses::total                528770                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3915630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  48629704332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48633619962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3915630                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  48629704332                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48633619962                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9035841                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9035888                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9035841                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9035888                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.058514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058519                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.058514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058519                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85122.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91975.594700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91974.998510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85122.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91975.594700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91974.998510                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              310024                       # number of writebacks
system.l2.writebacks::total                    310024                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       528724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            528770                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       528724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           528770                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3522024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  44104410716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44107932740                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3522024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  44104410716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44107932740                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.058514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058519                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.058514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058519                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76565.739130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83416.698913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83416.102918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76565.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83416.698913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83416.102918                       # average overall mshr miss latency
system.l2.replacements                         528828                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4579447                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4579447                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4579447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4579447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        12417                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12417                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 173                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     15107076                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15107076                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        12590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.013741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87324.138728                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87324.138728                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     13629135                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13629135                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.013741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78781.127168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78781.127168                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3915630                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3915630                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85122.391304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85122.391304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3522024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3522024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76565.739130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76565.739130                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      8494700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8494700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       528551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          528551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  48614597256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  48614597256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9023251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9023251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.058577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91977.117168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91977.117168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       528551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       528551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  44090781581                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  44090781581                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.058577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83418.216182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83418.216182                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    28100993                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    561596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     50.037737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.280104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6516.335641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.482112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 26246.902143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.198863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.800992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27569                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 289672140                       # Number of tag accesses
system.l2.tags.data_accesses                289672140                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    418565011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2418769399                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    418565011                       # number of overall hits
system.cpu.icache.overall_hits::total      2418769399                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            954                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total           954                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5077392                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5077392                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5077392                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5077392                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    418565076                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2418770353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    418565076                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2418770353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78113.723077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5322.213836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78113.723077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5322.213836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          313                       # number of writebacks
system.cpu.icache.writebacks::total               313                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3991524                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3991524                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3991524                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3991524                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83156.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83156.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83156.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83156.750000                       # average overall mshr miss latency
system.cpu.icache.replacements                    313                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    418565011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2418769399                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           954                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5077392                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5077392                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    418565076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2418770353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78113.723077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5322.213836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3991524                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3991524                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83156.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83156.750000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.429277                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2418770336                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               937                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2581398.437567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.000214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.429064                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       94332044704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      94332044704                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1051342679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1800033190                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1051342679                       # number of overall hits
system.cpu.dcache.overall_hits::total      1800033190                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     23571900                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       30538758                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     23571900                       # number of overall misses
system.cpu.dcache.overall_misses::total      30538758                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 446110051442                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 446110051442                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 446110051442                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 446110051442                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1074914579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1830571948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1074914579                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1830571948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021929                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021929                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18925.502460                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14607.995893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18925.502460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14607.995893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17161                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1564                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               730                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.508219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   120.307692                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8383068                       # number of writebacks
system.cpu.dcache.writebacks::total           8383068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     14536397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14536397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     14536397                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14536397                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9035503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9035503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9035503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9035503                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 135753796641                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 135753796641                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 135753796641                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 135753796641                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004936                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15024.486920                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15024.486920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15024.486920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15024.486920                       # average overall mshr miss latency
system.cpu.dcache.replacements               16004524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    595472032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1021775895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     23473429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      29767229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 444549825159                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 444549825159                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    618945461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1051543124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18938.427153                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14934.202480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     14450514                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14450514                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9022915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9022915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 135579578628                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 135579578628                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15026.139405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15026.139405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    455870647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      778257295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        98471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       771529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1560226283                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1560226283                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    455969118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    779028824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15844.525627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2022.252285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        85883                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85883                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    174218013                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    174218013                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13840.007388                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13840.007388                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     30633860                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     50894847                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          339                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4277169                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4277169                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     30634199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     50897267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12617.017699                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  1767.425207                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          339                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          339                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3994443                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3994443                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 11783.017699                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11783.017699                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     30633504                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     50896572                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     30633504                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     50896572                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1917829393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16004780                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.828538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.705612                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.293708                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.576975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.423022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       61851709964                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      61851709964                       # Number of data accesses

---------- End Simulation Statistics   ----------
