LIME_TOP
========

Register Listing for LIME_TOP
-----------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| Register                                                                                                                                   | Address                                                                              |
+============================================================================================================================================+======================================================================================+
| :ref:`LIME_TOP_EV_STATUS <LIME_TOP_EV_STATUS>`                                                                                             | :ref:`0xf0005000 <LIME_TOP_EV_STATUS>`                                               |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_EV_PENDING <LIME_TOP_EV_PENDING>`                                                                                           | :ref:`0xf0005004 <LIME_TOP_EV_PENDING>`                                              |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_EV_ENABLE <LIME_TOP_EV_ENABLE>`                                                                                             | :ref:`0xf0005008 <LIME_TOP_EV_ENABLE>`                                               |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_GPO <LIME_TOP_GPO>`                                                                                                         | :ref:`0xf000500c <LIME_TOP_GPO>`                                                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_BOARD_ID <LIME_TOP_FPGACFG_BOARD_ID>`                                                                               | :ref:`0xf0005010 <LIME_TOP_FPGACFG_BOARD_ID>`                                        |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_MAJOR_REV <LIME_TOP_FPGACFG_MAJOR_REV>`                                                                             | :ref:`0xf0005014 <LIME_TOP_FPGACFG_MAJOR_REV>`                                       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_COMPILE_REV <LIME_TOP_FPGACFG_COMPILE_REV>`                                                                         | :ref:`0xf0005018 <LIME_TOP_FPGACFG_COMPILE_REV>`                                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_RESERVED_03 <LIME_TOP_FPGACFG_RESERVED_03>`                                                                         | :ref:`0xf000501c <LIME_TOP_FPGACFG_RESERVED_03>`                                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_RESERVED_04 <LIME_TOP_FPGACFG_RESERVED_04>`                                                                         | :ref:`0xf0005020 <LIME_TOP_FPGACFG_RESERVED_04>`                                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_RESERVED_05 <LIME_TOP_FPGACFG_RESERVED_05>`                                                                         | :ref:`0xf0005024 <LIME_TOP_FPGACFG_RESERVED_05>`                                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_RESERVED_06 <LIME_TOP_FPGACFG_RESERVED_06>`                                                                         | :ref:`0xf0005028 <LIME_TOP_FPGACFG_RESERVED_06>`                                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_CH_EN <LIME_TOP_FPGACFG_CH_EN>`                                                                                     | :ref:`0xf000502c <LIME_TOP_FPGACFG_CH_EN>`                                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG08 <LIME_TOP_FPGACFG_REG08>`                                                                                     | :ref:`0xf0005030 <LIME_TOP_FPGACFG_REG08>`                                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG09 <LIME_TOP_FPGACFG_REG09>`                                                                                     | :ref:`0xf0005034 <LIME_TOP_FPGACFG_REG09>`                                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG10 <LIME_TOP_FPGACFG_REG10>`                                                                                     | :ref:`0xf0005038 <LIME_TOP_FPGACFG_REG10>`                                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_WFM_CH_EN <LIME_TOP_FPGACFG_WFM_CH_EN>`                                                                             | :ref:`0xf000503c <LIME_TOP_FPGACFG_WFM_CH_EN>`                                       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG13 <LIME_TOP_FPGACFG_REG13>`                                                                                     | :ref:`0xf0005040 <LIME_TOP_FPGACFG_REG13>`                                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_WFM_SMPL_WIDTH <LIME_TOP_FPGACFG_WFM_SMPL_WIDTH>`                                                                   | :ref:`0xf0005044 <LIME_TOP_FPGACFG_WFM_SMPL_WIDTH>`                                  |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_SYNC_SIZE <LIME_TOP_FPGACFG_SYNC_SIZE>`                                                                             | :ref:`0xf0005048 <LIME_TOP_FPGACFG_SYNC_SIZE>`                                       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_TXANT_PRE <LIME_TOP_FPGACFG_TXANT_PRE>`                                                                             | :ref:`0xf000504c <LIME_TOP_FPGACFG_TXANT_PRE>`                                       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_TXANT_POST <LIME_TOP_FPGACFG_TXANT_POST>`                                                                           | :ref:`0xf0005050 <LIME_TOP_FPGACFG_TXANT_POST>`                                      |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG18 <LIME_TOP_FPGACFG_REG18>`                                                                                     | :ref:`0xf0005054 <LIME_TOP_FPGACFG_REG18>`                                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_CLK_ENA <LIME_TOP_FPGACFG_CLK_ENA>`                                                                                 | :ref:`0xf0005058 <LIME_TOP_FPGACFG_CLK_ENA>`                                         |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD <LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD>`                                                             | :ref:`0xf000505c <LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD>`                               |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS_CTR_GPIO <LIME_TOP_LMS7002_TOP_LMS_CTR_GPIO>`                                                               | :ref:`0xf0005060 <LIME_TOP_LMS7002_TOP_LMS_CTR_GPIO>`                                |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS1 <LIME_TOP_LMS7002_TOP_LMS1>`                                                                               | :ref:`0xf0005064 <LIME_TOP_LMS7002_TOP_LMS1>`                                        |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_REG01 <LIME_TOP_LMS7002_TOP_REG01>`                                                                             | :ref:`0xf0005068 <LIME_TOP_LMS7002_TOP_REG01>`                                       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_REG03 <LIME_TOP_LMS7002_TOP_REG03>`                                                                             | :ref:`0xf000506c <LIME_TOP_LMS7002_TOP_REG03>`                                       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_CMP_START <LIME_TOP_LMS7002_TOP_CMP_START>`                                                                     | :ref:`0xf0005070 <LIME_TOP_LMS7002_TOP_CMP_START>`                                   |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_CMP_LENGTH <LIME_TOP_LMS7002_TOP_CMP_LENGTH>`                                                                   | :ref:`0xf0005074 <LIME_TOP_LMS7002_TOP_CMP_LENGTH>`                                  |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_CMP_DONE <LIME_TOP_LMS7002_TOP_CMP_DONE>`                                                                       | :ref:`0xf0005078 <LIME_TOP_LMS7002_TOP_CMP_DONE>`                                    |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_CMP_ERROR <LIME_TOP_LMS7002_TOP_CMP_ERROR>`                                                                     | :ref:`0xf000507c <LIME_TOP_LMS7002_TOP_CMP_ERROR>`                                   |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_TXCLK_EN <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_TXCLK_EN>`                   | :ref:`0xf0005080 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_TXCLK_EN>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_RXCLK_EN <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_RXCLK_EN>`                   | :ref:`0xf0005084 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_RXCLK_EN>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_MODE <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_MODE>`                         | :ref:`0xf0005088 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_MODE>`             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_DONE <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_DONE>`                         | :ref:`0xf000508c <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_DONE>`             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_ERR <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_ERR>`                           | :ref:`0xf0005090 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_ERR>`              |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_DONE <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_DONE>`                       | :ref:`0xf0005094 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_DONE>`            |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_BUSY <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_BUSY>`                       | :ref:`0xf0005098 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_BUSY>`            |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_START <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_START>`                     | :ref:`0xf000509c <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_START>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLRST_START <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLRST_START>`                     | :ref:`0xf00050a0 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLRST_START>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLL_IND <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLL_IND>`                               | :ref:`0xf00050a4 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLL_IND>`                |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_START <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_START>`                       | :ref:`0xf00050a8 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_START>`            |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_ERROR <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_ERROR>`                     | :ref:`0xf00050ac <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_ERROR>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_BYP <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_BYP>`                     | :ref:`0xf00050b0 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_BYP>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_BYP <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_BYP>`                       | :ref:`0xf00050b4 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_BYP>`            |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_BYP <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_BYP>`                         | :ref:`0xf00050b8 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_BYP>`             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_BYP <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_BYP>`                         | :ref:`0xf00050bc <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_BYP>`             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_CNT <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_CNT>`                       | :ref:`0xf00050c0 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_CNT>`            |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_CNT <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_CNT>`                     | :ref:`0xf00050c4 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_CNT>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_CNT <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_CNT>`                         | :ref:`0xf00050c8 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_CNT>`             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_CNT <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_CNT>`                         | :ref:`0xf00050cc <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_CNT>`             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_PHASE <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_PHASE>`                             | :ref:`0xf00050d0 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_PHASE>`               |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_AUTO_PHCFG_SMPLS <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_AUTO_PHCFG_SMPLS>`             | :ref:`0xf00050d4 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_AUTO_PHCFG_SMPLS>`       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_CSR_RESET <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_CSR_RESET>`                   | :ref:`0xf00050d8 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_CSR_RESET>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_RESET <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_RESET>`                   | :ref:`0xf00050dc <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_RESET>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_LOCKED <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_LOCKED>`                 | :ref:`0xf00050e0 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_LOCKED>`         |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_READ <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_READ>`                     | :ref:`0xf00050e4 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_READ>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_WRITE <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_WRITE>`                   | :ref:`0xf00050e8 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_WRITE>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DRDY <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DRDY>`                     | :ref:`0xf00050ec <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DRDY>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_ADR <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_ADR>`                       | :ref:`0xf00050f0 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_ADR>`            |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_W <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_W>`                   | :ref:`0xf00050f4 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_W>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_R <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_R>`                   | :ref:`0xf00050f8 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_R>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY>`             | :ref:`0xf00050fc <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY>`       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY_RESET <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY_RESET>` | :ref:`0xf0005100 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY_RESET>` |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_CSR_RESET <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_CSR_RESET>`                   | :ref:`0xf0005104 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_CSR_RESET>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_RESET <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_RESET>`                   | :ref:`0xf0005108 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_RESET>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_LOCKED <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_LOCKED>`                 | :ref:`0xf000510c <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_LOCKED>`         |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_READ <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_READ>`                     | :ref:`0xf0005110 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_READ>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_WRITE <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_WRITE>`                   | :ref:`0xf0005114 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_WRITE>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DRDY <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DRDY>`                     | :ref:`0xf0005118 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DRDY>`           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_ADR <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_ADR>`                       | :ref:`0xf000511c <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_ADR>`            |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_W <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_W>`                   | :ref:`0xf0005120 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_W>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_R <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_R>`                   | :ref:`0xf0005124 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_R>`          |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY>`             | :ref:`0xf0005128 <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY>`       |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY_RESET <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY_RESET>` | :ref:`0xf000512c <LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY_RESET>` |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_DDR2_1_STATUS <LIME_TOP_RXTX_TOP_DDR2_1_STATUS>`                                                                   | :ref:`0xf0005130 <LIME_TOP_RXTX_TOP_DDR2_1_STATUS>`                                  |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L <LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L>`                                                     | :ref:`0xf0005134 <LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L>`                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H <LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H>`                                                     | :ref:`0xf0005138 <LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H>`                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE <LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE>`                                                             | :ref:`0xf000513c <LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE>`                               |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_RX_PATH_TIMESTAMP_SETTINGS <LIME_TOP_RXTX_TOP_RX_PATH_TIMESTAMP_SETTINGS>`                                         | :ref:`0xf0005140 <LIME_TOP_RXTX_TOP_RX_PATH_TIMESTAMP_SETTINGS>`                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RX_DELAY_MODE <LIME_TOP_RX_DELAY_MODE>`                                                                                     | :ref:`0xf0005144 <LIME_TOP_RX_DELAY_MODE>`                                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_TX_DELAY_MODE <LIME_TOP_TX_DELAY_MODE>`                                                                                     | :ref:`0xf0005148 <LIME_TOP_TX_DELAY_MODE>`                                           |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RFSW_CONTROL_TDD_MANUAL_VAL <LIME_TOP_RFSW_CONTROL_TDD_MANUAL_VAL>`                                                         | :ref:`0xf000514c <LIME_TOP_RFSW_CONTROL_TDD_MANUAL_VAL>`                             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RFSW_CONTROL_TDD_AUTO_EN <LIME_TOP_RFSW_CONTROL_TDD_AUTO_EN>`                                                               | :ref:`0xf0005150 <LIME_TOP_RFSW_CONTROL_TDD_AUTO_EN>`                                |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RFSW_CONTROL_TDD_INVERT <LIME_TOP_RFSW_CONTROL_TDD_INVERT>`                                                                 | :ref:`0xf0005154 <LIME_TOP_RFSW_CONTROL_TDD_INVERT>`                                 |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RFSW_CONTROL_RFSW_RX <LIME_TOP_RFSW_CONTROL_RFSW_RX>`                                                                       | :ref:`0xf0005158 <LIME_TOP_RFSW_CONTROL_RFSW_RX>`                                    |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RFSW_CONTROL_RFSW_TX <LIME_TOP_RFSW_CONTROL_RFSW_TX>`                                                                       | :ref:`0xf000515c <LIME_TOP_RFSW_CONTROL_RFSW_TX>`                                    |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RFSW_CONTROL_RFSW_AUTO_EN <LIME_TOP_RFSW_CONTROL_RFSW_AUTO_EN>`                                                             | :ref:`0xf0005160 <LIME_TOP_RFSW_CONTROL_RFSW_AUTO_EN>`                               |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RX_TIME_MIN_SEC <LIME_TOP_RX_TIME_MIN_SEC>`                                                                                 | :ref:`0xf0005164 <LIME_TOP_RX_TIME_MIN_SEC>`                                         |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RX_TIME_MON_DAY_HRS <LIME_TOP_RX_TIME_MON_DAY_HRS>`                                                                         | :ref:`0xf0005168 <LIME_TOP_RX_TIME_MON_DAY_HRS>`                                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_RX_TIME_YRS <LIME_TOP_RX_TIME_YRS>`                                                                                         | :ref:`0xf000516c <LIME_TOP_RX_TIME_YRS>`                                             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_TX_TIME_MIN_SEC <LIME_TOP_TX_TIME_MIN_SEC>`                                                                                 | :ref:`0xf0005170 <LIME_TOP_TX_TIME_MIN_SEC>`                                         |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_TX_TIME_MON_DAY_HRS <LIME_TOP_TX_TIME_MON_DAY_HRS>`                                                                         | :ref:`0xf0005174 <LIME_TOP_TX_TIME_MON_DAY_HRS>`                                     |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| :ref:`LIME_TOP_TX_TIME_YRS <LIME_TOP_TX_TIME_YRS>`                                                                                         | :ref:`0xf0005178 <LIME_TOP_TX_TIME_YRS>`                                             |
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+

LIME_TOP_EV_STATUS
^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x0 = 0xf0005000`

    This register contains the current raw level of the clk_ctrl_irq event trigger.
    Writes to this register have no effect.

    .. wavedrom::
        :caption: LIME_TOP_EV_STATUS

        {
            "reg": [
                {"name": "clk_ctrl_irq",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+--------------+-------------------------------------+
| Field | Name         | Description                         |
+=======+==============+=====================================+
| [0]   | CLK_CTRL_IRQ | Level of the ``clk_ctrl_irq`` event |
+-------+--------------+-------------------------------------+

LIME_TOP_EV_PENDING
^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x4 = 0xf0005004`

    When a  clk_ctrl_irq event occurs, the corresponding bit will be set in this
    register.  To clear the Event, set the corresponding bit in this register.

    .. wavedrom::
        :caption: LIME_TOP_EV_PENDING

        {
            "reg": [
                {"name": "clk_ctrl_irq",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+--------------+--------------------------------------------------------------------------------+
| Field | Name         | Description                                                                    |
+=======+==============+================================================================================+
| [0]   | CLK_CTRL_IRQ | `1` if a `clk_ctrl_irq` event occurred. This Event is triggered on **falling** |
|       |              | edge.                                                                          |
+-------+--------------+--------------------------------------------------------------------------------+

LIME_TOP_EV_ENABLE
^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x8 = 0xf0005008`

    This register enables the corresponding clk_ctrl_irq events.  Write a ``0`` to
    this register to disable individual events.

    .. wavedrom::
        :caption: LIME_TOP_EV_ENABLE

        {
            "reg": [
                {"name": "clk_ctrl_irq",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+--------------+----------------------------------------------------+
| Field | Name         | Description                                        |
+=======+==============+====================================================+
| [0]   | CLK_CTRL_IRQ | Write a ``1`` to enable the ``clk_ctrl_irq`` Event |
+-------+--------------+----------------------------------------------------+

LIME_TOP_GPO
^^^^^^^^^^^^

`Address: 0xf0005000 + 0xc = 0xf000500c`

    GPO interface

    .. wavedrom::
        :caption: LIME_TOP_GPO

        {
            "reg": [
                {"name": "cpu_busy",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------+---------------------------+
| Field | Name     | Description               |
+=======+==========+===========================+
| [0]   | CPU_BUSY | CPU state.                |
|       |          |                           |
|       |          | +---------+-------------+ |
|       |          | | Value   | Description | |
|       |          | +=========+=============+ |
|       |          | | ``0b0`` | IDLE.       | |
|       |          | +---------+-------------+ |
|       |          | | ``0b1`` | BUSY.       | |
|       |          | +---------+-------------+ |
+-------+----------+---------------------------+

LIME_TOP_FPGACFG_BOARD_ID
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x10 = 0xf0005010`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_BOARD_ID

        {
            "reg": [
                {"name": "fpgacfg_board_id[15:0]", "attr": 'reset: 27', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_MAJOR_REV
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x14 = 0xf0005014`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_MAJOR_REV

        {
            "reg": [
                {"name": "fpgacfg_major_rev[15:0]", "attr": 'reset: 3', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_COMPILE_REV
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x18 = 0xf0005018`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_COMPILE_REV

        {
            "reg": [
                {"name": "fpgacfg_compile_rev[15:0]", "attr": 'reset: 4', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_RESERVED_03
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x1c = 0xf000501c`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_RESERVED_03

        {
            "reg": [
                {"name": "fpgacfg_reserved_03[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_RESERVED_04
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x20 = 0xf0005020`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_RESERVED_04

        {
            "reg": [
                {"name": "fpgacfg_reserved_04[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_RESERVED_05
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x24 = 0xf0005024`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_RESERVED_05

        {
            "reg": [
                {"name": "fpgacfg_reserved_05[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_RESERVED_06
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x28 = 0xf0005028`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_RESERVED_06

        {
            "reg": [
                {"name": "fpgacfg_reserved_06[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_CH_EN
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x2c = 0xf000502c`

    2b01 - Channel A, 2b10 - Channel B enabled, 2b11 - Channels A and B

    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_CH_EN

        {
            "reg": [
                {"name": "fpgacfg_ch_en[1:0]", "attr": 'reset: 3', "bits": 2},
                {"bits": 30},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_FPGACFG_REG08
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x30 = 0xf0005030`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG08

        {
            "reg": [
                {"name": "smpl_width",  "attr": '2', "bits": 2},
                {"bits": 3},
                {"name": "mode",  "bits": 1},
                {"name": "ddr_en",  "attr": '1', "bits": 1},
                {"name": "trxiq_pulse",  "bits": 1},
                {"name": "mimo_int_en",  "attr": '1', "bits": 1},
                {"name": "synch_dis",  "attr": '1', "bits": 1},
                {"name": "synch_mode",  "bits": 1},
                {"bits": 21}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------+
| Field | Name        | Description |
+=======+=============+=============+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+

LIME_TOP_FPGACFG_REG09
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x34 = 0xf0005034`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG09

        {
            "reg": [
                {"name": "smpl_nr_clr",  "bits": 1},
                {"name": "txpct_loss_clr",  "attr": '1', "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------+-------------+
| Field | Name           | Description |
+=======+================+=============+
+-------+----------------+-------------+
+-------+----------------+-------------+

LIME_TOP_FPGACFG_REG10
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x38 = 0xf0005038`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG10

        {
            "reg": [
                {"name": "rx_en",  "bits": 1},
                {"name": "tx_en",  "bits": 1},
                {"bits": 6},
                {"name": "rx_ptrn_en",  "bits": 1},
                {"name": "tx_ptrn_en",  "bits": 1},
                {"name": "tx_cnt_en",  "bits": 1},
                {"bits": 21}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------+-------------+
| Field | Name       | Description |
+=======+============+=============+
+-------+------------+-------------+
+-------+------------+-------------+
+-------+------------+-------------+
+-------+------------+-------------+
+-------+------------+-------------+

LIME_TOP_FPGACFG_WFM_CH_EN
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x3c = 0xf000503c`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_WFM_CH_EN

        {
            "reg": [
                {"name": "fpgacfg_wfm_ch_en[15:0]", "attr": 'reset: 3', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_REG13
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x40 = 0xf0005040`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG13

        {
            "reg": [
                {"bits": 1},
                {"name": "wfm_play",  "bits": 1},
                {"name": "wfm_load",  "bits": 1},
                {"bits": 29}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------+-------------+
| Field | Name     | Description |
+=======+==========+=============+
+-------+----------+-------------+
+-------+----------+-------------+

LIME_TOP_FPGACFG_WFM_SMPL_WIDTH
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x44 = 0xf0005044`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_WFM_SMPL_WIDTH

        {
            "reg": [
                {"name": "fpgacfg_wfm_smpl_width[1:0]", "attr": 'reset: 2', "bits": 2},
                {"bits": 30},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_FPGACFG_SYNC_SIZE
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x48 = 0xf0005048`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_SYNC_SIZE

        {
            "reg": [
                {"name": "fpgacfg_sync_size[15:0]", "attr": 'reset: 1020', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_TXANT_PRE
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x4c = 0xf000504c`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_TXANT_PRE

        {
            "reg": [
                {"name": "fpgacfg_txant_pre[15:0]", "attr": 'reset: 1', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_TXANT_POST
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x50 = 0xf0005050`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_TXANT_POST

        {
            "reg": [
                {"name": "fpgacfg_txant_post[15:0]", "attr": 'reset: 1', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_REG18
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x54 = 0xf0005054`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG18

        {
            "reg": [
                {"bits": 1},
                {"name": "tcxo_en",  "attr": '1', "bits": 1},
                {"name": "ext_clk",  "bits": 1},
                {"bits": 29}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------+----------------------------------------------+
| Field | Name    | Description                                  |
+=======+=========+==============================================+
| [1]   | TCXO_EN | TCXO Enable: 0: Disabled, 1: Enabled.        |
+-------+---------+----------------------------------------------+
| [2]   | EXT_CLK | CLK source select: 0: Internal, 1: External. |
+-------+---------+----------------------------------------------+

LIME_TOP_FPGACFG_CLK_ENA
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x58 = 0xf0005058`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_CLK_ENA

        {
            "reg": [
                {"name": "fpgacfg_clk_ena[3:0]", "attr": 'reset: 15', "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x5c = 0xf000505c`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD

        {
            "reg": [
                {"name": "fpgacfg_sync_pulse_period[31:0]", "attr": 'reset: 250000', "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS_CTR_GPIO
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x60 = 0xf0005060`

    LMS Control GPIOs.

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS_CTR_GPIO

        {
            "reg": [
                {"name": "lms7002_top_lms_ctr_gpio[3:0]", "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS1
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x64 = 0xf0005064`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS1

        {
            "reg": [
                {"name": "ss",  "attr": '1', "bits": 1},
                {"name": "reset",  "attr": '1', "bits": 1},
                {"name": "core_ldo_en",  "bits": 1},
                {"name": "txnrx1",  "attr": '1', "bits": 1},
                {"name": "txnrx2",  "bits": 1},
                {"name": "txen",  "attr": '1', "bits": 1},
                {"name": "rxen",  "attr": '1', "bits": 1},
                {"name": "txrxen_mux_sel",  "bits": 1},
                {"name": "txrxen_inv",  "bits": 1},
                {"bits": 23}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------+-------------+
| Field | Name           | Description |
+=======+================+=============+
+-------+----------------+-------------+
+-------+----------------+-------------+
+-------+----------------+-------------+
+-------+----------------+-------------+
+-------+----------------+-------------+
+-------+----------------+-------------+
+-------+----------------+-------------+
+-------+----------------+-------------+
+-------+----------------+-------------+

LIME_TOP_LMS7002_TOP_REG01
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x68 = 0xf0005068`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_REG01

        {
            "reg": [
                {"name": "lms7002_top_reg01[15:0]", "attr": 'reset: 1', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_REG03
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x6c = 0xf000506c`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_REG03

        {
            "reg": [
                {"name": "pllcfg_start",  "bits": 1},
                {"name": "phcfg_start",  "bits": 1},
                {"name": "pllrst_start",  "bits": 1},
                {"name": "pll_ind",  "bits": 5},
                {"name": "cnt_ind",  "bits": 5},
                {"name": "phcfg_updn",  "bits": 1},
                {"name": "phcfg_mode",  "bits": 1},
                {"name": "phcfg_tst",  "bits": 1},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------+-------------+
| Field  | Name         | Description |
+========+==============+=============+
+--------+--------------+-------------+
+--------+--------------+-------------+
+--------+--------------+-------------+
+--------+--------------+-------------+
+--------+--------------+-------------+
+--------+--------------+-------------+
+--------+--------------+-------------+
+--------+--------------+-------------+

LIME_TOP_LMS7002_TOP_CMP_START
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x70 = 0xf0005070`

    Start sample compare: 0: idle, 1 transition: start configuration

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_CMP_START

        {
            "reg": [
                {"name": "lms7002_top_cmp_start", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_CMP_LENGTH
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x74 = 0xf0005074`

    Sample compare length

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_CMP_LENGTH

        {
            "reg": [
                {"name": "lms7002_top_cmp_length[15:0]", "attr": 'reset: 61439', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_CMP_DONE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x78 = 0xf0005078`

    Sample compare done: 0: Not done, 1: Done

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_CMP_DONE

        {
            "reg": [
                {"name": "lms7002_top_cmp_done", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_CMP_ERROR
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x7c = 0xf000507c`

    Sample compare error: 0: No error, 1: Error

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_CMP_ERROR

        {
            "reg": [
                {"name": "lms7002_top_cmp_error", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_TXCLK_EN
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x80 = 0xf0005080`

    TX CLK source selection: 0: PLL, 1: Direct clock

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_TXCLK_EN

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_drct_txclk_en", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_RXCLK_EN
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x84 = 0xf0005084`

    RX CLK source selection: 0: PLL, 1: Direct clock

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_DRCT_RXCLK_EN

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_drct_rxclk_en", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_MODE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x88 = 0xf0005088`

    Phase configuration mode: 0: Manual, 1: Auto

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_MODE

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_phcfg_mode", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_DONE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x8c = 0xf000508c`

    Phase config done: 0: Not done, 1: Done

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_DONE

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_phcfg_done", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_ERR
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x90 = 0xf0005090`

    Phase config error: 0: no error, 1: error

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_ERR

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_phcfg_err", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_DONE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x94 = 0xf0005094`

    PLL configuration done: 0: Not done, 1: Done

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_DONE

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_pllcfg_done", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_BUSY
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x98 = 0xf0005098`

    Clock config busy: 0: Idle, 1: Busy

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_BUSY

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_pllcfg_busy", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_START
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x9c = 0xf000509c`

    Start PLL configuration: 0: idle, 0 to 1 transition: start configuration

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_START

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_pllcfg_start", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLRST_START
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xa0 = 0xf00050a0`

    Start PLL reset: 0: idle, 0 to 1 transition: start configuration

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLRST_START

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_pllrst_start", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLL_IND
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xa4 = 0xf00050a4`

    PLL/MMCM index for reconfiguration: 0: TX PLL, 1: RX PLL

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLL_IND

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_pll_ind", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_START
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xa8 = 0xf00050a8`

    Start phase configuration: 0: idle, 0 to 1 transition: start configuration

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PHCFG_START

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_phcfg_start", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_ERROR
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xac = 0xf00050ac`

    PLL configuration error: 0: no error, 1: error

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_PLLCFG_ERROR

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_pllcfg_error", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_BYP
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xb0 = 0xf00050b0`

    PLL multiplier bypass: 0: do not bypass, 1: bypass

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_BYP

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_vco_mult_byp", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_BYP
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xb4 = 0xf00050b4`

    PLL divider bypass: 0: do not bypass, 1: bypass

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_BYP

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_vco_div_byp", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_BYP
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xb8 = 0xf00050b8`

    Clock output 0 divider bypass: 0: do not bypass, 1: bypass

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_BYP

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_c0_div_byp", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_BYP
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xbc = 0xf00050bc`

    Clock output 1 divider bypass: 0: do not bypass, 1: bypass

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_BYP

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_c1_div_byp", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_CNT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xc0 = 0xf00050c0`

    PLL VCO divider counter values

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_DIV_CNT

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_vco_div_cnt[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_CNT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xc4 = 0xf00050c4`

    PLL VCO multiplier counter values

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_VCO_MULT_CNT

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_vco_mult_cnt[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_CNT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xc8 = 0xf00050c8`

    Clock output 0 divider counter values

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C0_DIV_CNT

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_c0_div_cnt[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_CNT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xcc = 0xf00050cc`

    Clock output 1 divider counter values

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_DIV_CNT

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_c1_div_cnt[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_PHASE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xd0 = 0xf00050d0`

    Clock output 1 phase offset, in degrees

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_C1_PHASE

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_c1_phase[8:0]", "bits": 9},
                {"bits": 23},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_AUTO_PHCFG_SMPLS
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xd4 = 0xf00050d4`

    Number of samples to use during auto phase configuration

    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_CLK_CTRL_AUTO_PHCFG_SMPLS

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_clk_ctrl_auto_phcfg_smpls[15:0]", "attr": 'reset: 61439', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_CSR_RESET
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xd8 = 0xf00050d8`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_CSR_RESET

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_csr_reset", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_RESET
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xdc = 0xf00050dc`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_RESET

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_drp_reset", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_LOCKED
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xe0 = 0xf00050e0`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_LOCKED

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_drp_locked", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_READ
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xe4 = 0xf00050e4`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_READ

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_drp_read", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_WRITE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xe8 = 0xf00050e8`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_WRITE

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_drp_write", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DRDY
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xec = 0xf00050ec`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DRDY

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_drp_drdy", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_ADR
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xf0 = 0xf00050f0`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_ADR

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_drp_adr[6:0]", "bits": 7},
                {"bits": 25},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_W
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xf4 = 0xf00050f4`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_W

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_drp_dat_w[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_R
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xf8 = 0xf00050f8`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_DRP_DAT_R

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_drp_dat_r[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xfc = 0xf00050fc`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_latched_drdy", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY_RESET
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x100 = 0xf0005100`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL0_TX_MMCM_LATCHED_DRDY_RESET

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll0_tx_mmcm_latched_drdy_reset", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_CSR_RESET
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x104 = 0xf0005104`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_CSR_RESET

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_csr_reset", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_RESET
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x108 = 0xf0005108`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_RESET

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_drp_reset", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_LOCKED
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x10c = 0xf000510c`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_LOCKED

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_drp_locked", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_READ
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x110 = 0xf0005110`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_READ

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_drp_read", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_WRITE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x114 = 0xf0005114`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_WRITE

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_drp_write", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DRDY
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x118 = 0xf0005118`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DRDY

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_drp_drdy", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_ADR
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x11c = 0xf000511c`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_ADR

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_drp_adr[6:0]", "bits": 7},
                {"bits": 25},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_W
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x120 = 0xf0005120`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_W

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_drp_dat_w[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_R
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x124 = 0xf0005124`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_DRP_DAT_R

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_drp_dat_r[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x128 = 0xf0005128`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_latched_drdy", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY_RESET
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x12c = 0xf000512c`


    .. wavedrom::
        :caption: LIME_TOP_LMS7002_TOP_LMS7002_CLK_PLL1_RX_MMCM_LATCHED_DRDY_RESET

        {
            "reg": [
                {"name": "lms7002_top_lms7002_clk_pll1_rx_mmcm_latched_drdy_reset", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RXTX_TOP_DDR2_1_STATUS
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x130 = 0xf0005130`


    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_DDR2_1_STATUS

        {
            "reg": [
                {"name": "rxtx_top_ddr2_1_status[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x134 = 0xf0005134`


    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L

        {
            "reg": [
                {"name": "rxtx_top_ddr2_1_pnf_per_bit_l[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x138 = 0xf0005138`


    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H

        {
            "reg": [
                {"name": "rxtx_top_ddr2_1_pnf_per_bit_h[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x13c = 0xf000513c`

    Packet Size in bytes,

    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE

        {
            "reg": [
                {"name": "rxtx_top_rx_path_pkt_size[15:0]", "attr": 'reset: 253', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_RXTX_TOP_RX_PATH_TIMESTAMP_SETTINGS
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x140 = 0xf0005140`

    Timestamp Settings

    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_RX_PATH_TIMESTAMP_SETTINGS

        {
            "reg": [
                {"name": "TS_SEL",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+--------+----------------------------------------------------------+
| Field | Name   | Description                                              |
+=======+========+==========================================================+
| [0]   | TS_SEL | Timestamp selector                                       |
|       |        |                                                          |
|       |        | +---------+--------------------------------------------+ |
|       |        | | Value   | Description                                | |
|       |        | +=========+============================================+ |
|       |        | | ``0b0`` | Classic Timestamp.                         | |
|       |        | +---------+--------------------------------------------+ |
|       |        | | ``0b1`` | PPS Counter+Clock counter mixed Timestamp. | |
|       |        | +---------+--------------------------------------------+ |
+-------+--------+----------------------------------------------------------+

LIME_TOP_RX_DELAY_MODE
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x144 = 0xf0005144`

    RX enable signal delay mode

    .. wavedrom::
        :caption: LIME_TOP_RX_DELAY_MODE

        {
            "reg": [
                {"name": "rx_del_sel",  "bits": 2},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------+-----------------------------------------+
| Field | Name       | Description                             |
+=======+============+=========================================+
| [1:0] | RX_DEL_SEL | RX enable signal delay mode             |
|       |            |                                         |
|       |            | +---------+---------------------------+ |
|       |            | | Value   | Description               | |
|       |            | +=========+===========================+ |
|       |            | | ``0b0`` | No Delay.                 | |
|       |            | +---------+---------------------------+ |
|       |            | | ``0b1`` | Delay until PPS           | |
|       |            | +---------+---------------------------+ |
|       |            | | ``0b2`` | Delay until PPS and Valid | |
|       |            | +---------+---------------------------+ |
+-------+------------+-----------------------------------------+

LIME_TOP_TX_DELAY_MODE
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x148 = 0xf0005148`

    TX enable signal delay mode

    .. wavedrom::
        :caption: LIME_TOP_TX_DELAY_MODE

        {
            "reg": [
                {"name": "tx_del_sel",  "bits": 2},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------+-----------------------------------------+
| Field | Name       | Description                             |
+=======+============+=========================================+
| [1:0] | TX_DEL_SEL | TX enable signal delay mode             |
|       |            |                                         |
|       |            | +---------+---------------------------+ |
|       |            | | Value   | Description               | |
|       |            | +=========+===========================+ |
|       |            | | ``0b0`` | No Delay.                 | |
|       |            | +---------+---------------------------+ |
|       |            | | ``0b1`` | Delay until PPS           | |
|       |            | +---------+---------------------------+ |
|       |            | | ``0b2`` | Delay until PPS and Valid | |
|       |            | +---------+---------------------------+ |
+-------+------------+-----------------------------------------+

LIME_TOP_RFSW_CONTROL_TDD_MANUAL_VAL
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x14c = 0xf000514c`

    TDD Signal manual control value

    .. wavedrom::
        :caption: LIME_TOP_RFSW_CONTROL_TDD_MANUAL_VAL

        {
            "reg": [
                {"name": "rfsw_control_tdd_manual_val", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RFSW_CONTROL_TDD_AUTO_EN
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x150 = 0xf0005150`

    0- TDD auto control disabled, 1-TDD auto control enabled

    .. wavedrom::
        :caption: LIME_TOP_RFSW_CONTROL_TDD_AUTO_EN

        {
            "reg": [
                {"name": "rfsw_control_tdd_auto_en", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RFSW_CONTROL_TDD_INVERT
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x154 = 0xf0005154`

    0- TDD Control signal not inverted, 1- TDD Control signal inverted

    .. wavedrom::
        :caption: LIME_TOP_RFSW_CONTROL_TDD_INVERT

        {
            "reg": [
                {"name": "rfsw_control_tdd_invert", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RFSW_CONTROL_RFSW_RX
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x158 = 0xf0005158`

    00- RF1 (WIDE), 01- RF2 (LOW), 10- RF3 (HIGH)

    .. wavedrom::
        :caption: LIME_TOP_RFSW_CONTROL_RFSW_RX

        {
            "reg": [
                {"name": "rfsw_control_rfsw_rx[1:0]", "bits": 2},
                {"bits": 30},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RFSW_CONTROL_RFSW_TX
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x15c = 0xf000515c`

    0- TX1_2 (BAND2), 1- TX1_1 (BAND1)

    .. wavedrom::
        :caption: LIME_TOP_RFSW_CONTROL_RFSW_TX

        {
            "reg": [
                {"name": "rfsw_control_rfsw_tx", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RFSW_CONTROL_RFSW_AUTO_EN
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x160 = 0xf0005160`

    0- RFSW Auto control disabled, 1- RFSW Auto control Enabled

    .. wavedrom::
        :caption: LIME_TOP_RFSW_CONTROL_RFSW_AUTO_EN

        {
            "reg": [
                {"name": "rfsw_control_rfsw_auto_en", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RX_TIME_MIN_SEC
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x164 = 0xf0005164`

    Time in minutes and seconds, when RX stream started

    .. wavedrom::
        :caption: LIME_TOP_RX_TIME_MIN_SEC

        {
            "reg": [
                {"name": "sec",  "bits": 6},
                {"name": "min",  "bits": 6},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+------+-------------------------------+
| Field  | Name | Description                   |
+========+======+===============================+
| [5:0]  | SEC  | RX stream start time, seconds |
+--------+------+-------------------------------+
| [11:6] | MIN  | RX stream start time, minutes |
+--------+------+-------------------------------+

LIME_TOP_RX_TIME_MON_DAY_HRS
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x168 = 0xf0005168`

    Time in months, days and hours, when RX stream started

    .. wavedrom::
        :caption: LIME_TOP_RX_TIME_MON_DAY_HRS

        {
            "reg": [
                {"name": "hrs",  "bits": 5},
                {"name": "day",  "bits": 5},
                {"name": "mon",  "bits": 4},
                {"bits": 18}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------+------------------------------+
| Field   | Name | Description                  |
+=========+======+==============================+
| [4:0]   | HRS  | RX stream start time, hours  |
+---------+------+------------------------------+
| [9:5]   | DAY  | RX stream start time, days   |
+---------+------+------------------------------+
| [13:10] | MON  | RX stream start time, months |
+---------+------+------------------------------+

LIME_TOP_RX_TIME_YRS
^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x16c = 0xf000516c`

    Time in years, when RX stream started

    .. wavedrom::
        :caption: LIME_TOP_RX_TIME_YRS

        {
            "reg": [
                {"name": "yrs",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+-----------------------------+
| Field  | Name | Description                 |
+========+======+=============================+
| [11:0] | YRS  | RX stream start time, years |
+--------+------+-----------------------------+

LIME_TOP_TX_TIME_MIN_SEC
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x170 = 0xf0005170`

    Time in minutes and seconds, when TX stream started

    .. wavedrom::
        :caption: LIME_TOP_TX_TIME_MIN_SEC

        {
            "reg": [
                {"name": "sec",  "bits": 6},
                {"name": "min",  "bits": 6},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+------+-------------------------------+
| Field  | Name | Description                   |
+========+======+===============================+
| [5:0]  | SEC  | TX stream start time, seconds |
+--------+------+-------------------------------+
| [11:6] | MIN  | TX stream start time, minutes |
+--------+------+-------------------------------+

LIME_TOP_TX_TIME_MON_DAY_HRS
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x174 = 0xf0005174`

    Time in months, days and hours, when TX stream started

    .. wavedrom::
        :caption: LIME_TOP_TX_TIME_MON_DAY_HRS

        {
            "reg": [
                {"name": "hrs",  "bits": 5},
                {"name": "day",  "bits": 5},
                {"name": "mon",  "bits": 4},
                {"bits": 18}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------+------------------------------+
| Field   | Name | Description                  |
+=========+======+==============================+
| [4:0]   | HRS  | TX stream start time, hours  |
+---------+------+------------------------------+
| [9:5]   | DAY  | TX stream start time, days   |
+---------+------+------------------------------+
| [13:10] | MON  | TX stream start time, months |
+---------+------+------------------------------+

LIME_TOP_TX_TIME_YRS
^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x178 = 0xf0005178`

    Time in years, when TX stream started

    .. wavedrom::
        :caption: LIME_TOP_TX_TIME_YRS

        {
            "reg": [
                {"name": "yrs",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+-----------------------------+
| Field  | Name | Description                 |
+========+======+=============================+
| [11:0] | YRS  | TX stream start time, years |
+--------+------+-----------------------------+

