---
title: RISC-V Projects Comparison
author: [samh]
---
In this page I'll try to do some stats (popularity in-terms of github stars) over different open-source hardware-related projects, 
in the topics of RISC-V, deep-learning accelerators, and software tools for high-level synthesis, RTL generation, etc.

## RISC-V cores/SoCs

| Repo                                                                                                                                             | Stars                                                                                                                    | ISA                                                 | OoO      | Ext  | Descriptions                                                                                                                                                                                                                                                                                                                                                          |
| ------------------------------------------------------------------------------------------------------------------------------------------------ | ------------------------------------------------------------------------------------------------------------------------ | --------------------------------------------------- | -------- | ---- | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| [Rocket-chip](https://github.com/chipsalliance/rocket-chip)                                                                                      | <img class="stars" alt="GitHub stars" src="https://img.shields.io/github/stars/chipsalliance/rocket-chip?style=social">  | RV32G(Rocket), RV64G(Rocket, BOOM), RV32IM(Z-scale) | &#10004; | RoCC | open-source SoC generator developed at UC Berkeley, written in Chisel, contains: Rocket, BOOM(out-of-order), Z-scale(3-stage), TileLink, etc.                                                                                                                                                                                                                         |
| [PicoRV32](https://github.com/cliffordwolf/picorv32) <br> by Clifford Wolf                                                                       | <img alt="GitHub stars" src="https://img.shields.io/github/stars/cliffordwolf/picorv32?style=social">                    | RV32I/E[MC]                                         |          | PCPI | Small (750-2000 LUTs in 7-Series Xilinx), <br> High fmax (250-450 MHz on 7-Series), <br> Selectable native memory interface or AXI4-Lite master, <br> Optional IRQ support (using a simple custom ISA), <br> Optional Co-Processor Interface                                                                                                                          |
| [Hummingbird E203](https://github.com/SI-RISCV/e200_opensource)                                                                                  | <img alt="GitHub stars" src="https://img.shields.io/github/stars/SI-RISCV/e200_opensource?style=social">                 | RV32IMAC                                            |          |      | 2-stages pipeline based ultra-low power/area                                                                                                                                                                                                                                                                                                                          |
| [T-head-Semi wujian100_open](https://github.com/T-head-Semi/wujian100_open)                                                                      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/T-head-Semi/wujian100_open?style=social">               |                                                     |          |      |                                                                                                                                                                                                                                                                                                                                                                       |
| [SweRV RISC-V Core<sup>TM</sup> 1.1 from Western Digital](https://github.com/westerndigitalcorporation/swerv_eh1)                                | <img alt="GitHub stars" src="https://img.shields.io/github/stars/westerndigitalcorporation/swerv_eh1?style=social">      | RV32IMC                                             |          |      |                                                                                                                                                                                                                                                                                                                                                                       |
| [SiFive Freedom](https://github.com/sifive/freedom)                                                                                              | <img alt="GitHub stars" src="https://img.shields.io/github/stars/sifive/freedom?style=social">                           |                                                     |          |      | Freedom E300 and U500 platforms, Freedom E310 Arty FPGA Dev Kit implements the Freedom E300 Platform, to be mapped onto an Arty FPGA Kit, Freedom U500 VC707 FPGA Dev Kit implements Freedom U500 Platform                                                                                                                                                            |
| [VexRiscv, SpinalHDL](https://github.com/SpinalHDL/VexRiscv)                                                                                     | <img alt="GitHub stars" src="https://img.shields.io/github/stars/SpinalHDL/VexRiscv?style=social">                       | RV32I[M][C][A] (Atomic only inside a single core)   |          |      | 2 to 5+ stages, 1.44 DMIPS/Mhz,                                                                                                                                                                                                                                                                                                                                       |
| [Ariane,<br> ETH Zurich](https://github.com/pulp-platform/ariane)                                                                                | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/ariane?style=social">                     | RV64GC                                              |          |      | 6-stage, single issue, in-order, 64-bit                                                                                                                                                                                                                                                                                                                               |
| [PULPino,<br> ETH Zurich](https://github.com/pulp-platform/pulpino)                                                                              | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/pulpino?style=social">                    |                                                     |          |      | single-core micro-controller system, configurable to either RISCY or zero-riscy                                                                                                                                                                                                                                                                                       |
| [BOOM](https://github.com/riscv-boom/riscv-boom)                                                                                                 | <img alt="GitHub stars" src="https://img.shields.io/github/stars/riscv-boom/riscv-boom?style=social">                    | RV64G                                               | &#10004; |      | BOOM: Berkeley Out-of-Order Machine                                                                                                                                                                                                                                                                                                                                   |
| [RI5CY,<br> ETH Zurich](https://github.com/pulp-platform/riscv)                                                                                  | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/riscv?style=social">                      | RV32IMFC                                            |          |      | 4-stage, fork of OR10N based on the OpenRISC, instruction set extensions for DSP operations, including hardware loops, SIMD extensions, bit manipulation and post-increment instructions                                                                                                                                                                              |
| [f32c](https://github.com/f32c/f32c)                                                                                                             | <img alt="GitHub stars" src="https://img.shields.io/github/stars/f32c/f32c?style=social">                                |                                                     |          |      | 32-bit, RISC-V or MIPS, 3.06 CoreMark/MHz and 1.63 DMIPS/MHz, performance-tuned f32c SoC (timer, UART) only 1048 6-input LUTs, consumes just 697 (649 logic plus 48 memory) LUTs, used in [fpgarduino](http://www.nxlab.fer.hr/fpgarduino/)                                                                                                                           |
| [riscv_vhdl](https://github.com/sergeykhbr/riscv_vhdl) <br> by Sergeykhbr                                                                        | <img alt="GitHub stars" src="https://img.shields.io/github/stars/sergeykhbr/riscv_vhdl?style=social">                    |                                                     |          |      | Custom 64-bits single-core CPU "River"(RISC-V), and a pre-generated Rocket                                                                                                                                                                                                                                                                                            |
| [Syntacore SCR1](https://github.com/syntacore/scr1)                                                                                              | <img alt="GitHub stars" src="https://img.shields.io/github/stars/syntacore/scr1?style=social">                           | RV32I/E[MC]                                         |          |      | in Verilog, maintained by Syntacore                                                                                                                                                                                                                                                                                                                                   |
| [Vectorblox ORCA](https://github.com/vectorblox/orca)                                                                                            | <img alt="GitHub stars" src="https://img.shields.io/github/stars/vectorblox/orca?style=social">                          | RV32I/RV32IM                                        |          |      | host to Vectorblox's proprietary Lightweight Vector Extensions (LVE) or full-fledged Matrix processor MXP                                                                                                                                                                                                                                                             |
| [lowRISC ibex](https://github.com/lowRISC/ibex)                                                                                                  | <img alt="GitHub stars" src="https://img.shields.io/github/stars/lowRISC/ibex?style=social">                             |                                                     |          |      | 32-bit, in-order, 2-stage pipeline, RV32IMC, initially part of the PULP platform as "Zero-riscy", maintained by lowRISC                                                                                                                                                                                                                                               |
| [Icicle](https://github.com/grahamedgecombe/icicle) <br> by Graham Edgecombe                                                                     | <img alt="GitHub stars" src="https://img.shields.io/github/stars/grahamedgecombe/icicle?style=social">                   | RV32I                                               |          |      | 5-stage, for iCE40 HX8K, iCE40 UP5K and ECP5 FPGAs. It can be built with the open-source SymbiFlow toolchain and currently targets several development boards                                                                                                                                                                                                         |
| [OpenPiton](https://github.com/PrincetonUniversity/openpiton)                                                                                    | <img alt="GitHub stars" src="https://img.shields.io/github/stars/PrincetonUniversity/openpiton?style=social">            | RV64IMAC                                            |          |      | tiled manycore framework scalable from one to 1/2 billion cores, 64-bit architecture using SPARC v9 ISA with a distributed directory-based cache coherence protocol across on-chip networks, Support Ariane                                                                                                                                                           |
| [Roa Logic RV12](https://github.com/roalogic/RV12)                                                                                               | <img alt="GitHub stars" src="https://img.shields.io/github/stars/roalogic/RV12?style=social">                            | RV32I, RV64I compliant                              |          |      | single-issue, single-core, for embedded market, 6-stage pipeline                                                                                                                                                                                                                                                                                                      |
| [SweRV RISC-V Core<sup>TM</sup> 1.4 from Western Digital](https://github.com/chipsalliance/Cores-SweRV)                                          | <img alt="GitHub stars" src="https://img.shields.io/github/stars/chipsalliance/Cores-SweRV?style=social">                | RV32IMC                                             |          |      | SweRV 1 series: 32-bit, machine-mode only                                                                                                                                                                                                                                                                                                                             |
| [SERV](https://github.com/olofk/serv) <br> by Olof Kindgren                                                                                      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/olofk/serv?style=social">                               |                                                     |          |      | SERV is an award-winning bit-serial RISC-V core                                                                                                                                                                                                                                                                                                                       |
| [LambdaConcept Minerva](https://github.com/lambdaconcept/minerva)                                                                                | <img alt="GitHub stars" src="https://img.shields.io/github/stars/lambdaconcept/minerva?style=social">                    | RV32IM                                              |          |      | in Python code using nMigen                                                                                                                                                                                                                                                                                                                                           |
| [PULPissimo,<br> ETH Zurich](https://github.com/pulp-platform/pulpissimo)                                                                        | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/pulpissimo?style=social">                 |                                                     |          | HWPE | PULPissimo is used as the main SoC controller for all recent multi-core PULP chips, taking care of autonomous I/O, advanced data pre-processing, external interrupts, etc.                                                                                                                                                                                            |
| [PULP,<br> ETH Zurich](https://github.com/pulp-platform/pulp)                                                                                    | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/pulp?style=social">                       |                                                     |          |      | PULP(Parallel Ultra-Low-Power) multi-core IoT Processors                                                                                                                                                                                                                                                                                                              |
| [OnchipUIS mriscv](https://github.com/onchipuis/mriscv)                                                                                          | <img alt="GitHub stars" src="https://img.shields.io/github/stars/onchipuis/mriscv?style=social">                         | RV32I(?)                                            |          |      |                                                                                                                                                                                                                                                                                                                                                                       |
| [ultraembedded riscv](https://github.com/ultraembedded/riscv)                                                                                    | <img alt="GitHub stars" src="https://img.shields.io/github/stars/ultraembedded/riscv?style=social">                      | RV32IM                                              |          |      | in Verilog                                                                                                                                                                                                                                                                                                                                                            |
| [PulseRain Reindeer](https://github.com/PulseRain/Reindeer)                                                                                      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/PulseRain/Reindeer?style=social">                       | RV32I[M]                                            |          |      | features a 2 x 2 pipeline                                                                                                                                                                                                                                                                                                                                             |
| [Riscy,<br> MIT CSAIL CSG](https://github.com/csail-csg/riscy)                                                                                   | <img alt="GitHub stars" src="https://img.shields.io/github/stars/csail-csg/riscy?style=social">                          |                                                     |          |      | written in Bluespec System Verilog (BSV)                                                                                                                                                                                                                                                                                                                              |
| [VexRiscv Softcore Contest 2018, SpinalHDL](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)                                            | <img alt="GitHub stars" src="https://img.shields.io/github/stars/SpinalHDL/VexRiscvSoftcoreContest2018?style=social">    |                                                     |          |      | RISC-V SoftCPU Contest entry, implement 3 SoC: <br> Igloo2Perf : Performant Microsemi IGLOO®2 implementation <br> Up5kPerf : Performance Lattice iCE40 UltraPlus™ implementation <br> Up5kArea : Small Lattice iCE40 UltraPlus™ implementation                                                                                                                        |
| [RiscyOO,<br> MIT CSAIL CSG](https://github.com/csail-csg/riscy-OOO)                                                                             | <img alt="GitHub stars" src="https://img.shields.io/github/stars/csail-csg/riscy-OOO?style=social">                      | RV64IMAFD                                           |          |      | written in Bluespec System Verilog (BSV), out-of-order                                                                                                                                                                                                                                                                                                                |
| [risclite SuperScalar-RISCV-CPU](https://github.com/risclite/SuperScalar-RISCV-CPU)                                                              | <img alt="GitHub stars" src="https://img.shields.io/github/stars/risclite/SuperScalar-RISCV-CPU?style=social">           | RV32IMC                                             | &#10004; |      | 3-stage, super-scalar out-of-order, 4 DMIPS/MHz(best), 2 DMIPS/MHz(legal)                                                                                                                                                                                                                                                                                             |
| [lcbcFoo ReonV](https://github.com/lcbcFoo/ReonV)                                                                                                | <img alt="GitHub stars" src="https://img.shields.io/github/stars/lcbcFoo/ReonV?style=social">                            |                                                     |          |      | modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture                                                                                                                                                                                                                                   |
| [FPGA Reference Design for the SweRV RISC-V Core<sup>TM</sup> from Western Digital](https://github.com/westerndigitalcorporation/swerv_eh1_fpga) | <img alt="GitHub stars" src="https://img.shields.io/github/stars/westerndigitalcorporation/swerv_eh1_fpga?style=social"> |                                                     |          |      |                                                                                                                                                                                                                                                                                                                                                                       |
| [HERO (bigpulp),<br> ETH Zurich](https://github.com/pulp-platform/bigpulp)                                                                       | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/bigpulp?style=social">                    |                                                     |          | RAB  | bigPULP uses one or multiple PULP clusters that share an L2 instruction and data memory, a global interconnect, synchronization infrastructure, as well as the Remap Address Block (RAB) - a software-managed I/O memory management unit - which allows accelerator to coherently access the platform's main memory including support for shared virtual memory (SVM) |
| [Lizard,<br> Cornell BRG](https://github.com/cornell-brg/lizard)                                                                                 | <img alt="GitHub stars" src="https://img.shields.io/github/stars/cornell-brg/lizard?style=social">                       | RV64IM                                              | &#10004; |      | out-of-order, written in PyMTL, can meet timing at 350 MHz in a 45 nm standard cell flow                                                                                                                                                                                                                                                                              |
| [ESP,<br> Columbia SLD](https://github.com/sld-columbia/esp)                                                                                     | <img alt="GitHub stars" src="https://img.shields.io/github/stars/sld-columbia/esp?style=social">                         |                                                     |          |      | ESP is an open-source platform for heterogeneous SoC design and prototype on FPGA. It provides a flexible tile-based architecture built on a multi-plane network-on-chip                                                                                                                                                                                              |
| [Reve-R](https://github.com/atthecodeface/cdl_hardware) <br> by Gavin Stark                                                                      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/atthecodeface/cdl_hardware?style=social">               | RV32IMAC                                            |          |      |                                                                                                                                                                                                                                                                                                                                                                       |
| [IIT Madras Shakti](https://gitlab.com/shaktiproject)                                                                                            |                                                                                                                          | RV64IMAFDC                                          |          |      | C-class: 5-stage 64/32-bit, RV64IMAFDCSUN, 1.72 DMIPs/MHz, E-class: 3-stage in-order, written in BSV                                                                                                                                                                                                                                                                  |


## DSLs (Domain Specific Languages)

| Repo                                                              | stars                                                                                                                  | Descriptions                                                                                                                          |
| ----------------------------------------------------------------- | ---------------------------------------------------------------------------------------------------------------------- | ------------------------------------------------------------------------------------------------------------------------------------- |
| [chisel3](https://github.com/freechipsproject/chisel3)            | <img class="stars" alt="GitHub stars" src="https://img.shields.io/github/stars/freechipsproject/chisel3?style=social"> | a hardware design language that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs |
| [SpinalHDL](https://github.com/SpinalHDL/SpinalHDL)               | <img alt="GitHub stars" src="https://img.shields.io/github/stars/SpinalHDL/SpinalHDL?style=social">                    | an open source high-level hardware description language, be used as an alternative to VHDL or Verilog, not an HLS                     |
| [m-labs nmigen](https://github.com/m-labs/nmigen)                 | <img alt="GitHub stars" src="https://img.shields.io/github/stars/m-labs/nmigen?style=social">                          | A refreshed Python toolbox for building complex digital hardware                                                                      |
| [PyMTL 3 (Mamba), Cornell](https://github.com/cornell-brg/pymtl3) | <img alt="GitHub stars" src="https://img.shields.io/github/stars/cornell-brg/pymtl3?style=social">                     | [slides](https://www.csl.cornell.edu/pymtl2019/)                                                                                      |

## Related

| Repo                                                                 | stars                                                                                                              | Descriptions                                                                                                                                                                                                                                                                                                                                                                |
| -------------------------------------------------------------------- | ------------------------------------------------------------------------------------------------------------------ | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| [ARM CMSIS 5](https://github.com/ARM-software/CMSIS_5)               | <img class="stars" alt="GitHub stars" src="https://img.shields.io/github/stars/ARM-software/CMSIS_5?style=social"> | vendor-independent hardware abstraction layer for microcontrollers that are based on Arm® Cortex® processors                                                                                                                                                                                                                                                                |
| [HybridDBT](https://github.com/srokicki/HybridDBT) by Rokicki et al. | <img alt="GitHub stars" src="https://img.shields.io/github/stars/srokicki/HybridDBT?style=social">                 | Hybrid-DBT is a hardware accelerated Dynamic Binary Translation framework which execute RISC-V or MIPS code on a VLIW                                                                                                                                                                                                                                                       |
| [pulp-dsp, ETH Zurich](https://github.com/pulp-platform/pulp-dsp)    | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/pulp-dsp?style=social">             | DSP library for PULP platforms, contains kernel functions for different ISA extensions of RISC-V being developed for PULP platforms (RV32IM, XPULPV2, etc.)                                                                                                                                                                                                                 |
| [pulp-nn, ETH Zurich](https://github.com/pulp-platform/pulp-nn)      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/pulp-nn?style=social">              | a multicore library for QNN inference on PULP Clusters, adopts the Height-Width-Channel (HWC) layout to store NN weights and activations, implements convolution-based kernels as Matrix Multiplication, as proposed by ARM's CMSIS-NN library, fully exploits the Xpulp ISA extension and the cluster's parallelism to achieve high performance and high energy efficiency |

<!--- 
| []() | <img alt="GitHub stars" src="https://img.shields.io/github/stars//?style=social"> | |
&check;
&#10003;
&#10004;
&#10005;
&#10006;
&#10007;
&#10008;
&#9745;
&#9746;
&#9744;
&#9989;
&#10062;
--->
