

================================================================
== Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_315_1'
================================================================
* Date:           Sun Nov  9 12:09:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.842 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                      |
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |     1027|     1027|  6.847 us|  6.847 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_315_1  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     26|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|     68|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     68|     62|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln315_fu_146_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln315_fu_140_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   11|         22|
    |i_fu_50                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_53_reg_214                  |  10|   0|   10|          0|
    |empty_54_reg_219                  |  10|   0|   10|          0|
    |empty_reg_209                     |  10|   0|   10|          0|
    |i_fu_50                           |  11|   0|   11|          0|
    |zext_ln315_reg_187                |  11|   0|   64|         53|
    |zext_ln315_reg_187_pp0_iter1_reg  |  11|   0|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|  174|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|lut_2_address0        |  out|   10|   ap_memory|                            lut_2|         array|
|lut_2_ce0             |  out|    1|   ap_memory|                            lut_2|         array|
|lut_2_we0             |  out|    1|   ap_memory|                            lut_2|         array|
|lut_2_d0              |  out|   10|   ap_memory|                            lut_2|         array|
|lut_1_address0        |  out|   10|   ap_memory|                            lut_1|         array|
|lut_1_ce0             |  out|    1|   ap_memory|                            lut_1|         array|
|lut_1_we0             |  out|    1|   ap_memory|                            lut_1|         array|
|lut_1_d0              |  out|   10|   ap_memory|                            lut_1|         array|
|lut_0_address0        |  out|   10|   ap_memory|                            lut_0|         array|
|lut_0_ce0             |  out|    1|   ap_memory|                            lut_0|         array|
|lut_0_we0             |  out|    1|   ap_memory|                            lut_0|         array|
|lut_0_d0              |  out|   10|   ap_memory|                            lut_0|         array|
|gamma_lut_0_address0  |  out|   10|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_0_ce0       |  out|    1|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_0_q0        |   in|   16|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_1_address0  |  out|   10|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_1_ce0       |  out|    1|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_1_q0        |   in|   16|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_2_address0  |  out|   10|   ap_memory|                      gamma_lut_2|         array|
|gamma_lut_2_ce0       |  out|    1|   ap_memory|                      gamma_lut_2|         array|
|gamma_lut_2_q0        |   in|   16|   ap_memory|                      gamma_lut_2|         array|
+----------------------+-----+-----+------------+---------------------------------+--------------+

