
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:

	return fd_entry->obj;
}

int z_reserve_fd(void)
{
   0:	20000a90 	.word	0x20000a90
	if (z_syscall_trap()) {
		return (int) arch_syscall_invoke2(*(uintptr_t *)&mutex, *(uintptr_t *)&timeout, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
   4:	0000107d 	.word	0x0000107d
   8:	00003a8f 	.word	0x00003a8f
   c:	00000fcd 	.word	0x00000fcd
		if (fdtable[fd].obj == NULL) {
  10:	00000fcd 	.word	0x00000fcd
  14:	00000fcd 	.word	0x00000fcd
	for (fd = 0; fd < ARRAY_SIZE(fdtable); fd++) {
  18:	00000fcd 	.word	0x00000fcd
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
  1c:	00000fcd 	.word	0x00000fcd
	errno = ENFILE;
  20:	00000fcd 	.word	0x00000fcd
	return -1;
  24:	00000fcd 	.word	0x00000fcd
	if (z_syscall_trap()) {
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
  28:	00000fcd 	.word	0x00000fcd
  2c:	00000ebd 	.word	0x00000ebd
	}

	k_mutex_unlock(&fdtable_lock);

	return fd;
}
  30:	00000fcd 	.word	0x00000fcd
		fdtable[fd].obj = FD_OBJ_RESERVED;
  34:	00000fcd 	.word	0x00000fcd
  38:	00000e69 	.word	0x00000e69
  3c:	0000398d 	.word	0x0000398d

00000040 <_irq_vector_table>:
  40:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  50:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  60:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  70:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  80:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  90:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  a0:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  b0:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  c0:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  d0:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  e0:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
  f0:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
 100:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
 110:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
 120:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
 130:	0000103d 0000103d 0000103d 0000103d     =...=...=...=...
 140:	0000103d                                =...

00000144 <_vector_end>:
	...

00000200 <m_firmware_info>:
 200:	281ee6de 8fcebb4c 00005b02 0000003c     ...(L....[..<...
 210:	00008000 00000001 00000000 00000000     ................
 220:	9102ffff 00000000 00000000 00000000     ................
	...

Disassembly of section text:

0000023c <__aeabi_uldivmod>:
     23c:	b953      	cbnz	r3, 254 <__aeabi_uldivmod+0x18>
     23e:	b94a      	cbnz	r2, 254 <__aeabi_uldivmod+0x18>
     240:	2900      	cmp	r1, #0
     242:	bf08      	it	eq
     244:	2800      	cmpeq	r0, #0
     246:	bf1c      	itt	ne
     248:	f04f 31ff 	movne.w	r1, #4294967295
     24c:	f04f 30ff 	movne.w	r0, #4294967295
     250:	f000 b970 	b.w	534 <__aeabi_idiv0>
     254:	f1ad 0c08 	sub.w	ip, sp, #8
     258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     25c:	f000 f806 	bl	26c <__udivmoddi4>
     260:	f8dd e004 	ldr.w	lr, [sp, #4]
     264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     268:	b004      	add	sp, #16
     26a:	4770      	bx	lr

0000026c <__udivmoddi4>:
     26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     270:	9e09      	ldr	r6, [sp, #36]	; 0x24
     272:	4604      	mov	r4, r0
     274:	4689      	mov	r9, r1
     276:	2b00      	cmp	r3, #0
     278:	f040 8083 	bne.w	382 <__udivmoddi4+0x116>
     27c:	428a      	cmp	r2, r1
     27e:	4615      	mov	r5, r2
     280:	d945      	bls.n	30e <__udivmoddi4+0xa2>
     282:	fab2 f282 	clz	r2, r2
     286:	b14a      	cbz	r2, 29c <__udivmoddi4+0x30>
     288:	f1c2 0720 	rsb	r7, r2, #32
     28c:	fa01 f302 	lsl.w	r3, r1, r2
     290:	4095      	lsls	r5, r2
     292:	4094      	lsls	r4, r2
     294:	fa20 f707 	lsr.w	r7, r0, r7
     298:	ea47 0903 	orr.w	r9, r7, r3
     29c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     2a0:	0c23      	lsrs	r3, r4, #16
     2a2:	fa1f f885 	uxth.w	r8, r5
     2a6:	fbb9 fcfe 	udiv	ip, r9, lr
     2aa:	fb0e 991c 	mls	r9, lr, ip, r9
     2ae:	fb0c f108 	mul.w	r1, ip, r8
     2b2:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
     2b6:	4299      	cmp	r1, r3
     2b8:	d90a      	bls.n	2d0 <__udivmoddi4+0x64>
     2ba:	18eb      	adds	r3, r5, r3
     2bc:	bf2c      	ite	cs
     2be:	2001      	movcs	r0, #1
     2c0:	2000      	movcc	r0, #0
     2c2:	4299      	cmp	r1, r3
     2c4:	d902      	bls.n	2cc <__udivmoddi4+0x60>
     2c6:	2800      	cmp	r0, #0
     2c8:	f000 811d 	beq.w	506 <CONFIG_FLASH_SIZE+0x106>
     2cc:	f10c 3cff 	add.w	ip, ip, #4294967295
     2d0:	1a59      	subs	r1, r3, r1
     2d2:	b2a3      	uxth	r3, r4
     2d4:	fbb1 f0fe 	udiv	r0, r1, lr
     2d8:	fb0e 1110 	mls	r1, lr, r0, r1
     2dc:	fb00 f808 	mul.w	r8, r0, r8
     2e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     2e4:	45a0      	cmp	r8, r4
     2e6:	d905      	bls.n	2f4 <__udivmoddi4+0x88>
     2e8:	192c      	adds	r4, r5, r4
     2ea:	d202      	bcs.n	2f2 <__udivmoddi4+0x86>
     2ec:	45a0      	cmp	r8, r4
     2ee:	f200 810e 	bhi.w	50e <CONFIG_FLASH_SIZE+0x10e>
     2f2:	3801      	subs	r0, #1
     2f4:	eba4 0408 	sub.w	r4, r4, r8
     2f8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     2fc:	2700      	movs	r7, #0
     2fe:	b11e      	cbz	r6, 308 <__udivmoddi4+0x9c>
     300:	40d4      	lsrs	r4, r2
     302:	2300      	movs	r3, #0
     304:	e9c6 4300 	strd	r4, r3, [r6]
     308:	4639      	mov	r1, r7
     30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     30e:	2a00      	cmp	r2, #0
     310:	d051      	beq.n	3b6 <__udivmoddi4+0x14a>
     312:	fab2 f282 	clz	r2, r2
     316:	2a00      	cmp	r2, #0
     318:	f040 80af 	bne.w	47a <CONFIG_FLASH_SIZE+0x7a>
     31c:	1b49      	subs	r1, r1, r5
     31e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     322:	fa1f f885 	uxth.w	r8, r5
     326:	2701      	movs	r7, #1
     328:	0c23      	lsrs	r3, r4, #16
     32a:	fbb1 fcfe 	udiv	ip, r1, lr
     32e:	fb0e 111c 	mls	r1, lr, ip, r1
     332:	fb08 f00c 	mul.w	r0, r8, ip
     336:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     33a:	4298      	cmp	r0, r3
     33c:	d90a      	bls.n	354 <__udivmoddi4+0xe8>
     33e:	18eb      	adds	r3, r5, r3
     340:	bf2c      	ite	cs
     342:	2101      	movcs	r1, #1
     344:	2100      	movcc	r1, #0
     346:	4298      	cmp	r0, r3
     348:	d902      	bls.n	350 <__udivmoddi4+0xe4>
     34a:	2900      	cmp	r1, #0
     34c:	f000 80d7 	beq.w	4fe <CONFIG_FLASH_SIZE+0xfe>
     350:	f10c 3cff 	add.w	ip, ip, #4294967295
     354:	1a19      	subs	r1, r3, r0
     356:	b2a3      	uxth	r3, r4
     358:	fbb1 f0fe 	udiv	r0, r1, lr
     35c:	fb0e 1110 	mls	r1, lr, r0, r1
     360:	fb08 f800 	mul.w	r8, r8, r0
     364:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     368:	45a0      	cmp	r8, r4
     36a:	d905      	bls.n	378 <__udivmoddi4+0x10c>
     36c:	192c      	adds	r4, r5, r4
     36e:	d202      	bcs.n	376 <__udivmoddi4+0x10a>
     370:	45a0      	cmp	r8, r4
     372:	f200 80c1 	bhi.w	4f8 <CONFIG_FLASH_SIZE+0xf8>
     376:	3801      	subs	r0, #1
     378:	eba4 0408 	sub.w	r4, r4, r8
     37c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     380:	e7bd      	b.n	2fe <__udivmoddi4+0x92>
     382:	428b      	cmp	r3, r1
     384:	d908      	bls.n	398 <__udivmoddi4+0x12c>
     386:	2e00      	cmp	r6, #0
     388:	d074      	beq.n	474 <CONFIG_FLASH_SIZE+0x74>
     38a:	2700      	movs	r7, #0
     38c:	e9c6 0100 	strd	r0, r1, [r6]
     390:	4638      	mov	r0, r7
     392:	4639      	mov	r1, r7
     394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     398:	fab3 f783 	clz	r7, r3
     39c:	b967      	cbnz	r7, 3b8 <__udivmoddi4+0x14c>
     39e:	428b      	cmp	r3, r1
     3a0:	f0c0 80a4 	bcc.w	4ec <CONFIG_FLASH_SIZE+0xec>
     3a4:	4282      	cmp	r2, r0
     3a6:	f240 80a1 	bls.w	4ec <CONFIG_FLASH_SIZE+0xec>
     3aa:	4638      	mov	r0, r7
     3ac:	2e00      	cmp	r6, #0
     3ae:	d0ab      	beq.n	308 <__udivmoddi4+0x9c>
     3b0:	e9c6 4900 	strd	r4, r9, [r6]
     3b4:	e7a8      	b.n	308 <__udivmoddi4+0x9c>
     3b6:	deff      	udf	#255	; 0xff
     3b8:	f1c7 0520 	rsb	r5, r7, #32
     3bc:	40bb      	lsls	r3, r7
     3be:	fa02 fc07 	lsl.w	ip, r2, r7
     3c2:	fa01 f407 	lsl.w	r4, r1, r7
     3c6:	40ea      	lsrs	r2, r5
     3c8:	fa20 f805 	lsr.w	r8, r0, r5
     3cc:	40e9      	lsrs	r1, r5
     3ce:	fa00 fe07 	lsl.w	lr, r0, r7
     3d2:	431a      	orrs	r2, r3
     3d4:	ea48 0404 	orr.w	r4, r8, r4
     3d8:	ea4f 4812 	mov.w	r8, r2, lsr #16
     3dc:	0c20      	lsrs	r0, r4, #16
     3de:	fa1f f982 	uxth.w	r9, r2
     3e2:	fbb1 faf8 	udiv	sl, r1, r8
     3e6:	fb08 111a 	mls	r1, r8, sl, r1
     3ea:	fb0a fb09 	mul.w	fp, sl, r9
     3ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     3f2:	458b      	cmp	fp, r1
     3f4:	d90a      	bls.n	40c <CONFIG_FLASH_SIZE+0xc>
     3f6:	1851      	adds	r1, r2, r1
     3f8:	bf2c      	ite	cs
     3fa:	2301      	movcs	r3, #1
     3fc:	2300      	movcc	r3, #0
     3fe:	458b      	cmp	fp, r1
     400:	d902      	bls.n	408 <CONFIG_FLASH_SIZE+0x8>
     402:	2b00      	cmp	r3, #0
     404:	f000 8088 	beq.w	518 <CONFIG_FLASH_SIZE+0x118>
     408:	f10a 3aff 	add.w	sl, sl, #4294967295
     40c:	eba1 010b 	sub.w	r1, r1, fp
     410:	b2a4      	uxth	r4, r4
     412:	fbb1 f0f8 	udiv	r0, r1, r8
     416:	fb08 1110 	mls	r1, r8, r0, r1
     41a:	fb00 f909 	mul.w	r9, r0, r9
     41e:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
     422:	4589      	cmp	r9, r1
     424:	d904      	bls.n	430 <CONFIG_FLASH_SIZE+0x30>
     426:	1851      	adds	r1, r2, r1
     428:	d201      	bcs.n	42e <CONFIG_FLASH_SIZE+0x2e>
     42a:	4589      	cmp	r9, r1
     42c:	d87b      	bhi.n	526 <CONFIG_FLASH_SIZE+0x126>
     42e:	3801      	subs	r0, #1
     430:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     434:	eba1 0109 	sub.w	r1, r1, r9
     438:	fba0 890c 	umull	r8, r9, r0, ip
     43c:	4549      	cmp	r1, r9
     43e:	4644      	mov	r4, r8
     440:	464b      	mov	r3, r9
     442:	d302      	bcc.n	44a <CONFIG_FLASH_SIZE+0x4a>
     444:	d106      	bne.n	454 <CONFIG_FLASH_SIZE+0x54>
     446:	45c6      	cmp	lr, r8
     448:	d204      	bcs.n	454 <CONFIG_FLASH_SIZE+0x54>
     44a:	3801      	subs	r0, #1
     44c:	ebb8 040c 	subs.w	r4, r8, ip
     450:	eb69 0302 	sbc.w	r3, r9, r2
     454:	2e00      	cmp	r6, #0
     456:	d05d      	beq.n	514 <CONFIG_FLASH_SIZE+0x114>
     458:	ebbe 0204 	subs.w	r2, lr, r4
     45c:	eb61 0103 	sbc.w	r1, r1, r3
     460:	fa01 f505 	lsl.w	r5, r1, r5
     464:	fa22 f307 	lsr.w	r3, r2, r7
     468:	40f9      	lsrs	r1, r7
     46a:	2700      	movs	r7, #0
     46c:	431d      	orrs	r5, r3
     46e:	e9c6 5100 	strd	r5, r1, [r6]
     472:	e749      	b.n	308 <__udivmoddi4+0x9c>
     474:	4637      	mov	r7, r6
     476:	4630      	mov	r0, r6
     478:	e746      	b.n	308 <__udivmoddi4+0x9c>
     47a:	f1c2 0020 	rsb	r0, r2, #32
     47e:	4095      	lsls	r5, r2
     480:	fa01 f702 	lsl.w	r7, r1, r2
     484:	fa21 f300 	lsr.w	r3, r1, r0
     488:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     48c:	fa24 f100 	lsr.w	r1, r4, r0
     490:	fa1f f885 	uxth.w	r8, r5
     494:	4094      	lsls	r4, r2
     496:	4339      	orrs	r1, r7
     498:	fbb3 f0fe 	udiv	r0, r3, lr
     49c:	0c0f      	lsrs	r7, r1, #16
     49e:	fb0e 3310 	mls	r3, lr, r0, r3
     4a2:	fb00 fc08 	mul.w	ip, r0, r8
     4a6:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
     4aa:	459c      	cmp	ip, r3
     4ac:	d907      	bls.n	4be <CONFIG_FLASH_SIZE+0xbe>
     4ae:	18eb      	adds	r3, r5, r3
     4b0:	bf2c      	ite	cs
     4b2:	2701      	movcs	r7, #1
     4b4:	2700      	movcc	r7, #0
     4b6:	459c      	cmp	ip, r3
     4b8:	d900      	bls.n	4bc <CONFIG_FLASH_SIZE+0xbc>
     4ba:	b38f      	cbz	r7, 520 <CONFIG_FLASH_SIZE+0x120>
     4bc:	3801      	subs	r0, #1
     4be:	eba3 030c 	sub.w	r3, r3, ip
     4c2:	b289      	uxth	r1, r1
     4c4:	fbb3 f7fe 	udiv	r7, r3, lr
     4c8:	fb0e 3317 	mls	r3, lr, r7, r3
     4cc:	fb07 fc08 	mul.w	ip, r7, r8
     4d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     4d4:	458c      	cmp	ip, r1
     4d6:	d904      	bls.n	4e2 <CONFIG_FLASH_SIZE+0xe2>
     4d8:	1869      	adds	r1, r5, r1
     4da:	d201      	bcs.n	4e0 <CONFIG_FLASH_SIZE+0xe0>
     4dc:	458c      	cmp	ip, r1
     4de:	d825      	bhi.n	52c <CONFIG_FLASH_SIZE+0x12c>
     4e0:	3f01      	subs	r7, #1
     4e2:	eba1 010c 	sub.w	r1, r1, ip
     4e6:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
     4ea:	e71d      	b.n	328 <__udivmoddi4+0xbc>
     4ec:	1a84      	subs	r4, r0, r2
     4ee:	eb61 0303 	sbc.w	r3, r1, r3
     4f2:	2001      	movs	r0, #1
     4f4:	4699      	mov	r9, r3
     4f6:	e759      	b.n	3ac <__udivmoddi4+0x140>
     4f8:	3802      	subs	r0, #2
     4fa:	442c      	add	r4, r5
     4fc:	e73c      	b.n	378 <__udivmoddi4+0x10c>
     4fe:	f1ac 0c02 	sub.w	ip, ip, #2
     502:	442b      	add	r3, r5
     504:	e726      	b.n	354 <__udivmoddi4+0xe8>
     506:	f1ac 0c02 	sub.w	ip, ip, #2
     50a:	442b      	add	r3, r5
     50c:	e6e0      	b.n	2d0 <__udivmoddi4+0x64>
     50e:	3802      	subs	r0, #2
     510:	442c      	add	r4, r5
     512:	e6ef      	b.n	2f4 <__udivmoddi4+0x88>
     514:	4637      	mov	r7, r6
     516:	e6f7      	b.n	308 <__udivmoddi4+0x9c>
     518:	f1aa 0a02 	sub.w	sl, sl, #2
     51c:	4411      	add	r1, r2
     51e:	e775      	b.n	40c <CONFIG_FLASH_SIZE+0xc>
     520:	3802      	subs	r0, #2
     522:	442b      	add	r3, r5
     524:	e7cb      	b.n	4be <CONFIG_FLASH_SIZE+0xbe>
     526:	3802      	subs	r0, #2
     528:	4411      	add	r1, r2
     52a:	e781      	b.n	430 <CONFIG_FLASH_SIZE+0x30>
     52c:	3f02      	subs	r7, #2
     52e:	4429      	add	r1, r5
     530:	e7d7      	b.n	4e2 <CONFIG_FLASH_SIZE+0xe2>
     532:	bf00      	nop

00000534 <__aeabi_idiv0>:
     534:	4770      	bx	lr
     536:	bf00      	nop

00000538 <__gnu_cmse_nonsecure_call>:
     538:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
     53c:	4627      	mov	r7, r4
     53e:	46a0      	mov	r8, r4
     540:	46a1      	mov	r9, r4
     542:	46a2      	mov	sl, r4
     544:	46a3      	mov	fp, r4
     546:	46a4      	mov	ip, r4
     548:	ed2d 8b10 	vpush	{d8-d15}
     54c:	f04f 0500 	mov.w	r5, #0
     550:	ec45 5b18 	vmov	d8, r5, r5
     554:	ec45 5a19 	vmov	s18, s19, r5, r5
     558:	ec45 5a1a 	vmov	s20, s21, r5, r5
     55c:	ec45 5a1b 	vmov	s22, s23, r5, r5
     560:	ec45 5a1c 	vmov	s24, s25, r5, r5
     564:	ec45 5a1d 	vmov	s26, s27, r5, r5
     568:	ec45 5a1e 	vmov	s28, s29, r5, r5
     56c:	ec45 5a1f 	vmov	s30, s31, r5, r5
     570:	eef1 5a10 	vmrs	r5, fpscr
     574:	f64f 7660 	movw	r6, #65376	; 0xff60
     578:	f6c0 76ff 	movt	r6, #4095	; 0xfff
     57c:	4035      	ands	r5, r6
     57e:	eee1 5a10 	vmsr	fpscr, r5
     582:	f384 8800 	msr	CPSR_f, r4
     586:	4625      	mov	r5, r4
     588:	4626      	mov	r6, r4
     58a:	47a4      	blxns	r4
     58c:	ecbd 8b10 	vpop	{d8-d15}
     590:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

00000594 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     594:	680b      	ldr	r3, [r1, #0]
     596:	3301      	adds	r3, #1
     598:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     59a:	4b01      	ldr	r3, [pc, #4]	; (5a0 <char_out+0xc>)
     59c:	681b      	ldr	r3, [r3, #0]
     59e:	4718      	bx	r3
     5a0:	200013d0 	.word	0x200013d0

000005a4 <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
     5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5a8:	b085      	sub	sp, #20
     5aa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
     5ac:	469b      	mov	fp, r3
     5ae:	2c01      	cmp	r4, #1
     5b0:	bfb8      	it	lt
     5b2:	2401      	movlt	r4, #1
     5b4:	2b01      	cmp	r3, #1
     5b6:	bf0c      	ite	eq
     5b8:	2330      	moveq	r3, #48	; 0x30
     5ba:	2320      	movne	r3, #32
     5bc:	4616      	mov	r6, r2
     5be:	4682      	mov	sl, r0
     5c0:	4688      	mov	r8, r1
     5c2:	2501      	movs	r5, #1
     5c4:	270a      	movs	r7, #10
     5c6:	2200      	movs	r2, #0
     5c8:	f8df 906c 	ldr.w	r9, [pc, #108]	; 638 <_printk_dec_ulong+0x94>
     5cc:	9302      	str	r3, [sp, #8]
	if (min_width <= 0) {
		min_width = 1;
	}

	while (pos >= 10) {
		if (found_largest_digit != 0 || remainder >= pos) {
     5ce:	fbb6 f3f9 	udiv	r3, r6, r9
     5d2:	9301      	str	r3, [sp, #4]
     5d4:	b90a      	cbnz	r2, 5da <_printk_dec_ulong+0x36>
     5d6:	45b1      	cmp	r9, r6
     5d8:	d81c      	bhi.n	614 <_printk_dec_ulong+0x70>
			found_largest_digit = 1;
			out((int)(remainder / pos + 48), ctx);
     5da:	9b01      	ldr	r3, [sp, #4]
     5dc:	4641      	mov	r1, r8
     5de:	f103 0030 	add.w	r0, r3, #48	; 0x30
     5e2:	47d0      	blx	sl
			found_largest_digit = 1;
     5e4:	2201      	movs	r2, #1
			digits++;
     5e6:	3501      	adds	r5, #1
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
		}
		remaining--;
		remainder %= pos;
     5e8:	9b01      	ldr	r3, [sp, #4]
		remaining--;
     5ea:	3f01      	subs	r7, #1
		remainder %= pos;
     5ec:	fb09 6613 	mls	r6, r9, r3, r6
		pos /= 10;
     5f0:	230a      	movs	r3, #10
	while (pos >= 10) {
     5f2:	2f01      	cmp	r7, #1
		pos /= 10;
     5f4:	fbb9 f9f3 	udiv	r9, r9, r3
	while (pos >= 10) {
     5f8:	d1e9      	bne.n	5ce <_printk_dec_ulong+0x2a>
	}
	out((int)(remainder + 48), ctx);
     5fa:	4641      	mov	r1, r8
     5fc:	f106 0030 	add.w	r0, r6, #48	; 0x30
     600:	47d0      	blx	sl

	if (padding == PAD_SPACE_AFTER) {
     602:	f1bb 0f03 	cmp.w	fp, #3
     606:	d102      	bne.n	60e <_printk_dec_ulong+0x6a>
		remaining = min_width - digits;
     608:	1b64      	subs	r4, r4, r5
		while (remaining-- > 0) {
     60a:	2c00      	cmp	r4, #0
     60c:	dc0e      	bgt.n	62c <_printk_dec_ulong+0x88>
			out(' ', ctx);
		}
	}
}
     60e:	b005      	add	sp, #20
     610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if (remaining <= min_width
     614:	42bc      	cmp	r4, r7
     616:	dbe7      	blt.n	5e8 <_printk_dec_ulong+0x44>
				&& padding < PAD_SPACE_AFTER) {
     618:	f1bb 0f02 	cmp.w	fp, #2
     61c:	d8e4      	bhi.n	5e8 <_printk_dec_ulong+0x44>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     61e:	4641      	mov	r1, r8
     620:	9802      	ldr	r0, [sp, #8]
     622:	9203      	str	r2, [sp, #12]
			digits++;
     624:	3501      	adds	r5, #1
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     626:	47d0      	blx	sl
			digits++;
     628:	9a03      	ldr	r2, [sp, #12]
     62a:	e7dd      	b.n	5e8 <_printk_dec_ulong+0x44>
			out(' ', ctx);
     62c:	4641      	mov	r1, r8
     62e:	2020      	movs	r0, #32
     630:	47d0      	blx	sl
     632:	3c01      	subs	r4, #1
     634:	e7e9      	b.n	60a <_printk_dec_ulong+0x66>
     636:	bf00      	nop
     638:	3b9aca00 	.word	0x3b9aca00

0000063c <vprintk>:
	struct out_context ctx = { 0 };
     63c:	2300      	movs	r3, #0
{
     63e:	b507      	push	{r0, r1, r2, lr}
	z_vprintk(char_out, &ctx, fmt, ap);
     640:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     642:	9301      	str	r3, [sp, #4]
	z_vprintk(char_out, &ctx, fmt, ap);
     644:	4803      	ldr	r0, [pc, #12]	; (654 <vprintk+0x18>)
     646:	460b      	mov	r3, r1
     648:	a901      	add	r1, sp, #4
     64a:	f002 ff1c 	bl	3486 <z_vprintk>
}
     64e:	b003      	add	sp, #12
     650:	f85d fb04 	ldr.w	pc, [sp], #4
     654:	00000595 	.word	0x00000595

00000658 <nordicsemi_nrf91_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     658:	f04f 0220 	mov.w	r2, #32
     65c:	f3ef 8311 	mrs	r3, BASEPRI
     660:	f382 8811 	msr	BASEPRI, r2
     664:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
     668:	2101      	movs	r1, #1
     66a:	4a04      	ldr	r2, [pc, #16]	; (67c <nordicsemi_nrf91_init+0x24>)
     66c:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     670:	f383 8811 	msr	BASEPRI, r3
     674:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     678:	2000      	movs	r0, #0
     67a:	4770      	bx	lr
     67c:	50039000 	.word	0x50039000

00000680 <nrf_power_clock_isr>:
	}
#endif
}

void nrf_power_clock_isr(void *arg)
{
     680:	b508      	push	{r3, lr}
#endif
}

NRF_STATIC_INLINE bool nrf_clock_event_check(NRF_CLOCK_Type const * p_reg, nrf_clock_event_t event)
{
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     682:	4b11      	ldr	r3, [pc, #68]	; (6c8 <nrf_power_clock_isr+0x48>)
     684:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     686:	b16a      	cbz	r2, 6a4 <nrf_power_clock_isr+0x24>
    return p_reg->INTENSET & mask;
     688:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     68c:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     690:	07d1      	lsls	r1, r2, #31
     692:	d507      	bpl.n	6a4 <nrf_power_clock_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     694:	2200      	movs	r2, #0
	struct device *dev = DEVICE_GET(clock_nrf);

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_HFCLKSTARTED,
					NRF_CLOCK_INT_HF_STARTED_MASK)) {
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
     696:	480d      	ldr	r0, [pc, #52]	; (6cc <nrf_power_clock_isr+0x4c>)
     698:	601a      	str	r2, [r3, #0]

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (!data->started) {
     69a:	6883      	ldr	r3, [r0, #8]
     69c:	7a59      	ldrb	r1, [r3, #9]
     69e:	b909      	cbnz	r1, 6a4 <nrf_power_clock_isr+0x24>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
     6a0:	f003 f8c4 	bl	382c <clkstarted_handle>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     6a4:	4b0a      	ldr	r3, [pc, #40]	; (6d0 <nrf_power_clock_isr+0x50>)
     6a6:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     6a8:	b16a      	cbz	r2, 6c6 <nrf_power_clock_isr+0x46>
    return p_reg->INTENSET & mask;
     6aa:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     6ae:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     6b2:	0792      	lsls	r2, r2, #30
     6b4:	d507      	bpl.n	6c6 <nrf_power_clock_isr+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     6b6:	2200      	movs	r2, #0
					NRF_CLOCK_INT_LF_STARTED_MASK)) {
		if (IS_ENABLED(
			CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
			z_nrf_clock_calibration_lfclk_started(dev);
		}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     6b8:	2101      	movs	r1, #1
     6ba:	601a      	str	r2, [r3, #0]
     6bc:	4803      	ldr	r0, [pc, #12]	; (6cc <nrf_power_clock_isr+0x4c>)
	usb_power_isr();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
		z_nrf_clock_calibration_isr();
	}
}
     6be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     6c2:	f003 b8b3 	b.w	382c <clkstarted_handle>
}
     6c6:	bd08      	pop	{r3, pc}
     6c8:	50005100 	.word	0x50005100
     6cc:	20001470 	.word	0x20001470
     6d0:	50005104 	.word	0x50005104

000006d4 <rtc1_nrf_isr>:
 * symbol.
 */
void rtc1_nrf_isr(void *arg)
{
	ARG_UNUSED(arg);
	RTC->EVENTS_COMPARE[0] = 0;
     6d4:	2200      	movs	r2, #0
     6d6:	4b0d      	ldr	r3, [pc, #52]	; (70c <rtc1_nrf_isr+0x38>)
     6d8:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	__asm__ volatile(
     6dc:	f04f 0220 	mov.w	r2, #32
     6e0:	f3ef 8111 	mrs	r1, BASEPRI
     6e4:	f382 8811 	msr	BASEPRI, r2
     6e8:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t t = counter();
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
     6ec:	4a08      	ldr	r2, [pc, #32]	; (710 <rtc1_nrf_isr+0x3c>)
#endif
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
     6ee:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
     6f2:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
     6f4:	1ac0      	subs	r0, r0, r3
     6f6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
     6fa:	4403      	add	r3, r0
     6fc:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
     6fe:	f381 8811 	msr	BASEPRI, r1
     702:	f3bf 8f6f 	isb	sy
		}
		set_comparator(next);
	}

	k_spin_unlock(&lock, key);
	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
     706:	f001 bf11 	b.w	252c <z_clock_announce>
     70a:	bf00      	nop
     70c:	50015000 	.word	0x50015000
     710:	20000020 	.word	0x20000020

00000714 <z_clock_driver_init>:
}

int z_clock_driver_init(struct device *device)
{
     714:	b570      	push	{r4, r5, r6, lr}
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     716:	4815      	ldr	r0, [pc, #84]	; (76c <z_clock_driver_init+0x58>)
     718:	f001 f94c 	bl	19b4 <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_INST_0_NORDIC_NRF_CLOCK_LABEL);
	if (!clock) {
     71c:	b310      	cbz	r0, 764 <z_clock_driver_init+0x50>
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
     71e:	6843      	ldr	r3, [r0, #4]
     720:	2101      	movs	r1, #1
     722:	681b      	ldr	r3, [r3, #0]
     724:	4798      	blx	r3
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
     726:	2400      	movs	r4, #0
    p_reg->CC[ch] = cc_val;
     728:	2601      	movs	r6, #1
    p_reg->INTENSET = mask;
     72a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     72e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    p_reg->PRESCALER = val;
     732:	4d0f      	ldr	r5, [pc, #60]	; (770 <z_clock_driver_init+0x5c>)

	/* Clear the event flag and possible pending interrupt */
	nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_COMPARE_0);
	NVIC_ClearPendingIRQ(RTC1_IRQn);

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
     734:	4631      	mov	r1, r6
     736:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->CC[ch] = cc_val;
     73a:	f8c5 6540 	str.w	r6, [r5, #1344]	; 0x540
    p_reg->INTENSET = mask;
     73e:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     742:	4b0c      	ldr	r3, [pc, #48]	; (774 <z_clock_driver_init+0x60>)
     744:	2015      	movs	r0, #21
     746:	601c      	str	r4, [r3, #0]
     748:	4b0b      	ldr	r3, [pc, #44]	; (778 <z_clock_driver_init+0x64>)
     74a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
     74e:	4622      	mov	r2, r4
     750:	f000 fbd4 	bl	efc <z_arm_irq_priority_set>
	irq_enable(RTC1_IRQn);
     754:	2015      	movs	r0, #21
     756:	f000 fbc1 	bl	edc <arch_irq_enable>

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	return 0;
     75a:	4620      	mov	r0, r4
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
     75c:	4b07      	ldr	r3, [pc, #28]	; (77c <z_clock_driver_init+0x68>)
     75e:	601e      	str	r6, [r3, #0]
     760:	602e      	str	r6, [r5, #0]
}
     762:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
     764:	f04f 30ff 	mov.w	r0, #4294967295
     768:	e7fb      	b.n	762 <z_clock_driver_init+0x4e>
     76a:	bf00      	nop
     76c:	00004504 	.word	0x00004504
     770:	50015000 	.word	0x50015000
     774:	50015140 	.word	0x50015140
     778:	e000e100 	.word	0xe000e100
     77c:	50015008 	.word	0x50015008

00000780 <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
     780:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(idle);

#ifdef CONFIG_TICKLESS_KERNEL
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
     782:	4c25      	ldr	r4, [pc, #148]	; (818 <CONFIG_ISR_STACK_SIZE+0x18>)
     784:	f1b0 3fff 	cmp.w	r0, #4294967295
     788:	bf08      	it	eq
     78a:	4620      	moveq	r0, r4
	__asm__ volatile(
     78c:	f04f 0320 	mov.w	r3, #32
     790:	f3ef 8511 	mrs	r5, BASEPRI
     794:	f383 8811 	msr	BASEPRI, r3
     798:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     79c:	4b1f      	ldr	r3, [pc, #124]	; (81c <CONFIG_ISR_STACK_SIZE+0x1c>)
     79e:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t cyc, dt, t = counter();
	u32_t unannounced = counter_sub(t, last_count);
     7a2:	4b1f      	ldr	r3, [pc, #124]	; (820 <CONFIG_ISR_STACK_SIZE+0x20>)
     7a4:	681b      	ldr	r3, [r3, #0]
	return (a - b) & COUNTER_MAX;
     7a6:	1aca      	subs	r2, r1, r3
     7a8:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
     7ac:	0212      	lsls	r2, r2, #8
     7ae:	d41a      	bmi.n	7e6 <z_clock_set_timeout+0x66>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
     7b0:	1e42      	subs	r2, r0, #1
     7b2:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
     7b6:	42a2      	cmp	r2, r4
     7b8:	bfa8      	it	ge
     7ba:	4622      	movge	r2, r4
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
     7bc:	1c70      	adds	r0, r6, #1
     7be:	4410      	add	r0, r2
	 */
	if (cyc > MAX_CYCLES) {
		cyc = MAX_CYCLES;
	}

	cyc += last_count;
     7c0:	42a0      	cmp	r0, r4
     7c2:	bf94      	ite	ls
     7c4:	1818      	addls	r0, r3, r0
     7c6:	1918      	addhi	r0, r3, r4
	return (a - b) & COUNTER_MAX;
     7c8:	1a41      	subs	r1, r0, r1
     7ca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     7ce:	4a13      	ldr	r2, [pc, #76]	; (81c <CONFIG_ISR_STACK_SIZE+0x1c>)
     7d0:	f020 437f 	bic.w	r3, r0, #4278190080	; 0xff000000
	 * least on nRF52.  Some experimentation on nrf52840 shows
	 * that you need to be early by about 400 processor cycles
	 * (about 1/5th of a RTC cycle) in order to reliably get the
	 * interrupt.  The docs say two cycles, they mean two cycles.
	 */
	if (counter_sub(cyc, t) > 2) {
     7d4:	2902      	cmp	r1, #2
    p_reg->CC[ch] = cc_val;
     7d6:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
     7da:	d906      	bls.n	7ea <z_clock_set_timeout+0x6a>
	__asm__ volatile(
     7dc:	f385 8811 	msr	BASEPRI, r5
     7e0:	f3bf 8f6f 	isb	sy
	}
#endif

	k_spin_unlock(&lock, key);
#endif /* CONFIG_TICKLESS_KERNEL */
}
     7e4:	bd70      	pop	{r4, r5, r6, pc}
		ticks = 0;
     7e6:	2200      	movs	r2, #0
     7e8:	e7e8      	b.n	7bc <z_clock_set_timeout+0x3c>
     return p_reg->COUNTER;
     7ea:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
		if (dt == 0 || dt > 0x7fffff) {
     7ee:	490d      	ldr	r1, [pc, #52]	; (824 <CONFIG_ISR_STACK_SIZE+0x24>)
	return (a - b) & COUNTER_MAX;
     7f0:	1ac3      	subs	r3, r0, r3
     7f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
		if (dt == 0 || dt > 0x7fffff) {
     7f6:	1e5c      	subs	r4, r3, #1
     7f8:	428c      	cmp	r4, r1
     7fa:	d905      	bls.n	808 <CONFIG_ISR_STACK_SIZE+0x8>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     7fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     800:	4b09      	ldr	r3, [pc, #36]	; (828 <CONFIG_ISR_STACK_SIZE+0x28>)
     802:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
     806:	e7e9      	b.n	7dc <z_clock_set_timeout+0x5c>
		} else if (dt == 1) {
     808:	2b01      	cmp	r3, #1
			set_comparator(cyc + 2);
     80a:	bf02      	ittt	eq
     80c:	3002      	addeq	r0, #2
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     80e:	f020 407f 	biceq.w	r0, r0, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     812:	f8c2 0540 	streq.w	r0, [r2, #1344]	; 0x540
     816:	e7e1      	b.n	7dc <z_clock_set_timeout+0x5c>
     818:	00fffffe 	.word	0x00fffffe
     81c:	50015000 	.word	0x50015000
     820:	20000020 	.word	0x20000020
     824:	007ffffe 	.word	0x007ffffe
     828:	e000e100 	.word	0xe000e100

0000082c <z_clock_elapsed>:
	__asm__ volatile(
     82c:	f04f 0220 	mov.w	r2, #32
     830:	f3ef 8311 	mrs	r3, BASEPRI
     834:	f382 8811 	msr	BASEPRI, r2
     838:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     83c:	4a06      	ldr	r2, [pc, #24]	; (858 <z_clock_elapsed+0x2c>)
     83e:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
     842:	4a06      	ldr	r2, [pc, #24]	; (85c <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
     844:	6812      	ldr	r2, [r2, #0]
     846:	1a80      	subs	r0, r0, r2
     848:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
     84c:	f383 8811 	msr	BASEPRI, r3
     850:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
     854:	4770      	bx	lr
     856:	bf00      	nop
     858:	50015000 	.word	0x50015000
     85c:	20000020 	.word	0x20000020

00000860 <config_regions>:
}
#endif /* CONFIG_ARM_FIRMWARE_HAS_SECURE_ENTRY_FUNCS */


static void config_regions(bool ram, size_t start, size_t end, u32_t perm)
{
     860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const size_t region_size = ram ? RAM_SECURE_ATTRIBUTION_REGION_SIZE
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
     862:	2800      	cmp	r0, #0
{
     864:	461c      	mov	r4, r3

	for (size_t i = start; i < end; i++) {
     866:	460d      	mov	r5, r1
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
     868:	bf14      	ite	ne
     86a:	f44f 5300 	movne.w	r3, #8192	; 0x2000
     86e:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
	for (size_t i = start; i < end; i++) {
     872:	4e20      	ldr	r6, [pc, #128]	; (8f4 <config_regions+0x94>)
     874:	4295      	cmp	r5, r2
     876:	d332      	bcc.n	8de <config_regions+0x7e>
		} else {
			NRF_SPU->FLASHREGION[i].PERM = perm;
		}
	}

	PRINT("%02u %02u 0x%05x 0x%05x \t", start, end - 1,
     878:	fb02 f003 	mul.w	r0, r2, r3
     87c:	3a01      	subs	r2, #1
     87e:	9000      	str	r0, [sp, #0]
     880:	434b      	muls	r3, r1
     882:	481d      	ldr	r0, [pc, #116]	; (8f8 <config_regions+0x98>)
     884:	f002 ff6f 	bl	3766 <printk>
				region_size * start, region_size * end);
	PRINT("%s", perm & (ram ? SRAM_SECURE : FLASH_SECURE) ? "Secure\t\t" :
     888:	4b1c      	ldr	r3, [pc, #112]	; (8fc <config_regions+0x9c>)
     88a:	f014 0f10 	tst.w	r4, #16
     88e:	491c      	ldr	r1, [pc, #112]	; (900 <config_regions+0xa0>)
     890:	481c      	ldr	r0, [pc, #112]	; (904 <config_regions+0xa4>)
     892:	bf08      	it	eq
     894:	4619      	moveq	r1, r3
     896:	f002 ff66 	bl	3766 <printk>
								"Non-Secure\t");
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
     89a:	f014 0f04 	tst.w	r4, #4
     89e:	bf14      	ite	ne
     8a0:	2172      	movne	r1, #114	; 0x72
     8a2:	212d      	moveq	r1, #45	; 0x2d
     8a4:	4818      	ldr	r0, [pc, #96]	; (908 <config_regions+0xa8>)
     8a6:	f002 ff5e 	bl	3766 <printk>
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
     8aa:	f014 0f02 	tst.w	r4, #2
     8ae:	bf14      	ite	ne
     8b0:	2177      	movne	r1, #119	; 0x77
     8b2:	212d      	moveq	r1, #45	; 0x2d
     8b4:	4814      	ldr	r0, [pc, #80]	; (908 <config_regions+0xa8>)
     8b6:	f002 ff56 	bl	3766 <printk>
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
     8ba:	f014 0f01 	tst.w	r4, #1
     8be:	bf0c      	ite	eq
     8c0:	212d      	moveq	r1, #45	; 0x2d
     8c2:	2178      	movne	r1, #120	; 0x78
     8c4:	4810      	ldr	r0, [pc, #64]	; (908 <config_regions+0xa8>)
     8c6:	f002 ff4e 	bl	3766 <printk>
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
     8ca:	216c      	movs	r1, #108	; 0x6c
     8cc:	480e      	ldr	r0, [pc, #56]	; (908 <config_regions+0xa8>)
     8ce:	f002 ff4a 	bl	3766 <printk>
	PRINT("\n");
     8d2:	480e      	ldr	r0, [pc, #56]	; (90c <config_regions+0xac>)
}
     8d4:	b003      	add	sp, #12
     8d6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	PRINT("\n");
     8da:	f002 bf44 	b.w	3766 <printk>
		if (ram) {
     8de:	b128      	cbz	r0, 8ec <config_regions+0x8c>
			NRF_SPU->RAMREGION[i].PERM = perm;
     8e0:	f505 77e0 	add.w	r7, r5, #448	; 0x1c0
			NRF_SPU->FLASHREGION[i].PERM = perm;
     8e4:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
	for (size_t i = start; i < end; i++) {
     8e8:	3501      	adds	r5, #1
     8ea:	e7c3      	b.n	874 <config_regions+0x14>
			NRF_SPU->FLASHREGION[i].PERM = perm;
     8ec:	f505 77c0 	add.w	r7, r5, #384	; 0x180
     8f0:	e7f8      	b.n	8e4 <config_regions+0x84>
     8f2:	bf00      	nop
     8f4:	50003000 	.word	0x50003000
     8f8:	00004363 	.word	0x00004363
     8fc:	00004357 	.word	0x00004357
     900:	0000434e 	.word	0x0000434e
     904:	0000446d 	.word	0x0000446d
     908:	0000437d 	.word	0x0000437d
     90c:	000046b9 	.word	0x000046b9

00000910 <spm_config_peripheral.constprop.1>:
		     SPU_PERIPHID_PERM_SECUREMAPPING_Split;

	return present && (usel || split);
}

static int spm_config_peripheral(u8_t id, bool dma_present)
     910:	b508      	push	{r3, lr}
	 * Assign DMA capabilities and lock down the attribution.
	 *
	 * Note: the function assumes that the peripheral ID matches
	 * the IRQ line.
	 */
	NVIC_DisableIRQ(id);
     912:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
     914:	2b00      	cmp	r3, #0
     916:	db0c      	blt.n	932 <spm_config_peripheral.constprop.1+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     918:	2201      	movs	r2, #1
     91a:	f000 011f 	and.w	r1, r0, #31
     91e:	408a      	lsls	r2, r1
     920:	095b      	lsrs	r3, r3, #5
     922:	4910      	ldr	r1, [pc, #64]	; (964 <spm_config_peripheral.constprop.1+0x54>)
     924:	3320      	adds	r3, #32
     926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     92a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     92e:	f3bf 8f6f 	isb	sy
	const u32_t perm = NRF_SPU->PERIPHID[id].PERM;
     932:	0083      	lsls	r3, r0, #2
     934:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
     938:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
     93c:	2831      	cmp	r0, #49	; 0x31
	const u32_t perm = NRF_SPU->PERIPHID[id].PERM;
     93e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
     942:	d006      	beq.n	952 <spm_config_peripheral.constprop.1+0x42>
	return present && (usel || split);
     944:	2a00      	cmp	r2, #0
     946:	da07      	bge.n	958 <spm_config_peripheral.constprop.1+0x48>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
     948:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
     94c:	3a02      	subs	r2, #2
     94e:	2a01      	cmp	r2, #1
     950:	d802      	bhi.n	958 <spm_config_peripheral.constprop.1+0x48>

	if (usel_or_split(id)) {
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
     952:	4a05      	ldr	r2, [pc, #20]	; (968 <spm_config_peripheral.constprop.1+0x58>)
     954:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	}

	/* Even for non-present peripherals we force IRQs to be routed
	 * to Non-Secure state.
	 */
	irq_target_state_set(id, 0);
     958:	2100      	movs	r1, #0
     95a:	f003 f867 	bl	3a2c <irq_target_state_set>
	return 0;
}
     95e:	2000      	movs	r0, #0
     960:	bd08      	pop	{r3, pc}
     962:	bf00      	nop
     964:	e000e100 	.word	0xe000e100
     968:	80000100 	.word	0x80000100

0000096c <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
     96c:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	u32_t *vtor_ns = (u32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (u32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
     96e:	f44f 4440 	mov.w	r4, #49152	; 0xc000
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
     972:	f24c 0504 	movw	r5, #49156	; 0xc004
{
     976:	b085      	sub	sp, #20
	PRINT("SPM: NS image at 0x%x\n", (u32_t)vtor_ns);
     978:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     97c:	482c      	ldr	r0, [pc, #176]	; (a30 <spm_jump+0xc4>)
     97e:	f002 fef2 	bl	3766 <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
     982:	6821      	ldr	r1, [r4, #0]
     984:	482b      	ldr	r0, [pc, #172]	; (a34 <spm_jump+0xc8>)
     986:	f002 feee 	bl	3766 <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
     98a:	6829      	ldr	r1, [r5, #0]
     98c:	482a      	ldr	r0, [pc, #168]	; (a38 <spm_jump+0xcc>)
     98e:	f002 feea 	bl	3766 <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
     992:	2210      	movs	r2, #16
     994:	2100      	movs	r1, #0
     996:	4668      	mov	r0, sp
     998:	f003 f910 	bl	3bbc <memset>
		.vtor_ns = (u32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
     99c:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
     99e:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
     9a0:	9300      	str	r3, [sp, #0]
     9a2:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
     9a4:	f000 fe56 	bl	1654 <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
     9a8:	2001      	movs	r0, #1
     9aa:	f000 fe83 	bl	16b4 <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
     9ae:	2000      	movs	r0, #0
     9b0:	f000 fe6c 	bl	168c <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
     9b4:	2000      	movs	r0, #0
     9b6:	f000 fe91 	bl	16dc <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
     9ba:	2101      	movs	r1, #1
     9bc:	2000      	movs	r0, #0
     9be:	f000 feab 	bl	1718 <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
     9c2:	f000 fe9f 	bl	1704 <tz_nonsecure_fpu_access_enable>

	spm_configure_ns(&spm_ns_conf);

	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
     9c6:	682c      	ldr	r4, [r5, #0]

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
     9c8:	481c      	ldr	r0, [pc, #112]	; (a3c <spm_jump+0xd0>)
     9ca:	f002 fecc 	bl	3766 <printk>
		/* Note: Move UARTE0 before jumping, if it is
		 * to be used on the Non-Secure domain.
		 */

		/* Configure UARTE0 as non-secure */
		spm_config_peripheral(
     9ce:	2008      	movs	r0, #8
     9d0:	f7ff ff9e 	bl	910 <spm_config_peripheral.constprop.1>
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
     9d4:	f024 0401 	bic.w	r4, r4, #1
  __ASM volatile ("dsb 0xF":::"memory");
     9d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     9dc:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
     9e0:	0864      	lsrs	r4, r4, #1
     9e2:	0064      	lsls	r4, r4, #1
     9e4:	4620      	mov	r0, r4
     9e6:	4621      	mov	r1, r4
     9e8:	4622      	mov	r2, r4
     9ea:	4623      	mov	r3, r4
     9ec:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
     9f0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
     9f4:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
     9f8:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
     9fc:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
     a00:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
     a04:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
     a08:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
     a0c:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
     a10:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
     a14:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
     a18:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
     a1c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
     a20:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
     a24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
     a28:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
     a2c:	f7ff fd84 	bl	538 <__gnu_cmse_nonsecure_call>

		CODE_UNREACHABLE;
     a30:	00004484 	.word	0x00004484
     a34:	0000449b 	.word	0x0000449b
     a38:	000044b0 	.word	0x000044b0
     a3c:	000044ce 	.word	0x000044ce

00000a40 <spm_config>:
		      (u32_t)reset_ns);
	}
}

void spm_config(void)
{
     a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash regions\t\tDomain\t\tPermissions\n");
     a44:	483b      	ldr	r0, [pc, #236]	; (b34 <spm_config+0xf4>)
     a46:	f002 fe8e 	bl	3766 <printk>
	config_regions(false, 0, NON_SECURE_FLASH_REGION_INDEX,
     a4a:	2100      	movs	r1, #0
     a4c:	f240 1317 	movw	r3, #279	; 0x117
     a50:	4608      	mov	r0, r1
     a52:	2201      	movs	r2, #1
     a54:	f7ff ff04 	bl	860 <config_regions>
	config_regions(false, NON_SECURE_FLASH_REGION_INDEX,
     a58:	f240 1307 	movw	r3, #263	; 0x107
     a5c:	2220      	movs	r2, #32
     a5e:	2101      	movs	r1, #1
     a60:	2000      	movs	r0, #0
     a62:	f7ff fefd 	bl	860 <config_regions>
	PRINT("\n");
     a66:	4834      	ldr	r0, [pc, #208]	; (b38 <spm_config+0xf8>)
     a68:	f002 fe7d 	bl	3766 <printk>
	u32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
     a6c:	4b33      	ldr	r3, [pc, #204]	; (b3c <spm_config+0xfc>)
                                            bool               lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].REGION & SPU_FLASHNSC_REGION_LOCK_Msk));
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].SIZE & SPU_FLASHNSC_SIZE_LOCK_Msk));

    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
     a6e:	4a34      	ldr	r2, [pc, #208]	; (b40 <spm_config+0x100>)
     a70:	f3c3 31c4 	ubfx	r1, r3, #15, #5
     a74:	f3c3 030e 	ubfx	r3, r3, #0, #15
     a78:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
        (lock_conf ? SPU_FLASHNSC_REGION_LOCK_Msk : 0);
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
     a7c:	f3c3 1343 	ubfx	r3, r3, #5, #4
    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
     a80:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
     a84:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
     a88:	f8d2 1500 	ldr.w	r1, [r2, #1280]	; 0x500
     a8c:	f8d2 2504 	ldr.w	r2, [r2, #1284]	; 0x504
     a90:	482c      	ldr	r0, [pc, #176]	; (b44 <spm_config+0x104>)
     a92:	0152      	lsls	r2, r2, #5
     a94:	f002 fe67 	bl	3766 <printk>
	PRINT("\n");
     a98:	4827      	ldr	r0, [pc, #156]	; (b38 <spm_config+0xf8>)
     a9a:	f002 fe64 	bl	3766 <printk>
	int err = spm_secure_services_init();
     a9e:	f002 ff77 	bl	3990 <spm_secure_services_init>
	if (err != 0) {
     aa2:	4601      	mov	r1, r0
     aa4:	b110      	cbz	r0, aac <spm_config+0x6c>
		PRINT("Could not initialize secure services (err %d).\n", err);
     aa6:	4828      	ldr	r0, [pc, #160]	; (b48 <spm_config+0x108>)
     aa8:	f002 fe5d 	bl	3766 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
     aac:	2400      	movs	r4, #0
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
     aae:	4827      	ldr	r0, [pc, #156]	; (b4c <spm_config+0x10c>)
     ab0:	f002 fe59 	bl	3766 <printk>
	config_regions(true, 0, NON_SECURE_RAM_REGION_INDEX,
     ab4:	f240 1317 	movw	r3, #279	; 0x117
     ab8:	2208      	movs	r2, #8
     aba:	2100      	movs	r1, #0
     abc:	2001      	movs	r0, #1
     abe:	f7ff fecf 	bl	860 <config_regions>
	NRF_SPU->DPPI[0].PERM = mask;
     ac2:	4d1f      	ldr	r5, [pc, #124]	; (b40 <spm_config+0x100>)
	config_regions(true, NON_SECURE_RAM_REGION_INDEX,
     ac4:	f240 1307 	movw	r3, #263	; 0x107
     ac8:	2220      	movs	r2, #32
     aca:	2108      	movs	r1, #8
     acc:	2001      	movs	r0, #1
     ace:	f7ff fec7 	bl	860 <config_regions>
	PRINT("\n");
     ad2:	4819      	ldr	r0, [pc, #100]	; (b38 <spm_config+0xf8>)
     ad4:	f002 fe47 	bl	3766 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
     ad8:	f8c5 4480 	str.w	r4, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
     adc:	481c      	ldr	r0, [pc, #112]	; (b50 <spm_config+0x110>)
     ade:	f002 fe42 	bl	3766 <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
     ae2:	4f1c      	ldr	r7, [pc, #112]	; (b54 <spm_config+0x114>)
		NRF_SPU->GPIOPORT[0].PERM = 0;
     ae4:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
     ae8:	f8df 807c 	ldr.w	r8, [pc, #124]	; b68 <spm_config+0x128>
     aec:	4d1a      	ldr	r5, [pc, #104]	; (b58 <spm_config+0x118>)
     aee:	f8df 907c 	ldr.w	r9, [pc, #124]	; b6c <spm_config+0x12c>
     af2:	796e      	ldrb	r6, [r5, #5]
     af4:	682a      	ldr	r2, [r5, #0]
     af6:	2e00      	cmp	r6, #0
     af8:	bf14      	ite	ne
     afa:	463b      	movne	r3, r7
     afc:	4643      	moveq	r3, r8
     afe:	4621      	mov	r1, r4
     b00:	4648      	mov	r0, r9
     b02:	f002 fe30 	bl	3766 <printk>
		if (!periph[i].nonsecure) {
     b06:	b966      	cbnz	r6, b22 <spm_config+0xe2>
			PRINT("\tSKIP\n");
     b08:	4814      	ldr	r0, [pc, #80]	; (b5c <spm_config+0x11c>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
     b0a:	3401      	adds	r4, #1
			PRINT("\tOK\n");
     b0c:	f002 fe2b 	bl	3766 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
     b10:	2c1b      	cmp	r4, #27
     b12:	f105 0508 	add.w	r5, r5, #8
     b16:	d1ec      	bne.n	af2 <spm_config+0xb2>
	PRINT("\n");
     b18:	4807      	ldr	r0, [pc, #28]	; (b38 <spm_config+0xf8>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
     b1a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
     b1e:	f002 be22 	b.w	3766 <printk>
		err = spm_config_peripheral(periph[i].id, false);
     b22:	7928      	ldrb	r0, [r5, #4]
     b24:	f7ff fef4 	bl	910 <spm_config_peripheral.constprop.1>
		if (err) {
     b28:	b108      	cbz	r0, b2e <spm_config+0xee>
			PRINT("\tERROR\n");
     b2a:	480d      	ldr	r0, [pc, #52]	; (b60 <spm_config+0x120>)
     b2c:	e7ed      	b.n	b0a <spm_config+0xca>
			PRINT("\tOK\n");
     b2e:	480d      	ldr	r0, [pc, #52]	; (b64 <spm_config+0x124>)
     b30:	e7eb      	b.n	b0a <spm_config+0xca>
     b32:	bf00      	nop
     b34:	0000438b 	.word	0x0000438b
     b38:	000046b9 	.word	0x000046b9
     b3c:	00007fe0 	.word	0x00007fe0
     b40:	50003000 	.word	0x50003000
     b44:	000043af 	.word	0x000043af
     b48:	000043f5 	.word	0x000043f5
     b4c:	00004425 	.word	0x00004425
     b50:	00004447 	.word	0x00004447
     b54:	00004380 	.word	0x00004380
     b58:	000040fc 	.word	0x000040fc
     b5c:	00004470 	.word	0x00004470
     b60:	00004477 	.word	0x00004477
     b64:	0000447f 	.word	0x0000447f
     b68:	0000435b 	.word	0x0000435b
     b6c:	00004463 	.word	0x00004463

00000b70 <__acle_se_spm_request_read>:
};


__TZ_NONSECURE_ENTRY_FUNC
int spm_request_read(void *destination, u32_t addr, size_t len)
{
     b70:	b510      	push	{r4, lr}
		 .size = FICR_PUBLIC_SIZE},
		{.start = FICR_RESTRICTED_ADDR,
		 .size = FICR_RESTRICTED_SIZE},
	};

	if (destination == NULL || len <= 0) {
     b72:	2800      	cmp	r0, #0
     b74:	d04b      	beq.n	c0e <__acle_se_spm_request_read+0x9e>
     b76:	2a00      	cmp	r2, #0
     b78:	d049      	beq.n	c0e <__acle_se_spm_request_read+0x9e>

	for (size_t i = 0; i < ARRAY_SIZE(ranges); i++) {
		u32_t start = ranges[i].start;
		u32_t size = ranges[i].size;

		if (addr >= start && addr + len <= start + size) {
     b7a:	4b26      	ldr	r3, [pc, #152]	; (c14 <__acle_se_spm_request_read+0xa4>)
     b7c:	4299      	cmp	r1, r3
     b7e:	d93c      	bls.n	bfa <__acle_se_spm_request_read+0x8a>
     b80:	1854      	adds	r4, r2, r1
     b82:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
     b86:	429c      	cmp	r4, r3
     b88:	d83a      	bhi.n	c00 <__acle_se_spm_request_read+0x90>
			memcpy(destination, (const void *)addr, len);
     b8a:	f002 ffed 	bl	3b68 <memcpy>
			return 0;
     b8e:	2000      	movs	r0, #0
		}
	}

	return -EPERM;
}
     b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     b94:	4671      	mov	r1, lr
     b96:	4672      	mov	r2, lr
     b98:	4673      	mov	r3, lr
     b9a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
     b9e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
     ba2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
     ba6:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
     baa:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
     bae:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
     bb2:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
     bb6:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
     bba:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
     bbe:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
     bc2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
     bc6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
     bca:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
     bce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
     bd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
     bd6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
     bda:	f38e 8c00 	msr	CPSR_fs, lr
     bde:	b410      	push	{r4}
     be0:	eef1 ca10 	vmrs	ip, fpscr
     be4:	f64f 7460 	movw	r4, #65376	; 0xff60
     be8:	f6c0 74ff 	movt	r4, #4095	; 0xfff
     bec:	ea0c 0c04 	and.w	ip, ip, r4
     bf0:	eee1 ca10 	vmsr	fpscr, ip
     bf4:	bc10      	pop	{r4}
     bf6:	46f4      	mov	ip, lr
     bf8:	4774      	bxns	lr
		if (addr >= start && addr + len <= start + size) {
     bfa:	4b07      	ldr	r3, [pc, #28]	; (c18 <__acle_se_spm_request_read+0xa8>)
     bfc:	4299      	cmp	r1, r3
     bfe:	d903      	bls.n	c08 <__acle_se_spm_request_read+0x98>
     c00:	4b06      	ldr	r3, [pc, #24]	; (c1c <__acle_se_spm_request_read+0xac>)
     c02:	1854      	adds	r4, r2, r1
     c04:	429c      	cmp	r4, r3
     c06:	d9c0      	bls.n	b8a <__acle_se_spm_request_read+0x1a>
	return -EPERM;
     c08:	f04f 30ff 	mov.w	r0, #4294967295
     c0c:	e7c0      	b.n	b90 <__acle_se_spm_request_read+0x20>
		return -EINVAL;
     c0e:	f06f 0015 	mvn.w	r0, #21
     c12:	e7bd      	b.n	b90 <__acle_se_spm_request_read+0x20>
     c14:	00ff0203 	.word	0x00ff0203
     c18:	00ff012f 	.word	0x00ff012f
     c1c:	00ff0138 	.word	0x00ff0138

00000c20 <__acle_se_spm_firmware_info>:


#ifdef CONFIG_SPM_SERVICE_FIND_FIRMWARE_INFO
__TZ_NONSECURE_ENTRY_FUNC
int spm_firmware_info(u32_t fw_address, struct fw_info *info)
{
     c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     c24:	4683      	mov	fp, r0
     c26:	b085      	sub	sp, #20
	const struct fw_info *tmp_info;

	if (info == NULL) {
     c28:	4689      	mov	r9, r1
     c2a:	2900      	cmp	r1, #0
     c2c:	d051      	beq.n	cd2 <__acle_se_spm_firmware_info+0xb2>
 */
static inline const struct fw_info *fw_info_find(u32_t firmware_address)
{
	const struct fw_info *finfo;

	for (u32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
     c2e:	2700      	movs	r7, #0
     c30:	f8df a0b0 	ldr.w	sl, [pc, #176]	; ce4 <__acle_se_spm_firmware_info+0xc4>
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
     c34:	f8df 80b0 	ldr.w	r8, [pc, #176]	; ce8 <__acle_se_spm_firmware_info+0xc8>
     c38:	ae01      	add	r6, sp, #4
		finfo = fw_info_check(firmware_address +
						fw_info_allowed_offsets[i]);
     c3a:	f85a 4b04 	ldr.w	r4, [sl], #4
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
     c3e:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
		finfo = fw_info_check(firmware_address +
     c42:	445c      	add	r4, fp
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
     c44:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
     c48:	220c      	movs	r2, #12
     c4a:	4631      	mov	r1, r6
     c4c:	4620      	mov	r0, r4
     c4e:	f002 ff64 	bl	3b1a <memcmp>
     c52:	4605      	mov	r5, r0
     c54:	b908      	cbnz	r0, c5a <__acle_se_spm_firmware_info+0x3a>
		if (finfo) {
     c56:	2c00      	cmp	r4, #0
     c58:	d13e      	bne.n	cd8 <__acle_se_spm_firmware_info+0xb8>
	for (u32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
     c5a:	3701      	adds	r7, #1
     c5c:	2f05      	cmp	r7, #5
     c5e:	d1ec      	bne.n	c3a <__acle_se_spm_firmware_info+0x1a>
	if (tmp_info != NULL) {
		memcpy(info, tmp_info, sizeof(*tmp_info));
		return 0;
	}

	return -EFAULT;
     c60:	f06f 050d 	mvn.w	r5, #13
}
     c64:	4628      	mov	r0, r5
     c66:	b005      	add	sp, #20
     c68:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
     c6c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
     c70:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
     c74:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
     c78:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
     c7c:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
     c80:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
     c84:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
     c88:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
     c8c:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
     c90:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
     c94:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
     c98:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
     c9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
     ca0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
     ca4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     ca8:	4671      	mov	r1, lr
     caa:	4672      	mov	r2, lr
     cac:	4673      	mov	r3, lr
     cae:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
     cb2:	f38e 8c00 	msr	CPSR_fs, lr
     cb6:	b410      	push	{r4}
     cb8:	eef1 ca10 	vmrs	ip, fpscr
     cbc:	f64f 7460 	movw	r4, #65376	; 0xff60
     cc0:	f6c0 74ff 	movt	r4, #4095	; 0xfff
     cc4:	ea0c 0c04 	and.w	ip, ip, r4
     cc8:	eee1 ca10 	vmsr	fpscr, ip
     ccc:	bc10      	pop	{r4}
     cce:	46f4      	mov	ip, lr
     cd0:	4774      	bxns	lr
		return -EINVAL;
     cd2:	f06f 0515 	mvn.w	r5, #21
     cd6:	e7c5      	b.n	c64 <__acle_se_spm_firmware_info+0x44>
		memcpy(info, tmp_info, sizeof(*tmp_info));
     cd8:	223c      	movs	r2, #60	; 0x3c
     cda:	4621      	mov	r1, r4
     cdc:	4648      	mov	r0, r9
     cde:	f002 ff43 	bl	3b68 <memcpy>
		return 0;
     ce2:	e7bf      	b.n	c64 <__acle_se_spm_firmware_info+0x44>
     ce4:	000041d4 	.word	0x000041d4
     ce8:	000040ac 	.word	0x000040ac

00000cec <nrf_cc310_platform_abort_init>:

/** @brief Function to initialize the nrf_cc310_platform abort APIs.
 */
void nrf_cc310_platform_abort_init(void)
{
	nrf_cc310_platform_set_abort(&apis);
     cec:	4801      	ldr	r0, [pc, #4]	; (cf4 <nrf_cc310_platform_abort_init+0x8>)
     cee:	f001 be8b 	b.w	2a08 <nrf_cc310_platform_set_abort>
     cf2:	bf00      	nop
     cf4:	000041e8 	.word	0x000041e8

00000cf8 <mutex_unlock>:
}


/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock(nrf_cc310_platform_mutex_t *mutex) {
     cf8:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
     cfa:	b130      	cbz	r0, d0a <mutex_unlock+0x12>
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    }

    /* Ensure that the mutex has been initialized */
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     cfc:	6843      	ldr	r3, [r0, #4]
     cfe:	b13b      	cbz	r3, d10 <mutex_unlock+0x18>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    }

    p_mutex = (struct k_mutex *)mutex->mutex;
     d00:	6800      	ldr	r0, [r0, #0]
     d02:	f001 f849 	bl	1d98 <z_impl_k_mutex_unlock>

    k_mutex_unlock(p_mutex);
    return NRF_CC310_PLATFORM_SUCCESS;
     d06:	2000      	movs	r0, #0
}
     d08:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
     d0a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     d0e:	e7fb      	b.n	d08 <mutex_unlock+0x10>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     d10:	4800      	ldr	r0, [pc, #0]	; (d14 <mutex_unlock+0x1c>)
     d12:	e7f9      	b.n	d08 <mutex_unlock+0x10>
     d14:	ffff8fea 	.word	0xffff8fea

00000d18 <mutex_free>:
static void mutex_free(nrf_cc310_platform_mutex_t *mutex) {
     d18:	b538      	push	{r3, r4, r5, lr}
    if (mutex == NULL) {
     d1a:	4604      	mov	r4, r0
     d1c:	b918      	cbnz	r0, d26 <mutex_free+0xe>
        platform_abort_apis.abort_fn(
     d1e:	4b0b      	ldr	r3, [pc, #44]	; (d4c <mutex_free+0x34>)
     d20:	480b      	ldr	r0, [pc, #44]	; (d50 <mutex_free+0x38>)
     d22:	685b      	ldr	r3, [r3, #4]
     d24:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     d26:	6865      	ldr	r5, [r4, #4]
     d28:	b155      	cbz	r5, d40 <mutex_free+0x28>
    if ((mutex->flags & NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED) == 0) {
     d2a:	f015 0502 	ands.w	r5, r5, #2
     d2e:	6820      	ldr	r0, [r4, #0]
     d30:	d107      	bne.n	d42 <mutex_free+0x2a>
        k_mem_slab_free(&mutex_slab, mutex->mutex);
     d32:	4601      	mov	r1, r0
     d34:	4807      	ldr	r0, [pc, #28]	; (d54 <mutex_free+0x3c>)
     d36:	f000 ff8f 	bl	1c58 <k_mem_slab_free>
        mutex->mutex = NULL;
     d3a:	6025      	str	r5, [r4, #0]
    mutex->flags = NRF_CC310_PLATFORM_MUTEX_MASK_INVALID;
     d3c:	2300      	movs	r3, #0
     d3e:	6063      	str	r3, [r4, #4]
}
     d40:	bd38      	pop	{r3, r4, r5, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
     d42:	2214      	movs	r2, #20
     d44:	2100      	movs	r1, #0
     d46:	f002 ff39 	bl	3bbc <memset>
     d4a:	e7f7      	b.n	d3c <mutex_free+0x24>
     d4c:	20001414 	.word	0x20001414
     d50:	000045fd 	.word	0x000045fd
     d54:	20000024 	.word	0x20000024

00000d58 <mutex_init>:
static void mutex_init(nrf_cc310_platform_mutex_t *mutex) {
     d58:	b510      	push	{r4, lr}
    if (mutex == NULL) {
     d5a:	4604      	mov	r4, r0
     d5c:	b918      	cbnz	r0, d66 <mutex_init+0xe>
        platform_abort_apis.abort_fn(
     d5e:	4b13      	ldr	r3, [pc, #76]	; (dac <mutex_init+0x54>)
     d60:	4813      	ldr	r0, [pc, #76]	; (db0 <mutex_init+0x58>)
     d62:	685b      	ldr	r3, [r3, #4]
     d64:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID &&
     d66:	6863      	ldr	r3, [r4, #4]
     d68:	b9bb      	cbnz	r3, d9a <mutex_init+0x42>
     d6a:	6823      	ldr	r3, [r4, #0]
     d6c:	b9ab      	cbnz	r3, d9a <mutex_init+0x42>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
     d6e:	f04f 32ff 	mov.w	r2, #4294967295
     d72:	4621      	mov	r1, r4
     d74:	480f      	ldr	r0, [pc, #60]	; (db4 <mutex_init+0x5c>)
     d76:	f000 ff43 	bl	1c00 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
     d7a:	b908      	cbnz	r0, d80 <mutex_init+0x28>
     d7c:	6823      	ldr	r3, [r4, #0]
     d7e:	b91b      	cbnz	r3, d88 <mutex_init+0x30>
            platform_abort_apis.abort_fn(
     d80:	4b0a      	ldr	r3, [pc, #40]	; (dac <mutex_init+0x54>)
     d82:	480d      	ldr	r0, [pc, #52]	; (db8 <mutex_init+0x60>)
     d84:	685b      	ldr	r3, [r3, #4]
     d86:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
     d88:	2214      	movs	r2, #20
     d8a:	2100      	movs	r1, #0
     d8c:	6820      	ldr	r0, [r4, #0]
     d8e:	f002 ff15 	bl	3bbc <memset>
        mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
     d92:	6863      	ldr	r3, [r4, #4]
     d94:	f043 0302 	orr.w	r3, r3, #2
     d98:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
     d9a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
     d9c:	f002 ff69 	bl	3c72 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_VALID;
     da0:	6863      	ldr	r3, [r4, #4]
     da2:	f043 0301 	orr.w	r3, r3, #1
     da6:	6063      	str	r3, [r4, #4]
}
     da8:	bd10      	pop	{r4, pc}
     daa:	bf00      	nop
     dac:	20001414 	.word	0x20001414
     db0:	000045fd 	.word	0x000045fd
     db4:	20000024 	.word	0x20000024
     db8:	00004623 	.word	0x00004623

00000dbc <mutex_lock>:
static int32_t mutex_lock(nrf_cc310_platform_mutex_t *mutex) {
     dbc:	b508      	push	{r3, lr}
    if(mutex == NULL) {
     dbe:	b158      	cbz	r0, dd8 <mutex_lock+0x1c>
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     dc0:	6843      	ldr	r3, [r0, #4]
     dc2:	b163      	cbz	r3, dde <mutex_lock+0x22>
    p_mutex = (struct k_mutex *)mutex->mutex;
     dc4:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
     dc6:	f04f 31ff 	mov.w	r1, #4294967295
     dca:	f000 ff73 	bl	1cb4 <z_impl_k_mutex_lock>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
     dce:	4b05      	ldr	r3, [pc, #20]	; (de4 <mutex_lock+0x28>)
    if (ret == 0) {
     dd0:	2800      	cmp	r0, #0
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
     dd2:	bf18      	it	ne
     dd4:	4618      	movne	r0, r3
}
     dd6:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
     dd8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     ddc:	e7fb      	b.n	dd6 <mutex_lock+0x1a>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     dde:	4802      	ldr	r0, [pc, #8]	; (de8 <mutex_lock+0x2c>)
     de0:	e7f9      	b.n	dd6 <mutex_lock+0x1a>
     de2:	bf00      	nop
     de4:	ffff8fe9 	.word	0xffff8fe9
     de8:	ffff8fea 	.word	0xffff8fea

00000dec <nrf_cc310_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc310_platform mutex APIs
 */
void nrf_cc310_platform_mutex_init(void)
{
     dec:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
     dee:	4906      	ldr	r1, [pc, #24]	; (e08 <nrf_cc310_platform_mutex_init+0x1c>)
     df0:	2340      	movs	r3, #64	; 0x40
     df2:	2214      	movs	r2, #20
     df4:	4805      	ldr	r0, [pc, #20]	; (e0c <nrf_cc310_platform_mutex_init+0x20>)
     df6:	f002 ff21 	bl	3c3c <k_mem_slab_init>
            mutex_slab_buffer,
            sizeof(struct k_mutex),
            NUM_MUTEXES);

    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
}
     dfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
     dfe:	4904      	ldr	r1, [pc, #16]	; (e10 <nrf_cc310_platform_mutex_init+0x24>)
     e00:	4804      	ldr	r0, [pc, #16]	; (e14 <nrf_cc310_platform_mutex_init+0x28>)
     e02:	f001 be39 	b.w	2a78 <nrf_cc310_platform_set_mutexes>
     e06:	bf00      	nop
     e08:	20000040 	.word	0x20000040
     e0c:	20000024 	.word	0x20000024
     e10:	00004200 	.word	0x00004200
     e14:	000041f0 	.word	0x000041f0

00000e18 <z_arm_exc_exit>:
    /* r0 contains the caller mode */
    push {r0, lr}
#endif

#ifdef CONFIG_PREEMPT_ENABLED
    ldr r0, =_kernel
     e18:	4804      	ldr	r0, [pc, #16]	; (e2c <_EXIT_EXC+0x2>)

    ldr r1, [r0, #_kernel_offset_to_current]
     e1a:	6881      	ldr	r1, [r0, #8]

    ldr r0, [r0, #_kernel_offset_to_ready_q_cache]
     e1c:	6a40      	ldr	r0, [r0, #36]	; 0x24
    cmp r0, r1
     e1e:	4288      	cmp	r0, r1
    beq _EXIT_EXC
     e20:	d003      	beq.n	e2a <_EXIT_EXC>

#if defined(CONFIG_CPU_CORTEX_M)
    /* context switch required, pend the PendSV exception */
    ldr r1, =_SCS_ICSR
     e22:	4903      	ldr	r1, [pc, #12]	; (e30 <_EXIT_EXC+0x6>)
    ldr r2, =_SCS_ICSR_PENDSV
     e24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    str r2, [r1]
     e28:	600a      	str	r2, [r1, #0]

00000e2a <_EXIT_EXC>:
    bl z_check_stack_sentinel
#endif /* CONFIG_CPU_CORTEX_M */
#endif /* CONFIG_STACK_SENTINEL */

#if defined(CONFIG_CPU_CORTEX_M)
    bx lr
     e2a:	4770      	bx	lr
    ldr r0, =_kernel
     e2c:	2000062c 	.word	0x2000062c
    ldr r1, =_SCS_ICSR
     e30:	e000ed04 	.word	0xe000ed04

00000e34 <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
     e34:	4a09      	ldr	r2, [pc, #36]	; (e5c <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
     e36:	490a      	ldr	r1, [pc, #40]	; (e60 <arch_swap+0x2c>)
	_current->arch.basepri = key;
     e38:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
     e3a:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
     e3c:	6658      	str	r0, [r3, #100]	; 0x64
	_current->arch.swap_return_value = _k_neg_eagain;
     e3e:	6699      	str	r1, [r3, #104]	; 0x68

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
     e40:	4908      	ldr	r1, [pc, #32]	; (e64 <arch_swap+0x30>)
     e42:	684b      	ldr	r3, [r1, #4]
     e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
     e48:	604b      	str	r3, [r1, #4]
     e4a:	2300      	movs	r3, #0
     e4c:	f383 8811 	msr	BASEPRI, r3
     e50:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
     e54:	6893      	ldr	r3, [r2, #8]
}
     e56:	6e98      	ldr	r0, [r3, #104]	; 0x68
     e58:	4770      	bx	lr
     e5a:	bf00      	nop
     e5c:	2000062c 	.word	0x2000062c
     e60:	00004250 	.word	0x00004250
     e64:	e000ed00 	.word	0xe000ed00

00000e68 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
     e68:	4912      	ldr	r1, [pc, #72]	; (eb4 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
     e6a:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
     e6c:	f04f 0028 	mov.w	r0, #40	; 0x28
    add r0, r2
     e70:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
     e72:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
     e76:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
     e7a:	2020      	movs	r0, #32
    msr BASEPRI, r0
     e7c:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
     e80:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
     e84:	4f0c      	ldr	r7, [pc, #48]	; (eb8 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
     e86:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
     e8a:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
     e8c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
     e8e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
     e90:	6e50      	ldr	r0, [r2, #100]	; 0x64
    movs r3, #0
     e92:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
     e94:	6653      	str	r3, [r2, #100]	; 0x64
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
     e96:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined (CONFIG_ARM_MPU)
    /* Re-program dynamic memory map */
    push {r2,lr}
     e9a:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
     e9c:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
     e9e:	f002 fdfd 	bl	3a9c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
     ea2:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
     ea6:	f102 0028 	add.w	r0, r2, #40	; 0x28
    ldmia r0, {v1-v8, ip}
     eaa:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
    mov r0, #0
    msr PSPLIM, r0
#endif /* CONFIG_BUILTIN_STACK_GUARD */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
     eae:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
     eb2:	4770      	bx	lr
    ldr r1, =_kernel
     eb4:	2000062c 	.word	0x2000062c
    ldr v4, =_SCS_ICSR
     eb8:	e000ed04 	.word	0xe000ed04

00000ebc <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
     ebc:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
     ec0:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
     ec2:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
     ec6:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
     eca:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
     ecc:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
     ed0:	2902      	cmp	r1, #2
    beq _oops
     ed2:	d0ff      	beq.n	ed4 <_oops>

00000ed4 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
     ed4:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
     ed6:	f002 fdd6 	bl	3a86 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
     eda:	bd01      	pop	{r0, pc}

00000edc <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
     edc:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
     ede:	2b00      	cmp	r3, #0
     ee0:	db08      	blt.n	ef4 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     ee2:	2201      	movs	r2, #1
     ee4:	f000 001f 	and.w	r0, r0, #31
     ee8:	fa02 f000 	lsl.w	r0, r2, r0
     eec:	4a02      	ldr	r2, [pc, #8]	; (ef8 <arch_irq_enable+0x1c>)
     eee:	095b      	lsrs	r3, r3, #5
     ef0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
     ef4:	4770      	bx	lr
     ef6:	bf00      	nop
     ef8:	e000e100 	.word	0xe000e100

00000efc <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(DT_NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(DT_NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
     efc:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
     efe:	2b00      	cmp	r3, #0
	prio += _IRQ_PRIO_OFFSET;
     f00:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     f04:	bfa8      	it	ge
     f06:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
     f0a:	ea4f 1141 	mov.w	r1, r1, lsl #5
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     f0e:	bfb8      	it	lt
     f10:	4b05      	ldrlt	r3, [pc, #20]	; (f28 <z_arm_irq_priority_set+0x2c>)
     f12:	b2c9      	uxtb	r1, r1
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     f14:	bfab      	itete	ge
     f16:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     f1a:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     f1e:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     f22:	5419      	strblt	r1, [r3, r0]
}
     f24:	4770      	bx	lr
     f26:	bf00      	nop
     f28:	e000ed14 	.word	0xe000ed14

00000f2c <arch_new_thread>:
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     size_t stackSize, k_thread_entry_t pEntry,
		     void *parameter1, void *parameter2, void *parameter3,
		     int priority, unsigned int options)
{
     f2c:	b573      	push	{r0, r1, r4, r5, r6, lr}
     f2e:	461e      	mov	r6, r3
#endif
	stackEnd = pStackMem + stackSize;

	struct __esf *pInitCtx;

	z_new_thread_init(thread, pStackMem, stackSize, priority,
     f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
{
     f32:	4605      	mov	r5, r0
	z_new_thread_init(thread, pStackMem, stackSize, priority,
     f34:	9300      	str	r3, [sp, #0]
     f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
	stackEnd = pStackMem + stackSize;
     f38:	188c      	adds	r4, r1, r2
	z_new_thread_init(thread, pStackMem, stackSize, priority,
     f3a:	f002 ff2f 	bl	3d9c <z_new_thread_init>
	pInitCtx->basic.pc = (u32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	pInitCtx->basic.pc &= 0xfffffffe;
     f3e:	4a0b      	ldr	r2, [pc, #44]	; (f6c <arch_new_thread+0x40>)
	pInitCtx = (struct __esf *)(STACK_ROUND_DOWN(stackEnd -
     f40:	f1a4 0320 	sub.w	r3, r4, #32
     f44:	f023 0307 	bic.w	r3, r3, #7
	pInitCtx->basic.pc &= 0xfffffffe;
     f48:	f022 0201 	bic.w	r2, r2, #1
     f4c:	619a      	str	r2, [r3, #24]
#endif

	pInitCtx->basic.a1 = (u32_t)pEntry;
	pInitCtx->basic.a2 = (u32_t)parameter1;
     f4e:	9a06      	ldr	r2, [sp, #24]
	pInitCtx->basic.a1 = (u32_t)pEntry;
     f50:	601e      	str	r6, [r3, #0]
	pInitCtx->basic.a2 = (u32_t)parameter1;
     f52:	605a      	str	r2, [r3, #4]
	pInitCtx->basic.a3 = (u32_t)parameter2;
     f54:	9a07      	ldr	r2, [sp, #28]
     f56:	609a      	str	r2, [r3, #8]
	pInitCtx->basic.a4 = (u32_t)parameter3;
     f58:	9a08      	ldr	r2, [sp, #32]
     f5a:	60da      	str	r2, [r3, #12]
	pInitCtx->basic.xpsr =
     f5c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     f60:	61da      	str	r2, [r3, #28]
		0x01000000UL; /* clear all, thumb bit is 1, even if RO */

	thread->callee_saved.psp = (u32_t)pInitCtx;
     f62:	64ab      	str	r3, [r5, #72]	; 0x48
#if defined(CONFIG_CPU_CORTEX_R)
	pInitCtx->basic.lr = (u32_t)pInitCtx->basic.pc;
	thread->callee_saved.spsr = A_BIT | T_BIT | MODE_SYS;
	thread->callee_saved.lr = (u32_t)pInitCtx->basic.pc;
#endif
	thread->arch.basepri = 0;
     f64:	2300      	movs	r3, #0
     f66:	666b      	str	r3, [r5, #100]	; 0x64

	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
     f68:	b002      	add	sp, #8
     f6a:	bd70      	pop	{r4, r5, r6, pc}
     f6c:	00003781 	.word	0x00003781

00000f70 <arch_switch_to_main_thread>:

void arch_switch_to_main_thread(struct k_thread *main_thread,
				k_thread_stack_t *main_stack,
				size_t main_stack_size,
				k_thread_entry_t _main)
{
     f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     f72:	461e      	mov	r6, r3
     f74:	4605      	mov	r5, r0
     f76:	460c      	mov	r4, r1
     f78:	4617      	mov	r7, r2
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
     f7a:	2300      	movs	r3, #0
     f7c:	eee1 3a10 	vmsr	fpscr, r3
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
     f80:	f000 f9d6 	bl	1330 <z_arm_configure_static_mpu_regions>
	start_of_main_stack =
		Z_THREAD_STACK_BUFFER(main_stack) + main_stack_size;

	start_of_main_stack = (char *)STACK_ROUND_DOWN(start_of_main_stack);

	_current = main_thread;
     f84:	4b0a      	ldr	r3, [pc, #40]	; (fb0 <arch_switch_to_main_thread+0x40>)
	start_of_main_stack =
     f86:	443c      	add	r4, r7
#ifdef CONFIG_ARM_MPU
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
     f88:	4628      	mov	r0, r5
	_current = main_thread;
     f8a:	609d      	str	r5, [r3, #8]
	start_of_main_stack = (char *)STACK_ROUND_DOWN(start_of_main_stack);
     f8c:	f024 0407 	bic.w	r4, r4, #7
	z_arm_configure_dynamic_mpu_regions(main_thread);
     f90:	f002 fd84 	bl	3a9c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
     f94:	4630      	mov	r0, r6
     f96:	f384 8809 	msr	PSP, r4
     f9a:	2100      	movs	r1, #0
     f9c:	b663      	cpsie	if
     f9e:	f381 8811 	msr	BASEPRI, r1
     fa2:	f3bf 8f6f 	isb	sy
     fa6:	2200      	movs	r2, #0
     fa8:	2300      	movs	r3, #0
     faa:	f002 fbe9 	bl	3780 <z_thread_entry>
	:
	: "r" (_main), "r" (start_of_main_stack)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
     fae:	bf00      	nop
     fb0:	2000062c 	.word	0x2000062c

00000fb4 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr r1, =_SCB_SCR
     fb4:	4901      	ldr	r1, [pc, #4]	; (fbc <z_arm_cpu_idle_init+0x8>)
	movs.n r2, #_SCR_INIT_BITS
     fb6:	2210      	movs	r2, #16
	str r2, [r1]
     fb8:	600a      	str	r2, [r1, #0]
#endif
	bx lr
     fba:	4770      	bx	lr
	ldr r1, =_SCB_SCR
     fbc:	e000ed10 	.word	0xe000ed10

00000fc0 <arch_cpu_idle>:
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) \
	|| defined(CONFIG_ARMV7_R)
	cpsie i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* clear BASEPRI so wfi is awakened by incoming interrupts */
	eors.n r0, r0
     fc0:	4040      	eors	r0, r0
	msr BASEPRI, r0
     fc2:	f380 8811 	msr	BASEPRI, r0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	wfi
     fc6:	bf30      	wfi

	bx lr
     fc8:	4770      	bx	lr
     fca:	bf00      	nop

00000fcc <z_arm_bus_fault>:
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_reserved)

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) || \
	defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	mrs r0, MSP
     fcc:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
     fd0:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
     fd4:	4672      	mov	r2, lr

	push {r0, lr}
     fd6:	b501      	push	{r0, lr}
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE || CONFIG_ARMv7_M_ARMV8_M_MAINLINE */

	bl z_arm_fault
     fd8:	f000 f8d2 	bl	1180 <z_arm_fault>

#if defined(CONFIG_CPU_CORTEX_M)
	pop {r0, pc}
     fdc:	bd01      	pop	{r0, pc}
     fde:	bf00      	nop

00000fe0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
     fe0:	bf30      	wfi
    b z_SysNmiOnReset
     fe2:	f7ff bffd 	b.w	fe0 <z_SysNmiOnReset>
     fe6:	bf00      	nop

00000fe8 <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
     fe8:	4a11      	ldr	r2, [pc, #68]	; (1030 <z_arm_prep_c+0x48>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
     fea:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
     fec:	4b11      	ldr	r3, [pc, #68]	; (1034 <z_arm_prep_c+0x4c>)
     fee:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     ff2:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
     ff4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     ff8:	f3bf 8f6f 	isb	sy
	SCB->CPACR |= CPACR_CP10_PRIV_ACCESS | CPACR_CP11_PRIV_ACCESS;
     ffc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1000:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
    1004:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	FPU->FPCCR &= (~(FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk));
    1008:	4a0b      	ldr	r2, [pc, #44]	; (1038 <z_arm_prep_c+0x50>)
    100a:	6853      	ldr	r3, [r2, #4]
    100c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
    1010:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    1012:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1016:	f3bf 8f6f 	isb	sy
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    101a:	2300      	movs	r3, #0
    101c:	eee1 3a10 	vmsr	fpscr, r3
	relocate_vector_table();
	enable_floating_point();
	z_bss_zero();
    1020:	f000 fd08 	bl	1a34 <z_bss_zero>
	z_data_copy();
    1024:	f000 fd10 	bl	1a48 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_int_lib_init();
    1028:	f000 f950 	bl	12cc <z_arm_int_lib_init>
	z_cstart();
    102c:	f000 fd3e 	bl	1aac <z_cstart>
    1030:	00000000 	.word	0x00000000
    1034:	e000ed00 	.word	0xe000ed00
    1038:	e000ef30 	.word	0xe000ef30

0000103c <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    103c:	b501      	push	{r0, lr}
      * FIXME: Remove the Cortex-M conditional compilation checks for `cpsid i`
      *        and `cpsie i` after the Cortex-R port is updated to support
      *        interrupt nesting.  For more details, refer to the issue #21758.
      */
#if defined(CONFIG_CPU_CORTEX_M)
	cpsid i  /* PRIMASK = 1 */
    103e:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1040:	4a0b      	ldr	r2, [pc, #44]	; (1070 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    1042:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
    1044:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1046:	bf1e      	ittt	ne
	movne	r1, #0
    1048:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    104a:	6211      	strne	r1, [r2, #32]
		blne	z_sys_power_save_idle_exit
    104c:	f002 fdf4 	blne	3c38 <z_sys_power_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1050:	b662      	cpsie	i
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    1052:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1056:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    105a:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 */
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldr r1, =_sw_isr_table
    105e:	4905      	ldr	r1, [pc, #20]	; (1074 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1060:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1062:	c909      	ldmia	r1!, {r0, r3}
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldm sp!,{r0-r3} /* Restore r0 to r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
    1064:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1066:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    106a:	4903      	ldr	r1, [pc, #12]	; (1078 <_isr_wrapper+0x3c>)
	bx r1
    106c:	4708      	bx	r1
    106e:	0000      	.short	0x0000
	ldr r2, =_kernel
    1070:	2000062c 	.word	0x2000062c
	ldr r1, =_sw_isr_table
    1074:	00003e44 	.word	0x00003e44
	ldr r1, =z_arm_int_exit
    1078:	00000e19 	.word	0x00000e19

0000107c <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    107c:	f002 fb8b 	bl	3796 <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1080:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1082:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to _interrupt_stack during initialization.
     */
    ldr r0, =_interrupt_stack
    1086:	4808      	ldr	r0, [pc, #32]	; (10a8 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
    1088:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    108c:	1840      	adds	r0, r0, r1
    msr PSP, r0
    108e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1092:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1096:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1098:	4308      	orrs	r0, r1
    msr CONTROL, r0
    109a:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    109e:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    10a2:	f7ff ffa1 	bl	fe8 <z_arm_prep_c>
    10a6:	0000      	.short	0x0000
    ldr r0, =_interrupt_stack
    10a8:	20000bd0 	.word	0x20000bd0

000010ac <mem_manage_fault.isra.2>:
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    10ac:	4b0c      	ldr	r3, [pc, #48]	; (10e0 <mem_manage_fault.isra.2+0x34>)
    10ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    10b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    10b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10b4:	0792      	lsls	r2, r2, #30
    10b6:	d508      	bpl.n	10ca <mem_manage_fault.isra.2+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    10b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    10ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10bc:	0612      	lsls	r2, r2, #24
    10be:	d504      	bpl.n	10ca <mem_manage_fault.isra.2+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    10c0:	b118      	cbz	r0, 10ca <mem_manage_fault.isra.2+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    10c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    10c8:	629a      	str	r2, [r3, #40]	; 0x28

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    10ca:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    10cc:	4b04      	ldr	r3, [pc, #16]	; (10e0 <mem_manage_fault.isra.2+0x34>)
    10ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    10d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    10d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    10d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10d6:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    10da:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    10dc:	7008      	strb	r0, [r1, #0]

	return reason;
}
    10de:	4770      	bx	lr
    10e0:	e000ed00 	.word	0xe000ed00

000010e4 <bus_fault.isra.3>:
{
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    10e4:	4b0d      	ldr	r3, [pc, #52]	; (111c <bus_fault.isra.3+0x38>)
    10e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    10e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    10ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10ec:	0592      	lsls	r2, r2, #22
    10ee:	d508      	bpl.n	1102 <bus_fault.isra.3+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    10f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    10f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10f4:	0412      	lsls	r2, r2, #16
    10f6:	d504      	bpl.n	1102 <bus_fault.isra.3+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    10f8:	b118      	cbz	r0, 1102 <bus_fault.isra.3+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    10fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1100:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf);
    1102:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1104:	4b05      	ldr	r3, [pc, #20]	; (111c <bus_fault.isra.3+0x38>)
    1106:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1108:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    110a:	05d2      	lsls	r2, r2, #23
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    110c:	bf58      	it	pl
    110e:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1110:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1112:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    1116:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    1118:	7008      	strb	r0, [r1, #0]

	return reason;
}
    111a:	4770      	bx	lr
    111c:	e000ed00 	.word	0xe000ed00

00001120 <usage_fault.isra.4>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1120:	4b07      	ldr	r3, [pc, #28]	; (1140 <usage_fault.isra.4+0x20>)

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;

	return reason;
}
    1122:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1124:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1126:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    1128:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    112a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    112c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    112e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1130:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1132:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1134:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1138:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    113c:	629a      	str	r2, [r3, #40]	; 0x28
}
    113e:	4770      	bx	lr
    1140:	e000ed00 	.word	0xe000ed00

00001144 <secure_fault.isra.5>:
 */
static void secure_fault(const z_arch_esf_t *esf)
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    1144:	4b0d      	ldr	r3, [pc, #52]	; (117c <secure_fault.isra.5+0x38>)
    1146:	699a      	ldr	r2, [r3, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    1148:	695a      	ldr	r2, [r3, #20]
		PR_EXC("  Address: 0x%x", sfar);
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    114a:	695a      	ldr	r2, [r3, #20]
    114c:	07d0      	lsls	r0, r2, #31
    114e:	d40f      	bmi.n	1170 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid entry point");
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    1150:	695a      	ldr	r2, [r3, #20]
    1152:	0791      	lsls	r1, r2, #30
    1154:	d40c      	bmi.n	1170 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid integrity signature");
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    1156:	695a      	ldr	r2, [r3, #20]
    1158:	0752      	lsls	r2, r2, #29
    115a:	d409      	bmi.n	1170 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid exception return");
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    115c:	695a      	ldr	r2, [r3, #20]
    115e:	0710      	lsls	r0, r2, #28
    1160:	d406      	bmi.n	1170 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Attribution unit violation");
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    1162:	695a      	ldr	r2, [r3, #20]
    1164:	06d1      	lsls	r1, r2, #27
    1166:	d403      	bmi.n	1170 <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    1168:	695a      	ldr	r2, [r3, #20]
    116a:	0692      	lsls	r2, r2, #26
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    116c:	bf58      	it	pl
    116e:	695a      	ldrpl	r2, [r3, #20]
		PR_FAULT_INFO("  Lazy state error");
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    1170:	695a      	ldr	r2, [r3, #20]
    1172:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    1176:	615a      	str	r2, [r3, #20]
}
    1178:	4770      	bx	lr
    117a:	bf00      	nop
    117c:	e000edd0 	.word	0xe000edd0

00001180 <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
    1180:	b5f0      	push	{r4, r5, r6, r7, lr}
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1182:	4b41      	ldr	r3, [pc, #260]	; (1288 <z_arm_fault+0x108>)
{
    1184:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1186:	685b      	ldr	r3, [r3, #4]
    1188:	2500      	movs	r5, #0
    118a:	f3c3 0308 	ubfx	r3, r3, #0, #9
    118e:	f385 8811 	msr	BASEPRI, r5
    1192:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1196:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
    119a:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
    119e:	d11e      	bne.n	11de <z_arm_fault+0x5e>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    11a0:	f012 0401 	ands.w	r4, r2, #1
    11a4:	d01a      	beq.n	11dc <z_arm_fault+0x5c>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    11a6:	0656      	lsls	r6, r2, #25
    11a8:	f002 0408 	and.w	r4, r2, #8
    11ac:	d467      	bmi.n	127e <z_arm_fault+0xfe>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    11ae:	f082 0204 	eor.w	r2, r2, #4
    11b2:	f3c2 0580 	ubfx	r5, r2, #2, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    11b6:	b164      	cbz	r4, 11d2 <z_arm_fault+0x52>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    11b8:	f3ef 8689 	mrs	r6, PSP_NS
	*recoverable = false;
    11bc:	2200      	movs	r2, #0
	switch (fault) {
    11be:	3b03      	subs	r3, #3
	*recoverable = false;
    11c0:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    11c4:	2b04      	cmp	r3, #4
    11c6:	d84b      	bhi.n	1260 <z_arm_fault+0xe0>
    11c8:	e8df f003 	tbb	[pc, r3]
    11cc:	41504c0b 	.word	0x41504c0b
    11d0:	48          	.byte	0x48
    11d1:	00          	.byte	0x00
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    11d2:	f3ef 8688 	mrs	r6, MSP_NS
  return(result);
    11d6:	e7f1      	b.n	11bc <z_arm_fault+0x3c>
			ptr_esf =  (z_arch_esf_t *)psp;
    11d8:	460e      	mov	r6, r1
    11da:	e7ef      	b.n	11bc <z_arm_fault+0x3c>
	*nested_exc = false;
    11dc:	4625      	mov	r5, r4
		return NULL;
    11de:	462e      	mov	r6, r5
    11e0:	e7ec      	b.n	11bc <z_arm_fault+0x3c>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    11e2:	4b29      	ldr	r3, [pc, #164]	; (1288 <z_arm_fault+0x108>)
    11e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    11e6:	0792      	lsls	r2, r2, #30
    11e8:	d43a      	bmi.n	1260 <z_arm_fault+0xe0>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    11ea:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    11ec:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    11f0:	d008      	beq.n	1204 <z_arm_fault+0x84>
		if (SCB_MMFSR != 0) {
    11f2:	3328      	adds	r3, #40	; 0x28
    11f4:	781b      	ldrb	r3, [r3, #0]
    11f6:	b1eb      	cbz	r3, 1234 <z_arm_fault+0xb4>
			reason = mem_manage_fault(esf, 1, recoverable);
    11f8:	2001      	movs	r0, #1
    11fa:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    11fe:	f7ff ff55 	bl	10ac <mem_manage_fault.isra.2>
    1202:	4604      	mov	r4, r0
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1204:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1208:	b993      	cbnz	r3, 1230 <z_arm_fault+0xb0>
		return;
	}

	/* Copy ESF */
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    120a:	2220      	movs	r2, #32
    120c:	4631      	mov	r1, r6
    120e:	a802      	add	r0, sp, #8
    1210:	f002 fcaa 	bl	3b68 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1214:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1216:	b36d      	cbz	r5, 1274 <z_arm_fault+0xf4>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1218:	f3c3 0208 	ubfx	r2, r3, #0, #9
    121c:	b922      	cbnz	r2, 1228 <z_arm_fault+0xa8>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    121e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1222:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1226:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1228:	a902      	add	r1, sp, #8
    122a:	4620      	mov	r0, r4
    122c:	f002 fc29 	bl	3a82 <z_arm_fatal_error>
}
    1230:	b00b      	add	sp, #44	; 0x2c
    1232:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (SCB_BFSR != 0) {
    1234:	4b15      	ldr	r3, [pc, #84]	; (128c <z_arm_fault+0x10c>)
    1236:	781b      	ldrb	r3, [r3, #0]
    1238:	b12b      	cbz	r3, 1246 <z_arm_fault+0xc6>
			reason = bus_fault(esf, 1, recoverable);
    123a:	2001      	movs	r0, #1
    123c:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    1240:	f7ff ff50 	bl	10e4 <bus_fault.isra.3>
    1244:	e7dd      	b.n	1202 <z_arm_fault+0x82>
		} else if (SCB_UFSR != 0) {
    1246:	4b12      	ldr	r3, [pc, #72]	; (1290 <z_arm_fault+0x110>)
    1248:	881f      	ldrh	r7, [r3, #0]
    124a:	b2bf      	uxth	r7, r7
    124c:	b117      	cbz	r7, 1254 <z_arm_fault+0xd4>
		reason = usage_fault(esf);
    124e:	f7ff ff67 	bl	1120 <usage_fault.isra.4>
    1252:	e7d6      	b.n	1202 <z_arm_fault+0x82>
		} else if (SAU->SFSR != 0) {
    1254:	4b0f      	ldr	r3, [pc, #60]	; (1294 <z_arm_fault+0x114>)
    1256:	695c      	ldr	r4, [r3, #20]
    1258:	2c00      	cmp	r4, #0
    125a:	d0d3      	beq.n	1204 <z_arm_fault+0x84>
		secure_fault(esf);
    125c:	f7ff ff72 	bl	1144 <secure_fault.isra.5>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    1260:	2400      	movs	r4, #0
    1262:	e7cf      	b.n	1204 <z_arm_fault+0x84>
		reason = mem_manage_fault(esf, 0, recoverable);
    1264:	f10d 0107 	add.w	r1, sp, #7
    1268:	2000      	movs	r0, #0
    126a:	e7c8      	b.n	11fe <z_arm_fault+0x7e>
		reason = bus_fault(esf, 0, recoverable);
    126c:	f10d 0107 	add.w	r1, sp, #7
    1270:	2000      	movs	r0, #0
    1272:	e7e5      	b.n	1240 <z_arm_fault+0xc0>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1274:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1278:	f023 0301 	bic.w	r3, r3, #1
    127c:	e7d3      	b.n	1226 <z_arm_fault+0xa6>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    127e:	2c00      	cmp	r4, #0
    1280:	d1aa      	bne.n	11d8 <z_arm_fault+0x58>
			ptr_esf = (z_arch_esf_t *)msp;
    1282:	4606      	mov	r6, r0
			*nested_exc = true;
    1284:	2501      	movs	r5, #1
    1286:	e799      	b.n	11bc <z_arm_fault+0x3c>
    1288:	e000ed00 	.word	0xe000ed00
    128c:	e000ed29 	.word	0xe000ed29
    1290:	e000ed2a 	.word	0xe000ed2a
    1294:	e000edd0 	.word	0xe000edd0

00001298 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1298:	4a02      	ldr	r2, [pc, #8]	; (12a4 <z_arm_fault_init+0xc>)
    129a:	6953      	ldr	r3, [r2, #20]
    129c:	f043 0310 	orr.w	r3, r3, #16
    12a0:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    12a2:	4770      	bx	lr
    12a4:	e000ed00 	.word	0xe000ed00

000012a8 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    12a8:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    12ac:	4905      	ldr	r1, [pc, #20]	; (12c4 <sys_arch_reboot+0x1c>)
    12ae:	4b06      	ldr	r3, [pc, #24]	; (12c8 <sys_arch_reboot+0x20>)
    12b0:	68ca      	ldr	r2, [r1, #12]
    12b2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    12b6:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    12b8:	60cb      	str	r3, [r1, #12]
    12ba:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    12be:	bf00      	nop
    12c0:	e7fd      	b.n	12be <sys_arch_reboot+0x16>
    12c2:	bf00      	nop
    12c4:	e000ed00 	.word	0xe000ed00
    12c8:	05fa0004 	.word	0x05fa0004

000012cc <z_arm_int_lib_init>:
 * @return N/A
 */

void z_arm_int_lib_init(void)
{
	int irq = 0;
    12cc:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    12ce:	2120      	movs	r1, #32
    12d0:	4803      	ldr	r0, [pc, #12]	; (12e0 <z_arm_int_lib_init+0x14>)
    12d2:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    12d4:	3301      	adds	r3, #1
    12d6:	2b41      	cmp	r3, #65	; 0x41
    12d8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    12dc:	d1f9      	bne.n	12d2 <z_arm_int_lib_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    12de:	4770      	bx	lr
    12e0:	e000e100 	.word	0xe000e100

000012e4 <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
    12e4:	b538      	push	{r3, r4, r5, lr}
    12e6:	4605      	mov	r5, r0
	__asm__ volatile(
    12e8:	f04f 0320 	mov.w	r3, #32
    12ec:	f3ef 8411 	mrs	r4, BASEPRI
    12f0:	f383 8811 	msr	BASEPRI, r3
    12f4:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
    12f8:	f000 fef0 	bl	20dc <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
    12fc:	4b0a      	ldr	r3, [pc, #40]	; (1328 <z_impl_k_thread_abort+0x44>)
    12fe:	689b      	ldr	r3, [r3, #8]
    1300:	42ab      	cmp	r3, r5
    1302:	d10b      	bne.n	131c <z_impl_k_thread_abort+0x38>
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
    1304:	4b09      	ldr	r3, [pc, #36]	; (132c <z_impl_k_thread_abort+0x48>)
    1306:	685a      	ldr	r2, [r3, #4]
    1308:	f3c2 0208 	ubfx	r2, r2, #0, #9
    130c:	b912      	cbnz	r2, 1314 <z_impl_k_thread_abort+0x30>
	int ret;
	z_check_stack_sentinel();
#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
    130e:	4620      	mov	r0, r4
    1310:	f7ff fd90 	bl	e34 <arch_swap>
			(void)z_swap_irqlock(key);
			CODE_UNREACHABLE;
		} else {
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1314:	685a      	ldr	r2, [r3, #4]
    1316:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    131a:	605a      	str	r2, [r3, #4]
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
    131c:	4620      	mov	r0, r4
}
    131e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_irqlock(key);
    1322:	f002 bcc1 	b.w	3ca8 <z_reschedule_irqlock>
    1326:	bf00      	nop
    1328:	2000062c 	.word	0x2000062c
    132c:	e000ed00 	.word	0xe000ed00

00001330 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1330:	b510      	push	{r4, lr}
		.size = (u32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
    1332:	4b0e      	ldr	r3, [pc, #56]	; (136c <z_arm_configure_static_mpu_regions+0x3c>)
{
    1334:	b088      	sub	sp, #32
		const struct k_mem_partition ramfunc_region =
    1336:	9302      	str	r3, [sp, #8]
    1338:	4b0d      	ldr	r3, [pc, #52]	; (1370 <z_arm_configure_static_mpu_regions+0x40>)
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    133a:	4c0e      	ldr	r4, [pc, #56]	; (1374 <z_arm_configure_static_mpu_regions+0x44>)
		const struct k_mem_partition ramfunc_region =
    133c:	9303      	str	r3, [sp, #12]
    133e:	4b0e      	ldr	r3, [pc, #56]	; (1378 <z_arm_configure_static_mpu_regions+0x48>)
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1340:	4a0e      	ldr	r2, [pc, #56]	; (137c <z_arm_configure_static_mpu_regions+0x4c>)
		const struct k_mem_partition ramfunc_region =
    1342:	9304      	str	r3, [sp, #16]
	const struct k_mem_partition *static_regions[] = {
    1344:	ab02      	add	r3, sp, #8
    1346:	9301      	str	r3, [sp, #4]
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1348:	a801      	add	r0, sp, #4
    134a:	4623      	mov	r3, r4
    134c:	2101      	movs	r1, #1
    134e:	f000 f903 	bl	1558 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of k_mem_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct k_mem_partition dyn_region_areas[] = {
    1352:	2300      	movs	r3, #0
    1354:	9307      	str	r3, [sp, #28]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    1356:	4b0a      	ldr	r3, [pc, #40]	; (1380 <z_arm_configure_static_mpu_regions+0x50>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1358:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    135a:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    135c:	a805      	add	r0, sp, #20
	const struct k_mem_partition dyn_region_areas[] = {
    135e:	9305      	str	r3, [sp, #20]
    1360:	9406      	str	r4, [sp, #24]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1362:	f000 f903 	bl	156c <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1366:	b008      	add	sp, #32
    1368:	bd10      	pop	{r4, pc}
    136a:	bf00      	nop
    136c:	20000000 	.word	0x20000000
    1370:	00000000 	.word	0x00000000
    1374:	20010000 	.word	0x20010000
    1378:	00010006 	.word	0x00010006
    137c:	20000000 	.word	0x20000000
    1380:	20000000 	.word	0x20000000

00001384 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
    1384:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    1386:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    1388:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    138a:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    138e:	f004 031f 	and.w	r3, r4, #31
    1392:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    1394:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    1396:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    1398:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    139c:	4904      	ldr	r1, [pc, #16]	; (13b0 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    139e:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    13a2:	f043 0301 	orr.w	r3, r3, #1
    13a6:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    13a8:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    13aa:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    13ac:	bd10      	pop	{r4, pc}
    13ae:	bf00      	nop
    13b0:	e000ed90 	.word	0xe000ed90

000013b4 <mpu_configure_regions_and_partition.constprop.1>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    13b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    13b8:	4680      	mov	r8, r0
    13ba:	4689      	mov	r9, r1
    13bc:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    13be:	2700      	movs	r7, #0
	MPU->RNR = index;
    13c0:	4d48      	ldr	r5, [pc, #288]	; (14e4 <mpu_configure_regions_and_partition.constprop.1+0x130>)
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    13c2:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    13c4:	454f      	cmp	r7, r9
    13c6:	da07      	bge.n	13d8 <mpu_configure_regions_and_partition.constprop.1+0x24>
		if (regions[i]->size == 0U) {
    13c8:	f858 3027 	ldr.w	r3, [r8, r7, lsl #2]
    13cc:	685e      	ldr	r6, [r3, #4]
    13ce:	b3c6      	cbz	r6, 1442 <mpu_configure_regions_and_partition.constprop.1+0x8e>
		&&
    13d0:	2e1f      	cmp	r6, #31
    13d2:	d805      	bhi.n	13e0 <mpu_configure_regions_and_partition.constprop.1+0x2c>

			reg_index =
				mpu_configure_region(reg_index, regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    13d4:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    13d8:	4620      	mov	r0, r4
    13da:	b005      	add	sp, #20
    13dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    13e0:	06f2      	lsls	r2, r6, #27
    13e2:	d1f7      	bne.n	13d4 <mpu_configure_regions_and_partition.constprop.1+0x20>
		((part->start &
    13e4:	f8d3 a000 	ldr.w	sl, [r3]
		&&
    13e8:	f01a 0f1f 	tst.w	sl, #31
    13ec:	d1f2      	bne.n	13d4 <mpu_configure_regions_and_partition.constprop.1+0x20>
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    13ee:	4650      	mov	r0, sl
    13f0:	f002 fb7e 	bl	3af0 <arm_cmse_mpu_region_get>
    13f4:	4683      	mov	fp, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    13f6:	eb06 000a 	add.w	r0, r6, sl
    13fa:	3801      	subs	r0, #1
    13fc:	f002 fb78 	bl	3af0 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    1400:	4583      	cmp	fp, r0
    1402:	d1e7      	bne.n	13d4 <mpu_configure_regions_and_partition.constprop.1+0x20>
		if ((u_reg_index == -EINVAL) ||
    1404:	f11b 0f16 	cmn.w	fp, #22
    1408:	d0e4      	beq.n	13d4 <mpu_configure_regions_and_partition.constprop.1+0x20>
			(u_reg_index > (reg_index - 1))) {
    140a:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    140c:	455b      	cmp	r3, fp
    140e:	dbe1      	blt.n	13d4 <mpu_configure_regions_and_partition.constprop.1+0x20>
	MPU->RNR = index;
    1410:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    1414:	68e8      	ldr	r0, [r5, #12]
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1416:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
	MPU->RNR = index;
    141a:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    141e:	692e      	ldr	r6, [r5, #16]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    1420:	f020 001f 	bic.w	r0, r0, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1424:	e9d1 3200 	ldrd	r3, r2, [r1]
    1428:	441a      	add	r2, r3
		if ((regions[i]->start == u_reg_base) &&
    142a:	4298      	cmp	r0, r3
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    142c:	f046 061f 	orr.w	r6, r6, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1430:	f102 3aff 	add.w	sl, r2, #4294967295
		if ((regions[i]->start == u_reg_base) &&
    1434:	d118      	bne.n	1468 <mpu_configure_regions_and_partition.constprop.1+0xb4>
    1436:	4556      	cmp	r6, sl
    1438:	d105      	bne.n	1446 <mpu_configure_regions_and_partition.constprop.1+0x92>
			mpu_configure_region(u_reg_index, regions[i]);
    143a:	fa5f f08b 	uxtb.w	r0, fp
    143e:	f002 fb35 	bl	3aac <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    1442:	3701      	adds	r7, #1
    1444:	e7be      	b.n	13c4 <mpu_configure_regions_and_partition.constprop.1+0x10>
	MPU->RNR = index;
    1446:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    144a:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    144c:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1450:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    1454:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1456:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, regions[i]);
    1458:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, regions[i]);
    145a:	f002 fb27 	bl	3aac <mpu_configure_region>
			if (reg_index == -EINVAL) {
    145e:	f110 0f16 	cmn.w	r0, #22
    1462:	d0b7      	beq.n	13d4 <mpu_configure_regions_and_partition.constprop.1+0x20>
			reg_index++;
    1464:	1c44      	adds	r4, r0, #1
    1466:	e7ec      	b.n	1442 <mpu_configure_regions_and_partition.constprop.1+0x8e>
	MPU->RNR = index;
    1468:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    146c:	692a      	ldr	r2, [r5, #16]
    146e:	3b01      	subs	r3, #1
    1470:	f023 031f 	bic.w	r3, r3, #31
    1474:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    1478:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
    147a:	4556      	cmp	r6, sl
    147c:	b2e0      	uxtb	r0, r4
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    147e:	612b      	str	r3, [r5, #16]
		} else if (reg_last == u_reg_last) {
    1480:	d0eb      	beq.n	145a <mpu_configure_regions_and_partition.constprop.1+0xa6>
				mpu_configure_region(reg_index, regions[i]);
    1482:	f002 fb13 	bl	3aac <mpu_configure_region>
			if (reg_index == -EINVAL) {
    1486:	f110 0f16 	cmn.w	r0, #22
    148a:	d0a3      	beq.n	13d4 <mpu_configure_regions_and_partition.constprop.1+0x20>
	MPU->RNR = index;
    148c:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    1490:	68ea      	ldr	r2, [r5, #12]
    1492:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    1496:	3e01      	subs	r6, #1
	attr->rbar = MPU->RBAR &
    1498:	f362 0304 	bfi	r3, r2, #0, #5
    149c:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    14a0:	692b      	ldr	r3, [r5, #16]
    14a2:	f89d 2008 	ldrb.w	r2, [sp, #8]
    14a6:	085b      	lsrs	r3, r3, #1
    14a8:	f363 1247 	bfi	r2, r3, #5, #3
    14ac:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i]->start +
    14b0:	f858 2027 	ldr.w	r2, [r8, r7, lsl #2]
			reg_index++;
    14b4:	3001      	adds	r0, #1
			fill_region.base = regions[i]->start +
    14b6:	e9d2 3200 	ldrd	r3, r2, [r2]
    14ba:	4413      	add	r3, r2
    14bc:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i]->start +
    14be:	f023 031f 	bic.w	r3, r3, #31
    14c2:	441e      	add	r6, r3
    14c4:	eba6 060a 	sub.w	r6, r6, sl
    14c8:	b2c4      	uxtb	r4, r0
    14ca:	f026 061f 	bic.w	r6, r6, #31

static int region_allocate_and_init(const u8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1)) {
    14ce:	2c0f      	cmp	r4, #15
			fill_region.attr.r_limit =
    14d0:	9603      	str	r6, [sp, #12]
    14d2:	f63f af7f 	bhi.w	13d4 <mpu_configure_regions_and_partition.constprop.1+0x20>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    14d6:	4620      	mov	r0, r4
    14d8:	4669      	mov	r1, sp
    14da:	f7ff ff53 	bl	1384 <region_init>
			reg_index++;
    14de:	3401      	adds	r4, #1
    14e0:	e7af      	b.n	1442 <mpu_configure_regions_and_partition.constprop.1+0x8e>
    14e2:	bf00      	nop
    14e4:	e000ed90 	.word	0xe000ed90

000014e8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    14e8:	2205      	movs	r2, #5
    14ea:	4b03      	ldr	r3, [pc, #12]	; (14f8 <arm_core_mpu_enable+0x10>)
    14ec:	605a      	str	r2, [r3, #4]
    14ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    14f2:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    14f6:	4770      	bx	lr
    14f8:	e000ed90 	.word	0xe000ed90

000014fc <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    14fc:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1500:	2200      	movs	r2, #0
    1502:	4b01      	ldr	r3, [pc, #4]	; (1508 <arm_core_mpu_disable+0xc>)
    1504:	605a      	str	r2, [r3, #4]
}
    1506:	4770      	bx	lr
    1508:	e000ed90 	.word	0xe000ed90

0000150c <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(struct device *arg)
{
    150c:	b570      	push	{r4, r5, r6, lr}
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    150e:	4d0e      	ldr	r5, [pc, #56]	; (1548 <arm_mpu_init+0x3c>)
    1510:	682e      	ldr	r6, [r5, #0]
    1512:	2e10      	cmp	r6, #16
    1514:	d815      	bhi.n	1542 <arm_mpu_init+0x36>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1516:	2400      	movs	r4, #0
	arm_core_mpu_disable();
    1518:	f7ff fff0 	bl	14fc <arm_core_mpu_disable>
	MPU->MAIR0 =
    151c:	4b0b      	ldr	r3, [pc, #44]	; (154c <arm_mpu_init+0x40>)
    151e:	4a0c      	ldr	r2, [pc, #48]	; (1550 <arm_mpu_init+0x44>)
    1520:	631a      	str	r2, [r3, #48]	; 0x30
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1522:	42a6      	cmp	r6, r4
    1524:	d105      	bne.n	1532 <arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1526:	4b0b      	ldr	r3, [pc, #44]	; (1554 <arm_mpu_init+0x48>)
    1528:	701e      	strb	r6, [r3, #0]


	arm_core_mpu_enable();
    152a:	f7ff ffdd 	bl	14e8 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		DT_NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    152e:	2000      	movs	r0, #0
}
    1530:	bd70      	pop	{r4, r5, r6, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1532:	6869      	ldr	r1, [r5, #4]
    1534:	4620      	mov	r0, r4
    1536:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    153a:	f7ff ff23 	bl	1384 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    153e:	3401      	adds	r4, #1
    1540:	e7ef      	b.n	1522 <arm_mpu_init+0x16>
		return -1;
    1542:	f04f 30ff 	mov.w	r0, #4294967295
    1546:	e7f3      	b.n	1530 <arm_mpu_init+0x24>
    1548:	00004214 	.word	0x00004214
    154c:	e000ed90 	.word	0xe000ed90
    1550:	0044ffaa 	.word	0x0044ffaa
    1554:	20000688 	.word	0x20000688

00001558 <arm_core_mpu_configure_static_mpu_regions>:
{
    1558:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const u8_t regions_num,
	const u32_t background_area_base,
	const u32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    155a:	4c03      	ldr	r4, [pc, #12]	; (1568 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    155c:	7822      	ldrb	r2, [r4, #0]
    155e:	f7ff ff29 	bl	13b4 <mpu_configure_regions_and_partition.constprop.1>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1562:	7020      	strb	r0, [r4, #0]
}
    1564:	bd10      	pop	{r4, pc}
    1566:	bf00      	nop
    1568:	20000688 	.word	0x20000688

0000156c <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    156c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1570:	4c25      	ldr	r4, [pc, #148]	; (1608 <arm_core_mpu_mark_areas_for_dynamic_regions+0x9c>)
    1572:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1574:	4680      	mov	r8, r0
    1576:	2700      	movs	r7, #0
    1578:	46a1      	mov	r9, r4
	attr->rbar = MPU->RBAR &
    157a:	f04f 0b14 	mov.w	fp, #20
	MPU->RNR = index;
    157e:	4d23      	ldr	r5, [pc, #140]	; (160c <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1580:	4557      	cmp	r7, sl
    1582:	da1a      	bge.n	15ba <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    1584:	f8d8 3004 	ldr.w	r3, [r8, #4]
    1588:	9301      	str	r3, [sp, #4]
    158a:	2b00      	cmp	r3, #0
    158c:	d036      	beq.n	15fc <arm_core_mpu_mark_areas_for_dynamic_regions+0x90>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    158e:	f8d8 1000 	ldr.w	r1, [r8]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1592:	4608      	mov	r0, r1
    1594:	9100      	str	r1, [sp, #0]
    1596:	f002 faab 	bl	3af0 <arm_cmse_mpu_region_get>
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    159a:	e9dd 1300 	ldrd	r1, r3, [sp]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    159e:	4606      	mov	r6, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    15a0:	1858      	adds	r0, r3, r1
    15a2:	3801      	subs	r0, #1
    15a4:	f002 faa4 	bl	3af0 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    15a8:	4286      	cmp	r6, r0
    15aa:	4a19      	ldr	r2, [pc, #100]	; (1610 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa4>)
    15ac:	d008      	beq.n	15c0 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    15ae:	2314      	movs	r3, #20
    15b0:	435f      	muls	r7, r3
    15b2:	f06f 0315 	mvn.w	r3, #21
    15b6:	f849 3007 	str.w	r3, [r9, r7]
}
    15ba:	b003      	add	sp, #12
    15bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    15c0:	f116 0f16 	cmn.w	r6, #22
		dyn_reg_info[i].index =
    15c4:	6026      	str	r6, [r4, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    15c6:	d0f8      	beq.n	15ba <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    15c8:	7813      	ldrb	r3, [r2, #0]
    15ca:	42b3      	cmp	r3, r6
    15cc:	ddf5      	ble.n	15ba <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = MPU->RBAR &
    15ce:	fb0b 9307 	mla	r3, fp, r7, r9
	MPU->RNR = index;
    15d2:	60ae      	str	r6, [r5, #8]
	MPU->RNR = index;
    15d4:	60ae      	str	r6, [r5, #8]
	attr->rbar = MPU->RBAR &
    15d6:	68e8      	ldr	r0, [r5, #12]
    15d8:	7b19      	ldrb	r1, [r3, #12]
    15da:	f360 0104 	bfi	r1, r0, #0, #5
    15de:	7319      	strb	r1, [r3, #12]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    15e0:	6929      	ldr	r1, [r5, #16]
    15e2:	7b18      	ldrb	r0, [r3, #12]
    15e4:	0849      	lsrs	r1, r1, #1
    15e6:	f361 1047 	bfi	r0, r1, #5, #3
    15ea:	7318      	strb	r0, [r3, #12]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    15ec:	68eb      	ldr	r3, [r5, #12]
    15ee:	f023 031f 	bic.w	r3, r3, #31
    15f2:	6063      	str	r3, [r4, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    15f4:	692b      	ldr	r3, [r5, #16]
    15f6:	f023 031f 	bic.w	r3, r3, #31
    15fa:	6123      	str	r3, [r4, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    15fc:	3701      	adds	r7, #1
    15fe:	3414      	adds	r4, #20
    1600:	f108 080c 	add.w	r8, r8, #12
    1604:	e7bc      	b.n	1580 <arm_core_mpu_mark_areas_for_dynamic_regions+0x14>
    1606:	bf00      	nop
    1608:	20000540 	.word	0x20000540
    160c:	e000ed90 	.word	0xe000ed90
    1610:	20000688 	.word	0x20000688

00001614 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    1614:	b570      	push	{r4, r5, r6, lr}
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct k_mem_partition
	*dynamic_regions[], u8_t regions_num)
{
	int mpu_reg_index = static_regions_num;
    1616:	4b0c      	ldr	r3, [pc, #48]	; (1648 <arm_core_mpu_configure_dynamic_mpu_regions+0x34>)
    1618:	460e      	mov	r6, r1
    161a:	781c      	ldrb	r4, [r3, #0]
    161c:	4605      	mov	r5, r0
    161e:	4623      	mov	r3, r4
  mpu->RLAR = 0U;
    1620:	2100      	movs	r1, #0
  mpu->RNR = rnr;
    1622:	4a0a      	ldr	r2, [pc, #40]	; (164c <arm_core_mpu_configure_dynamic_mpu_regions+0x38>)

	/* Disable all MPU regions except for the static ones. */
	for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1624:	2b0f      	cmp	r3, #15
    1626:	dd0b      	ble.n	1640 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>
#if defined(CONFIG_MPU_GAP_FILLING)
	/* Reset MPU regions inside which dynamic memory regions may
	 * be programmed.
	 */
	for (int i = 0; i < MPU_DYNAMIC_REGION_AREAS_NUM; i++) {
		region_init(dyn_reg_info[i].index,
    1628:	4909      	ldr	r1, [pc, #36]	; (1650 <arm_core_mpu_configure_dynamic_mpu_regions+0x3c>)
    162a:	f851 0b04 	ldr.w	r0, [r1], #4
    162e:	f7ff fea9 	bl	1384 <region_init>

	/* In ARMv8-M architecture the dynamic regions are programmed on SRAM,
	 * forming a full partition of the background area, specified by the
	 * given boundaries.
	 */
	mpu_reg_index = mpu_configure_regions_and_partition(dynamic_regions,
    1632:	4622      	mov	r2, r4
    1634:	4631      	mov	r1, r6
    1636:	4628      	mov	r0, r5
}
    1638:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    163c:	f7ff beba 	b.w	13b4 <mpu_configure_regions_and_partition.constprop.1>
    1640:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    1642:	6111      	str	r1, [r2, #16]
	for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1644:	3301      	adds	r3, #1
    1646:	e7ed      	b.n	1624 <arm_core_mpu_configure_dynamic_mpu_regions+0x10>
    1648:	20000688 	.word	0x20000688
    164c:	e000ed90 	.word	0xe000ed90
    1650:	20000540 	.word	0x20000540

00001654 <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    1654:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    1656:	4b0c      	ldr	r3, [pc, #48]	; (1688 <tz_nonsecure_state_setup+0x34>)
    1658:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    165a:	6803      	ldr	r3, [r0, #0]
    165c:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    1660:	6843      	ldr	r3, [r0, #4]
    1662:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    1666:	7b02      	ldrb	r2, [r0, #12]
    1668:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    166c:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    1670:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    1674:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    1676:	bf48      	it	mi
    1678:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    167c:	b109      	cbz	r1, 1682 <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    167e:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    1682:	f383 8894 	msr	CONTROL_NS, r3
}
    1686:	4770      	bx	lr
    1688:	e002ed00 	.word	0xe002ed00

0000168c <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    168c:	4a08      	ldr	r2, [pc, #32]	; (16b0 <tz_nbanked_exception_target_state_set+0x24>)
    168e:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    1690:	b148      	cbz	r0, 16a6 <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    1692:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1696:	041b      	lsls	r3, r3, #16
    1698:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    169a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    169e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    16a2:	60d3      	str	r3, [r2, #12]
}
    16a4:	4770      	bx	lr
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    16a6:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    16a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    16ac:	e7f5      	b.n	169a <tz_nbanked_exception_target_state_set+0xe>
    16ae:	bf00      	nop
    16b0:	e000ed00 	.word	0xe000ed00

000016b4 <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    16b4:	4a08      	ldr	r2, [pc, #32]	; (16d8 <tz_nonsecure_exception_prio_config+0x24>)
    16b6:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    16b8:	b140      	cbz	r0, 16cc <tz_nonsecure_exception_prio_config+0x18>
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    16ba:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    16bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    16c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    16c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    16c8:	60d3      	str	r3, [r2, #12]
}
    16ca:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    16cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    16d0:	041b      	lsls	r3, r3, #16
    16d2:	0c1b      	lsrs	r3, r3, #16
    16d4:	e7f4      	b.n	16c0 <tz_nonsecure_exception_prio_config+0xc>
    16d6:	bf00      	nop
    16d8:	e000ed00 	.word	0xe000ed00

000016dc <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    16dc:	4a08      	ldr	r2, [pc, #32]	; (1700 <tz_nonsecure_system_reset_req_block+0x24>)
    16de:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    16e0:	b140      	cbz	r0, 16f4 <tz_nonsecure_system_reset_req_block+0x18>
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    16e2:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    16e4:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    16e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    16ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    16f0:	60d3      	str	r3, [r2, #12]
}
    16f2:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    16f4:	f023 0308 	bic.w	r3, r3, #8
    16f8:	041b      	lsls	r3, r3, #16
    16fa:	0c1b      	lsrs	r3, r3, #16
    16fc:	e7f4      	b.n	16e8 <tz_nonsecure_system_reset_req_block+0xc>
    16fe:	bf00      	nop
    1700:	e000ed00 	.word	0xe000ed00

00001704 <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    1704:	4a03      	ldr	r2, [pc, #12]	; (1714 <tz_nonsecure_fpu_access_enable+0x10>)
    1706:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    170a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    170e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    1712:	4770      	bx	lr
    1714:	e000ed00 	.word	0xe000ed00

00001718 <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
	if (enable) {
    1718:	4b08      	ldr	r3, [pc, #32]	; (173c <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    171a:	681a      	ldr	r2, [r3, #0]
    171c:	b118      	cbz	r0, 1726 <tz_sau_configure+0xe>
    171e:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    1722:	601a      	str	r2, [r3, #0]
		}
	}
}
    1724:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    1726:	f022 0201 	bic.w	r2, r2, #1
    172a:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    172c:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    172e:	b111      	cbz	r1, 1736 <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    1730:	f042 0202 	orr.w	r2, r2, #2
    1734:	e7f5      	b.n	1722 <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    1736:	f022 0202 	bic.w	r2, r2, #2
    173a:	e7f2      	b.n	1722 <tz_sau_configure+0xa>
    173c:	e000edd0 	.word	0xe000edd0

00001740 <check_ext_api_requests>:
	}
};
#endif

static int check_ext_api_requests(struct device *dev)
{
    1740:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	(void)dev;

	const struct fw_info_ext_api_request *ext_api_req =
			skip_ext_apis(&m_firmware_info);

	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    1744:	2500      	movs	r5, #0
			skip_ext_apis(&m_firmware_info);
    1746:	4c21      	ldr	r4, [pc, #132]	; (17cc <check_ext_api_requests+0x8c>)
	const u32_t ext_api_magic[] = {EXT_API_MAGIC};
    1748:	4e21      	ldr	r6, [pc, #132]	; (17d0 <check_ext_api_requests+0x90>)
	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    174a:	f854 8c04 	ldr.w	r8, [r4, #-4]
			/* EXT_API hard requirement not met. */
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
			k_panic();
		} else {
			/* EXT_API soft requirement not met. */
			printk("WARNING: Optional EXT_API request not "
    174e:	f8df 9088 	ldr.w	r9, [pc, #136]	; 17d8 <check_ext_api_requests+0x98>
{
    1752:	b085      	sub	sp, #20
	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    1754:	45a8      	cmp	r8, r5
    1756:	d803      	bhi.n	1760 <check_ext_api_requests+0x20>
		}
		ADVANCE_EXT_API_REQ(ext_api_req);
	}

	return 0;
}
    1758:	2000      	movs	r0, #0
    175a:	b005      	add	sp, #20
    175c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (fw_info_ext_api_check((u32_t)*(ext_api_req->ext_api))
    1760:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1762:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    1766:	681f      	ldr	r7, [r3, #0]
    1768:	ab01      	add	r3, sp, #4
    176a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (memcmp(ext_api->magic, ext_api_magic, CONFIG_FW_INFO_MAGIC_LEN)
    176e:	220c      	movs	r2, #12
    1770:	4619      	mov	r1, r3
    1772:	4638      	mov	r0, r7
    1774:	f002 f9d1 	bl	3b1a <memcmp>
    1778:	b990      	cbnz	r0, 17a0 <check_ext_api_requests+0x60>
    177a:	b18f      	cbz	r7, 17a0 <check_ext_api_requests+0x60>
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    177c:	6a63      	ldr	r3, [r4, #36]	; 0x24
	const u32_t req_id = ext_api_req->request.ext_api_id;
    177e:	6921      	ldr	r1, [r4, #16]
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    1780:	681b      	ldr	r3, [r3, #0]
	return ((ext_api->ext_api_id == req_id)
    1782:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    1784:	4291      	cmp	r1, r2
    1786:	d10b      	bne.n	17a0 <check_ext_api_requests+0x60>
		&&  (ext_api->ext_api_version >= req_min_version)
    1788:	699a      	ldr	r2, [r3, #24]
	const u32_t req_min_version = ext_api_req->request.ext_api_version;
    178a:	69a1      	ldr	r1, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
    178c:	4291      	cmp	r1, r2
    178e:	d807      	bhi.n	17a0 <check_ext_api_requests+0x60>
	const u32_t req_max_version = ext_api_req->ext_api_max_version;
    1790:	69e1      	ldr	r1, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
    1792:	4291      	cmp	r1, r2
    1794:	d904      	bls.n	17a0 <check_ext_api_requests+0x60>
	const u32_t req_flags = ext_api_req->request.ext_api_flags;
    1796:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    1798:	695b      	ldr	r3, [r3, #20]
    179a:	ea32 0303 	bics.w	r3, r2, r3
    179e:	d00a      	beq.n	17b6 <check_ext_api_requests+0x76>
		} else if (ext_api_req->required) {
    17a0:	6a27      	ldr	r7, [r4, #32]
    17a2:	b167      	cbz	r7, 17be <check_ext_api_requests+0x7e>
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
    17a4:	480b      	ldr	r0, [pc, #44]	; (17d4 <check_ext_api_requests+0x94>)
    17a6:	f001 ffde 	bl	3766 <printk>
			k_panic();
    17aa:	4040      	eors	r0, r0
    17ac:	f380 8811 	msr	BASEPRI, r0
    17b0:	f04f 0004 	mov.w	r0, #4
    17b4:	df02      	svc	2
		ADVANCE_EXT_API_REQ(ext_api_req);
    17b6:	68e3      	ldr	r3, [r4, #12]
	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    17b8:	3501      	adds	r5, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
    17ba:	441c      	add	r4, r3
    17bc:	e7ca      	b.n	1754 <check_ext_api_requests+0x14>
			printk("WARNING: Optional EXT_API request not "
    17be:	4648      	mov	r0, r9
    17c0:	f001 ffd1 	bl	3766 <printk>
			*ext_api_req->ext_api = NULL;
    17c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    17c6:	601f      	str	r7, [r3, #0]
    17c8:	e7f5      	b.n	17b6 <check_ext_api_requests+0x76>
    17ca:	bf00      	nop
    17cc:	0000023c 	.word	0x0000023c
    17d0:	000040b8 	.word	0x000040b8
    17d4:	0000465f 	.word	0x0000465f
    17d8:	00004688 	.word	0x00004688

000017dc <nrf91_errata_31>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    17dc:	4b06      	ldr	r3, [pc, #24]	; (17f8 <nrf91_errata_31+0x1c>)
    17de:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    17e0:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    17e2:	681b      	ldr	r3, [r3, #0]
    17e4:	2b09      	cmp	r3, #9
    17e6:	d105      	bne.n	17f4 <nrf91_errata_31+0x18>
            {
                switch(var2)
    17e8:	3801      	subs	r0, #1
    17ea:	2801      	cmp	r0, #1
    17ec:	bf8c      	ite	hi
    17ee:	2000      	movhi	r0, #0
    17f0:	2001      	movls	r0, #1
    17f2:	4770      	bx	lr
                    case 0x02ul:
                        return true;
                }
            }
        #endif
        return false;
    17f4:	2000      	movs	r0, #0
    #endif
}
    17f6:	4770      	bx	lr
    17f8:	00ff0134 	.word	0x00ff0134

000017fc <nrf91_errata_14>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    17fc:	4b05      	ldr	r3, [pc, #20]	; (1814 <nrf91_errata_14+0x18>)
    17fe:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    1800:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    1802:	681b      	ldr	r3, [r3, #0]
    1804:	2b09      	cmp	r3, #9
    1806:	d103      	bne.n	1810 <nrf91_errata_14+0x14>
            {
                switch(var2)
    1808:	1e43      	subs	r3, r0, #1
    180a:	4258      	negs	r0, r3
    180c:	4158      	adcs	r0, r3
    180e:	4770      	bx	lr
                    case 0x02ul:
                        return false;
                }
            }
        #endif
        return false;
    1810:	2000      	movs	r0, #0
    #endif
}
    1812:	4770      	bx	lr
    1814:	00ff0134 	.word	0x00ff0134

00001818 <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    1818:	4a4e      	ldr	r2, [pc, #312]	; (1954 <SystemInit+0x13c>)
{
    181a:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    181c:	6813      	ldr	r3, [r2, #0]
    181e:	f043 0302 	orr.w	r3, r3, #2
    1822:	6013      	str	r3, [r2, #0]
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_6()){
    1824:	f7ff ffda 	bl	17dc <nrf91_errata_31>
    1828:	b130      	cbz	r0, 1838 <SystemInit+0x20>
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    182a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    182e:	2200      	movs	r2, #0
    1830:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    1834:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_14()){
    1838:	f7ff ffe0 	bl	17fc <nrf91_errata_14>
    183c:	b130      	cbz	r0, 184c <SystemInit+0x34>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    183e:	2301      	movs	r3, #1
    1840:	4a45      	ldr	r2, [pc, #276]	; (1958 <SystemInit+0x140>)
    1842:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    1844:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    1848:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    184c:	4b43      	ldr	r3, [pc, #268]	; (195c <SystemInit+0x144>)
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    184e:	681b      	ldr	r3, [r3, #0]
    1850:	2b09      	cmp	r3, #9
    1852:	d107      	bne.n	1864 <SystemInit+0x4c>
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    1854:	4b42      	ldr	r3, [pc, #264]	; (1960 <SystemInit+0x148>)
            {
                switch(var2)
    1856:	681b      	ldr	r3, [r3, #0]
    1858:	2b02      	cmp	r3, #2
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    185a:	bf02      	ittt	eq
    185c:	2201      	moveq	r2, #1
    185e:	4b41      	ldreq	r3, [pc, #260]	; (1964 <SystemInit+0x14c>)
    1860:	f8c3 2578 	streq.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_20()){
    1864:	f7ff ffca 	bl	17fc <nrf91_errata_14>
    1868:	b110      	cbz	r0, 1870 <SystemInit+0x58>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    186a:	220e      	movs	r2, #14
    186c:	4b3e      	ldr	r3, [pc, #248]	; (1968 <SystemInit+0x150>)
    186e:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_31()){
    1870:	f7ff ffb4 	bl	17dc <nrf91_errata_31>
    1874:	b120      	cbz	r0, 1880 <SystemInit+0x68>
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    1876:	2200      	movs	r2, #0
    1878:	4b3c      	ldr	r3, [pc, #240]	; (196c <SystemInit+0x154>)
    187a:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    187c:	2201      	movs	r2, #1
    187e:	605a      	str	r2, [r3, #4]
{
    1880:	2200      	movs	r2, #0
    1882:	00d3      	lsls	r3, r2, #3
    1884:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1888:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    188c:	3101      	adds	r1, #1
    188e:	d008      	beq.n	18a2 <SystemInit+0x8a>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    1890:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1894:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    1896:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    189a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    189e:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    18a0:	d1ef      	bne.n	1882 <SystemInit+0x6a>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    18a2:	4b33      	ldr	r3, [pc, #204]	; (1970 <SystemInit+0x158>)
    18a4:	69da      	ldr	r2, [r3, #28]
    18a6:	07d1      	lsls	r1, r2, #31
    18a8:	d53b      	bpl.n	1922 <SystemInit+0x10a>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    18aa:	4b32      	ldr	r3, [pc, #200]	; (1974 <SystemInit+0x15c>)
    18ac:	4619      	mov	r1, r3
    18ae:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    18b2:	2a01      	cmp	r2, #1
    18b4:	d1fb      	bne.n	18ae <SystemInit+0x96>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    18b6:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    18ba:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    18be:	2b01      	cmp	r3, #1
    18c0:	d1fb      	bne.n	18ba <SystemInit+0xa2>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    18c2:	4b2b      	ldr	r3, [pc, #172]	; (1970 <SystemInit+0x158>)
    18c4:	69da      	ldr	r2, [r3, #28]
    18c6:	07d2      	lsls	r2, r2, #31
    18c8:	d508      	bpl.n	18dc <SystemInit+0xc4>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    18ca:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    18cc:	4929      	ldr	r1, [pc, #164]	; (1974 <SystemInit+0x15c>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    18ce:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    18d2:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    18d4:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    18d8:	2a01      	cmp	r2, #1
    18da:	d1fb      	bne.n	18d4 <SystemInit+0xbc>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    18dc:	6a1a      	ldr	r2, [r3, #32]
    18de:	3201      	adds	r2, #1
    18e0:	d10a      	bne.n	18f8 <SystemInit+0xe0>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    18e2:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    18e4:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    18e8:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    18ec:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    18ee:	4a21      	ldr	r2, [pc, #132]	; (1974 <SystemInit+0x15c>)
    18f0:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    18f4:	2b01      	cmp	r3, #1
    18f6:	d1fb      	bne.n	18f0 <SystemInit+0xd8>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    18f8:	2200      	movs	r2, #0
    18fa:	4b1e      	ldr	r3, [pc, #120]	; (1974 <SystemInit+0x15c>)
    18fc:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1900:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    1904:	2a01      	cmp	r2, #1
    1906:	d1fb      	bne.n	1900 <SystemInit+0xe8>
  __ASM volatile ("dsb 0xF":::"memory");
    1908:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    190c:	491a      	ldr	r1, [pc, #104]	; (1978 <SystemInit+0x160>)
    190e:	4b1b      	ldr	r3, [pc, #108]	; (197c <SystemInit+0x164>)
    1910:	68ca      	ldr	r2, [r1, #12]
    1912:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1916:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1918:	60cb      	str	r3, [r1, #12]
    191a:	f3bf 8f4f 	dsb	sy
    __NOP();
    191e:	bf00      	nop
    1920:	e7fd      	b.n	191e <SystemInit+0x106>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    1922:	6a1b      	ldr	r3, [r3, #32]
    1924:	3301      	adds	r3, #1
    1926:	d0c0      	beq.n	18aa <SystemInit+0x92>
        SCB->NSACR |= (3UL << 10);
    1928:	4b13      	ldr	r3, [pc, #76]	; (1978 <SystemInit+0x160>)
    192a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    192e:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
    1932:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      SCB->CPACR |= (3UL << 20) | (3UL << 22);
    1936:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    193a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    193e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1942:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1946:	f3bf 8f6f 	isb	sy
    SystemCoreClock = __SYSTEM_CLOCK;
    194a:	4b0d      	ldr	r3, [pc, #52]	; (1980 <SystemInit+0x168>)
    194c:	4a0d      	ldr	r2, [pc, #52]	; (1984 <SystemInit+0x16c>)
    194e:	601a      	str	r2, [r3, #0]
}
    1950:	bd08      	pop	{r3, pc}
    1952:	bf00      	nop
    1954:	e000edd0 	.word	0xe000edd0
    1958:	50004a38 	.word	0x50004a38
    195c:	00ff0130 	.word	0x00ff0130
    1960:	00ff0134 	.word	0x00ff0134
    1964:	50004000 	.word	0x50004000
    1968:	5003aee4 	.word	0x5003aee4
    196c:	5000470c 	.word	0x5000470c
    1970:	00ff8000 	.word	0x00ff8000
    1974:	50039000 	.word	0x50039000
    1978:	e000ed00 	.word	0xe000ed00
    197c:	05fa0004 	.word	0x05fa0004
    1980:	200013f4 	.word	0x200013f4
    1984:	03d09000 	.word	0x03d09000

00001988 <z_sys_device_do_config_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_device_do_config_level(s32_t level)
{
    1988:	b570      	push	{r4, r5, r6, lr}
		retval = device_conf->init(info);
		if (retval != 0) {
			/* Initialization failed. Clear the API struct so that
			 * device_get_binding() will not succeed for it.
			 */
			info->driver_api = NULL;
    198a:	2600      	movs	r6, #0
	for (info = config_levels[level]; info < config_levels[level+1];
    198c:	4b08      	ldr	r3, [pc, #32]	; (19b0 <z_sys_device_do_config_level+0x28>)
    198e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    1992:	3001      	adds	r0, #1
    1994:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    1998:	42a5      	cmp	r5, r4
    199a:	d800      	bhi.n	199e <z_sys_device_do_config_level+0x16>
		} else {
			z_object_init(info);
		}
	}
}
    199c:	bd70      	pop	{r4, r5, r6, pc}
		retval = device_conf->init(info);
    199e:	6823      	ldr	r3, [r4, #0]
    19a0:	4620      	mov	r0, r4
    19a2:	685b      	ldr	r3, [r3, #4]
    19a4:	4798      	blx	r3
		if (retval != 0) {
    19a6:	b100      	cbz	r0, 19aa <z_sys_device_do_config_level+0x22>
			info->driver_api = NULL;
    19a8:	6066      	str	r6, [r4, #4]
								info++) {
    19aa:	340c      	adds	r4, #12
    19ac:	e7f4      	b.n	1998 <z_sys_device_do_config_level+0x10>
    19ae:	bf00      	nop
    19b0:	0000423c 	.word	0x0000423c

000019b4 <z_impl_device_get_binding>:
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed.  Reserve string comparisons for a fallback.
	 */
	for (info = __device_init_start; info != __device_init_end; info++) {
    19b4:	4b10      	ldr	r3, [pc, #64]	; (19f8 <z_impl_device_get_binding+0x44>)
{
    19b6:	b570      	push	{r4, r5, r6, lr}
    19b8:	4605      	mov	r5, r0
    19ba:	461e      	mov	r6, r3
	for (info = __device_init_start; info != __device_init_end; info++) {
    19bc:	4c0f      	ldr	r4, [pc, #60]	; (19fc <z_impl_device_get_binding+0x48>)
    19be:	429c      	cmp	r4, r3
    19c0:	d104      	bne.n	19cc <z_impl_device_get_binding+0x18>
		    (info->config->name == name)) {
			return info;
		}
	}

	for (info = __device_init_start; info != __device_init_end; info++) {
    19c2:	4c0e      	ldr	r4, [pc, #56]	; (19fc <z_impl_device_get_binding+0x48>)
    19c4:	42b4      	cmp	r4, r6
    19c6:	d109      	bne.n	19dc <z_impl_device_get_binding+0x28>
		if (strcmp(name, info->config->name) == 0) {
			return info;
		}
	}

	return NULL;
    19c8:	2400      	movs	r4, #0
    19ca:	e012      	b.n	19f2 <z_impl_device_get_binding+0x3e>
		if ((info->driver_api != NULL) &&
    19cc:	6862      	ldr	r2, [r4, #4]
    19ce:	b11a      	cbz	r2, 19d8 <z_impl_device_get_binding+0x24>
		    (info->config->name == name)) {
    19d0:	6822      	ldr	r2, [r4, #0]
		if ((info->driver_api != NULL) &&
    19d2:	6812      	ldr	r2, [r2, #0]
    19d4:	42aa      	cmp	r2, r5
    19d6:	d00c      	beq.n	19f2 <z_impl_device_get_binding+0x3e>
	for (info = __device_init_start; info != __device_init_end; info++) {
    19d8:	340c      	adds	r4, #12
    19da:	e7f0      	b.n	19be <z_impl_device_get_binding+0xa>
		if (info->driver_api == NULL) {
    19dc:	6863      	ldr	r3, [r4, #4]
    19de:	b90b      	cbnz	r3, 19e4 <z_impl_device_get_binding+0x30>
	for (info = __device_init_start; info != __device_init_end; info++) {
    19e0:	340c      	adds	r4, #12
    19e2:	e7ef      	b.n	19c4 <z_impl_device_get_binding+0x10>
		if (strcmp(name, info->config->name) == 0) {
    19e4:	6823      	ldr	r3, [r4, #0]
    19e6:	4628      	mov	r0, r5
    19e8:	6819      	ldr	r1, [r3, #0]
    19ea:	f002 f88a 	bl	3b02 <strcmp>
    19ee:	2800      	cmp	r0, #0
    19f0:	d1f6      	bne.n	19e0 <z_impl_device_get_binding+0x2c>
}
    19f2:	4620      	mov	r0, r4
    19f4:	bd70      	pop	{r4, r5, r6, pc}
    19f6:	bf00      	nop
    19f8:	200014a0 	.word	0x200014a0
    19fc:	20001440 	.word	0x20001440

00001a00 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
    1a00:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    1a02:	4d0b      	ldr	r5, [pc, #44]	; (1a30 <idle+0x30>)
    1a04:	f04f 0220 	mov.w	r2, #32
    1a08:	f3ef 8311 	mrs	r3, BASEPRI
    1a0c:	f382 8811 	msr	BASEPRI, r2
    1a10:	f3bf 8f6f 	isb	sy
	s32_t ticks = z_get_next_timeout_expiry();
    1a14:	f002 f9e7 	bl	3de6 <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    1a18:	2101      	movs	r1, #1
	s32_t ticks = z_get_next_timeout_expiry();
    1a1a:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    1a1c:	2802      	cmp	r0, #2
    1a1e:	bfd8      	it	le
    1a20:	4608      	movle	r0, r1
    1a22:	f002 f9f0 	bl	3e06 <z_set_timeout_expiry>
	_kernel.idle = ticks;
    1a26:	622c      	str	r4, [r5, #32]
 * @return N/A
 * @req K-CPU-IDLE-001
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1a28:	f7ff faca 	bl	fc0 <arch_cpu_idle>
    1a2c:	e7ea      	b.n	1a04 <idle+0x4>
    1a2e:	bf00      	nop
    1a30:	2000062c 	.word	0x2000062c

00001a34 <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    1a34:	4802      	ldr	r0, [pc, #8]	; (1a40 <z_bss_zero+0xc>)
    1a36:	4a03      	ldr	r2, [pc, #12]	; (1a44 <z_bss_zero+0x10>)
    1a38:	2100      	movs	r1, #0
    1a3a:	1a12      	subs	r2, r2, r0
    1a3c:	f002 b8be 	b.w	3bbc <memset>
    1a40:	20000000 	.word	0x20000000
    1a44:	2000068c 	.word	0x2000068c

00001a48 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    1a48:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    1a4a:	4806      	ldr	r0, [pc, #24]	; (1a64 <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    1a4c:	4a06      	ldr	r2, [pc, #24]	; (1a68 <z_data_copy+0x20>)
    1a4e:	4907      	ldr	r1, [pc, #28]	; (1a6c <z_data_copy+0x24>)
    1a50:	1a12      	subs	r2, r2, r0
    1a52:	f002 f889 	bl	3b68 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    1a56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    1a5a:	4a05      	ldr	r2, [pc, #20]	; (1a70 <z_data_copy+0x28>)
    1a5c:	4905      	ldr	r1, [pc, #20]	; (1a74 <z_data_copy+0x2c>)
    1a5e:	4806      	ldr	r0, [pc, #24]	; (1a78 <z_data_copy+0x30>)
    1a60:	f002 b882 	b.w	3b68 <memcpy>
    1a64:	200013d0 	.word	0x200013d0
    1a68:	20001504 	.word	0x20001504
    1a6c:	000046d4 	.word	0x000046d4
    1a70:	00000000 	.word	0x00000000
    1a74:	000046d4 	.word	0x000046d4
    1a78:	20000000 	.word	0x20000000

00001a7c <bg_thread_main>:
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
    1a7c:	2201      	movs	r2, #1
{
    1a7e:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    1a80:	4b08      	ldr	r3, [pc, #32]	; (1aa4 <bg_thread_main+0x28>)

	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    1a82:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    1a84:	701a      	strb	r2, [r3, #0]
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    1a86:	f7ff ff7f 	bl	1988 <z_sys_device_do_config_level>
			KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif

	/* Final init level before app starts */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_APPLICATION);
    1a8a:	2003      	movs	r0, #3
    1a8c:	f7ff ff7c 	bl	1988 <z_sys_device_do_config_level>
	extern void __do_init_array_aux(void);
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	z_init_static_threads();
    1a90:	f000 fc76 	bl	2380 <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    1a94:	f001 fc9a 	bl	33cc <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    1a98:	4a03      	ldr	r2, [pc, #12]	; (1aa8 <bg_thread_main+0x2c>)
    1a9a:	7b13      	ldrb	r3, [r2, #12]
    1a9c:	f023 0301 	bic.w	r3, r3, #1
    1aa0:	7313      	strb	r3, [r2, #12]

	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    1aa2:	bd08      	pop	{r3, pc}
    1aa4:	20000689 	.word	0x20000689
    1aa8:	200005c0 	.word	0x200005c0

00001aac <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    1aac:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(_interrupt_stack)) +
    1aae:	4b37      	ldr	r3, [pc, #220]	; (1b8c <z_cstart+0xe0>)
    1ab0:	b0a2      	sub	sp, #136	; 0x88
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    1ab2:	f383 8808 	msr	MSP, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1ab6:	2500      	movs	r5, #0
    1ab8:	23e0      	movs	r3, #224	; 0xe0
    1aba:	4c35      	ldr	r4, [pc, #212]	; (1b90 <z_cstart+0xe4>)

	/* perform any architecture-specific initialization */
	arch_kernel_init();

#ifdef CONFIG_MULTITHREADING
	struct k_thread dummy_thread = {
    1abc:	2701      	movs	r7, #1
    1abe:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    1ac2:	77e5      	strb	r5, [r4, #31]
    1ac4:	7625      	strb	r5, [r4, #24]
    1ac6:	7665      	strb	r5, [r4, #25]
    1ac8:	76a5      	strb	r5, [r4, #26]
    1aca:	76e5      	strb	r5, [r4, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    1acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    1ace:	4e31      	ldr	r6, [pc, #196]	; (1b94 <z_cstart+0xe8>)
    1ad0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    1ad4:	6263      	str	r3, [r4, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
    1ad6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1ad8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    1adc:	6263      	str	r3, [r4, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
    1ade:	63a5      	str	r5, [r4, #56]	; 0x38

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    1ae0:	f7ff fbda 	bl	1298 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    1ae4:	f7ff fa66 	bl	fb4 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    1ae8:	f04f 33ff 	mov.w	r3, #4294967295
    1aec:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    1aee:	62e3      	str	r3, [r4, #44]	; 0x2c
	struct k_thread dummy_thread = {
    1af0:	ab07      	add	r3, sp, #28
    1af2:	226c      	movs	r2, #108	; 0x6c
    1af4:	4629      	mov	r1, r5
    1af6:	4618      	mov	r0, r3
    1af8:	f002 f860 	bl	3bbc <memset>
# ifdef CONFIG_SCHED_CPU_MASK
		 .base.cpu_mask = -1,
# endif
	};

	_current = &dummy_thread;
    1afc:	4c26      	ldr	r4, [pc, #152]	; (1b98 <z_cstart+0xec>)
	struct k_thread dummy_thread = {
    1afe:	f88d 7029 	strb.w	r7, [sp, #41]	; 0x29
	_current = &dummy_thread;
    1b02:	60a0      	str	r0, [r4, #8]
#ifdef CONFIG_USERSPACE
	z_app_shmem_bss_zero();
#endif

	/* perform basic hardware initialization */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    1b04:	4628      	mov	r0, r5
    1b06:	f7ff ff3f 	bl	1988 <z_sys_device_do_config_level>
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    1b0a:	4638      	mov	r0, r7
    1b0c:	f7ff ff3c 	bl	1988 <z_sys_device_do_config_level>
	z_sched_init();
    1b10:	f000 fbe8 	bl	22e4 <z_sched_init>
	z_setup_new_thread(&z_main_thread, z_main_stack,
    1b14:	4b21      	ldr	r3, [pc, #132]	; (1b9c <z_cstart+0xf0>)
	_kernel.ready_q.cache = &z_main_thread;
    1b16:	6266      	str	r6, [r4, #36]	; 0x24
	z_setup_new_thread(&z_main_thread, z_main_stack,
    1b18:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1b1c:	e9cd 7304 	strd	r7, r3, [sp, #16]
    1b20:	e9cd 5502 	strd	r5, r5, [sp, #8]
    1b24:	4b1e      	ldr	r3, [pc, #120]	; (1ba0 <z_cstart+0xf4>)
    1b26:	e9cd 5500 	strd	r5, r5, [sp]
    1b2a:	491e      	ldr	r1, [pc, #120]	; (1ba4 <z_cstart+0xf8>)
    1b2c:	4630      	mov	r0, r6
    1b2e:	f000 fc0f 	bl	2350 <z_setup_new_thread>
	sys_trace_thread_resume(thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    1b32:	7b73      	ldrb	r3, [r6, #13]
    1b34:	f023 0204 	bic.w	r2, r3, #4
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    1b38:	f013 0f1b 	tst.w	r3, #27
	thread->base.thread_state &= ~_THREAD_PRESTART;
    1b3c:	7372      	strb	r2, [r6, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    1b3e:	d104      	bne.n	1b4a <z_cstart+0x9e>
	return true;
}

static ALWAYS_INLINE void z_ready_thread(struct k_thread *thread)
{
	if (z_is_thread_ready(thread)) {
    1b40:	69b3      	ldr	r3, [r6, #24]
    1b42:	b913      	cbnz	r3, 1b4a <z_cstart+0x9e>
		z_add_thread_to_ready_q(thread);
    1b44:	4630      	mov	r0, r6
    1b46:	f000 fa19 	bl	1f7c <z_add_thread_to_ready_q>
	z_setup_new_thread(thread, stack,
    1b4a:	4b17      	ldr	r3, [pc, #92]	; (1ba8 <z_cstart+0xfc>)
    1b4c:	2201      	movs	r2, #1
    1b4e:	9305      	str	r3, [sp, #20]
    1b50:	230f      	movs	r3, #15
    1b52:	e9cd 3203 	strd	r3, r2, [sp, #12]
    1b56:	2300      	movs	r3, #0
    1b58:	4d14      	ldr	r5, [pc, #80]	; (1bac <z_cstart+0x100>)
    1b5a:	e9cd 3301 	strd	r3, r3, [sp, #4]
    1b5e:	9300      	str	r3, [sp, #0]
    1b60:	f44f 72a0 	mov.w	r2, #320	; 0x140
    1b64:	4b12      	ldr	r3, [pc, #72]	; (1bb0 <z_cstart+0x104>)
    1b66:	4913      	ldr	r1, [pc, #76]	; (1bb4 <z_cstart+0x108>)
    1b68:	4628      	mov	r0, r5
    1b6a:	f000 fbf1 	bl	2350 <z_setup_new_thread>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    1b6e:	7b6b      	ldrb	r3, [r5, #13]
	_kernel.cpus[0].idle_thread = &z_idle_thread;
    1b70:	60e5      	str	r5, [r4, #12]
    1b72:	f023 0304 	bic.w	r3, r3, #4
    1b76:	736b      	strb	r3, [r5, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    1b78:	4b0f      	ldr	r3, [pc, #60]	; (1bb8 <z_cstart+0x10c>)
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
    1b7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
	list->tail = (sys_dnode_t *)list;
    1b7e:	e9c4 3306 	strd	r3, r3, [r4, #24]
    1b82:	4908      	ldr	r1, [pc, #32]	; (1ba4 <z_cstart+0xf8>)
    1b84:	4b06      	ldr	r3, [pc, #24]	; (1ba0 <z_cstart+0xf4>)
    1b86:	4803      	ldr	r0, [pc, #12]	; (1b94 <z_cstart+0xe8>)
    1b88:	f7ff f9f2 	bl	f70 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    1b8c:	200013d0 	.word	0x200013d0
    1b90:	e000ed00 	.word	0xe000ed00
    1b94:	200005c0 	.word	0x200005c0
    1b98:	2000062c 	.word	0x2000062c
    1b9c:	000046c6 	.word	0x000046c6
    1ba0:	00001a7d 	.word	0x00001a7d
    1ba4:	20000690 	.word	0x20000690
    1ba8:	000046cb 	.word	0x000046cb
    1bac:	20000554 	.word	0x20000554
    1bb0:	00001a01 	.word	0x00001a01
    1bb4:	20000a90 	.word	0x20000a90
    1bb8:	20000644 	.word	0x20000644

00001bbc <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(struct device *dev)
{
    1bbc:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    1bbe:	4b0e      	ldr	r3, [pc, #56]	; (1bf8 <init_mem_slab_module+0x3c>)
    1bc0:	4c0e      	ldr	r4, [pc, #56]	; (1bfc <init_mem_slab_module+0x40>)
    1bc2:	42a3      	cmp	r3, r4
    1bc4:	d301      	bcc.n	1bca <init_mem_slab_module+0xe>
		}
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}

out:
    1bc6:	2000      	movs	r0, #0
	return rc;
}
    1bc8:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    1bca:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    1bce:	ea41 0200 	orr.w	r2, r1, r0
    1bd2:	f012 0203 	ands.w	r2, r2, #3
    1bd6:	d10b      	bne.n	1bf0 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    1bd8:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    1bda:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    1bdc:	42aa      	cmp	r2, r5
    1bde:	d101      	bne.n	1be4 <init_mem_slab_module+0x28>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    1be0:	331c      	adds	r3, #28
    1be2:	e7ee      	b.n	1bc2 <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    1be4:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    1be6:	3201      	adds	r2, #1
		*(char **)p = slab->free_list;
    1be8:	600e      	str	r6, [r1, #0]
		slab->free_list = p;
    1bea:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    1bec:	4401      	add	r1, r0
    1bee:	e7f5      	b.n	1bdc <init_mem_slab_module+0x20>
		return -EINVAL;
    1bf0:	f06f 0015 	mvn.w	r0, #21
	return rc;
    1bf4:	e7e8      	b.n	1bc8 <init_mem_slab_module+0xc>
    1bf6:	bf00      	nop
    1bf8:	200014a0 	.word	0x200014a0
    1bfc:	200014a0 	.word	0x200014a0

00001c00 <k_mem_slab_alloc>:
out:
	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, s32_t timeout)
{
    1c00:	b510      	push	{r4, lr}
    1c02:	4613      	mov	r3, r2
    1c04:	460c      	mov	r4, r1
    1c06:	f04f 0220 	mov.w	r2, #32
    1c0a:	f3ef 8111 	mrs	r1, BASEPRI
    1c0e:	f382 8811 	msr	BASEPRI, r2
    1c12:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    1c16:	6942      	ldr	r2, [r0, #20]
    1c18:	b15a      	cbz	r2, 1c32 <k_mem_slab_alloc+0x32>
		/* take a free block */
		*mem = slab->free_list;
    1c1a:	6022      	str	r2, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    1c1c:	6813      	ldr	r3, [r2, #0]
    1c1e:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    1c20:	6983      	ldr	r3, [r0, #24]
    1c22:	3301      	adds	r3, #1
    1c24:	6183      	str	r3, [r0, #24]
		result = 0;
    1c26:	2000      	movs	r0, #0
	__asm__ volatile(
    1c28:	f381 8811 	msr	BASEPRI, r1
    1c2c:	f3bf 8f6f 	isb	sy
		return result;
	}

	k_spin_unlock(&lock, key);

	return result;
    1c30:	e00d      	b.n	1c4e <k_mem_slab_alloc+0x4e>
	} else if (timeout == K_NO_WAIT) {
    1c32:	b91b      	cbnz	r3, 1c3c <k_mem_slab_alloc+0x3c>
		*mem = NULL;
    1c34:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    1c36:	f06f 000b 	mvn.w	r0, #11
    1c3a:	e7f5      	b.n	1c28 <k_mem_slab_alloc+0x28>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    1c3c:	4602      	mov	r2, r0
    1c3e:	4804      	ldr	r0, [pc, #16]	; (1c50 <k_mem_slab_alloc+0x50>)
    1c40:	f000 fafa 	bl	2238 <z_pend_curr>
		if (result == 0) {
    1c44:	b918      	cbnz	r0, 1c4e <k_mem_slab_alloc+0x4e>
			*mem = _current->base.swap_data;
    1c46:	4b03      	ldr	r3, [pc, #12]	; (1c54 <k_mem_slab_alloc+0x54>)
    1c48:	689b      	ldr	r3, [r3, #8]
    1c4a:	695b      	ldr	r3, [r3, #20]
    1c4c:	6023      	str	r3, [r4, #0]
}
    1c4e:	bd10      	pop	{r4, pc}
    1c50:	2000068a 	.word	0x2000068a
    1c54:	2000062c 	.word	0x2000062c

00001c58 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    1c58:	b570      	push	{r4, r5, r6, lr}
    1c5a:	4604      	mov	r4, r0
    1c5c:	460d      	mov	r5, r1
	__asm__ volatile(
    1c5e:	f04f 0320 	mov.w	r3, #32
    1c62:	f3ef 8611 	mrs	r6, BASEPRI
    1c66:	f383 8811 	msr	BASEPRI, r3
    1c6a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    1c6e:	f002 f868 	bl	3d42 <z_unpend_first_thread>

	if (pending_thread != NULL) {
    1c72:	b180      	cbz	r0, 1c96 <k_mem_slab_free+0x3e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    1c74:	2100      	movs	r1, #0
		z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    1c76:	682a      	ldr	r2, [r5, #0]
    1c78:	6681      	str	r1, [r0, #104]	; 0x68
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    1c7a:	6142      	str	r2, [r0, #20]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    1c7c:	7b42      	ldrb	r2, [r0, #13]
    1c7e:	06d2      	lsls	r2, r2, #27
    1c80:	d103      	bne.n	1c8a <k_mem_slab_free+0x32>
	if (z_is_thread_ready(thread)) {
    1c82:	6983      	ldr	r3, [r0, #24]
    1c84:	b90b      	cbnz	r3, 1c8a <k_mem_slab_free+0x32>
		z_add_thread_to_ready_q(thread);
    1c86:	f000 f979 	bl	1f7c <z_add_thread_to_ready_q>
		z_ready_thread(pending_thread);
		z_reschedule(&lock, key);
    1c8a:	4631      	mov	r1, r6
		**(char ***)mem = slab->free_list;
		slab->free_list = *(char **)mem;
		slab->num_used--;
		k_spin_unlock(&lock, key);
	}
}
    1c8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule(&lock, key);
    1c90:	4807      	ldr	r0, [pc, #28]	; (1cb0 <k_mem_slab_free+0x58>)
    1c92:	f001 bffe 	b.w	3c92 <z_reschedule>
		**(char ***)mem = slab->free_list;
    1c96:	682b      	ldr	r3, [r5, #0]
    1c98:	6962      	ldr	r2, [r4, #20]
    1c9a:	601a      	str	r2, [r3, #0]
		slab->free_list = *(char **)mem;
    1c9c:	682b      	ldr	r3, [r5, #0]
    1c9e:	6163      	str	r3, [r4, #20]
		slab->num_used--;
    1ca0:	69a3      	ldr	r3, [r4, #24]
    1ca2:	3b01      	subs	r3, #1
    1ca4:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    1ca6:	f386 8811 	msr	BASEPRI, r6
    1caa:	f3bf 8f6f 	isb	sy
}
    1cae:	bd70      	pop	{r4, r5, r6, pc}
    1cb0:	2000068a 	.word	0x2000068a

00001cb4 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, s32_t timeout)
{
    1cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cb6:	4604      	mov	r4, r0
    1cb8:	460f      	mov	r7, r1
	__asm__ volatile(
    1cba:	f04f 0320 	mov.w	r3, #32
    1cbe:	f3ef 8511 	mrs	r5, BASEPRI
    1cc2:	f383 8811 	msr	BASEPRI, r3
    1cc6:	f3bf 8f6f 	isb	sy
	bool resched = false;

	sys_trace_void(SYS_TRACE_ID_MUTEX_LOCK);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    1cca:	68c2      	ldr	r2, [r0, #12]
    1ccc:	4930      	ldr	r1, [pc, #192]	; (1d90 <z_impl_k_mutex_lock+0xdc>)
    1cce:	b15a      	cbz	r2, 1ce8 <z_impl_k_mutex_lock+0x34>
    1cd0:	6880      	ldr	r0, [r0, #8]
    1cd2:	688e      	ldr	r6, [r1, #8]
    1cd4:	42b0      	cmp	r0, r6
    1cd6:	d015      	beq.n	1d04 <z_impl_k_mutex_lock+0x50>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
	}

	if (unlikely(timeout == (s32_t)K_NO_WAIT)) {
    1cd8:	b9b7      	cbnz	r7, 1d08 <z_impl_k_mutex_lock+0x54>
	__asm__ volatile(
    1cda:	f385 8811 	msr	BASEPRI, r5
    1cde:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    1ce2:	f06f 000f 	mvn.w	r0, #15
    1ce6:	e00c      	b.n	1d02 <z_impl_k_mutex_lock+0x4e>
					_current->base.prio :
    1ce8:	688b      	ldr	r3, [r1, #8]
    1cea:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    1cee:	6123      	str	r3, [r4, #16]
		mutex->owner = _current;
    1cf0:	688b      	ldr	r3, [r1, #8]
		mutex->lock_count++;
    1cf2:	3201      	adds	r2, #1
    1cf4:	60e2      	str	r2, [r4, #12]
		mutex->owner = _current;
    1cf6:	60a3      	str	r3, [r4, #8]
    1cf8:	f385 8811 	msr	BASEPRI, r5
    1cfc:	f3bf 8f6f 	isb	sy
		return 0;
    1d00:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    1d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					_current->base.prio :
    1d04:	6923      	ldr	r3, [r4, #16]
    1d06:	e7f2      	b.n	1cee <z_impl_k_mutex_lock+0x3a>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    1d08:	f990 300e 	ldrsb.w	r3, [r0, #14]
    1d0c:	f996 100e 	ldrsb.w	r1, [r6, #14]
    1d10:	4299      	cmp	r1, r3
    1d12:	bfa8      	it	ge
    1d14:	4619      	movge	r1, r3
    1d16:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    1d1a:	4299      	cmp	r1, r3
    1d1c:	da2b      	bge.n	1d76 <z_impl_k_mutex_lock+0xc2>
		return z_set_prio(mutex->owner, new_prio);
    1d1e:	f000 fa9f 	bl	2260 <z_set_prio>
    1d22:	4606      	mov	r6, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    1d24:	463b      	mov	r3, r7
    1d26:	4622      	mov	r2, r4
    1d28:	4629      	mov	r1, r5
    1d2a:	481a      	ldr	r0, [pc, #104]	; (1d94 <z_impl_k_mutex_lock+0xe0>)
    1d2c:	f000 fa84 	bl	2238 <z_pend_curr>
	if (got_mutex == 0) {
    1d30:	2800      	cmp	r0, #0
    1d32:	d0e6      	beq.n	1d02 <z_impl_k_mutex_lock+0x4e>
	__asm__ volatile(
    1d34:	f04f 0320 	mov.w	r3, #32
    1d38:	f3ef 8511 	mrs	r5, BASEPRI
    1d3c:	f383 8811 	msr	BASEPRI, r3
    1d40:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    1d44:	6823      	ldr	r3, [r4, #0]
    1d46:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    1d48:	429c      	cmp	r4, r3
    1d4a:	d007      	beq.n	1d5c <z_impl_k_mutex_lock+0xa8>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    1d4c:	b133      	cbz	r3, 1d5c <z_impl_k_mutex_lock+0xa8>
    1d4e:	f993 300e 	ldrsb.w	r3, [r3, #14]
    1d52:	4299      	cmp	r1, r3
    1d54:	bfa8      	it	ge
    1d56:	4619      	movge	r1, r3
    1d58:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    1d5c:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    1d5e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    1d62:	4299      	cmp	r1, r3
    1d64:	d109      	bne.n	1d7a <z_impl_k_mutex_lock+0xc6>
	if (resched) {
    1d66:	b16e      	cbz	r6, 1d84 <z_impl_k_mutex_lock+0xd0>
		z_reschedule(&lock, key);
    1d68:	4629      	mov	r1, r5
    1d6a:	480a      	ldr	r0, [pc, #40]	; (1d94 <z_impl_k_mutex_lock+0xe0>)
    1d6c:	f001 ff91 	bl	3c92 <z_reschedule>
	return -EAGAIN;
    1d70:	f06f 000a 	mvn.w	r0, #10
    1d74:	e7c5      	b.n	1d02 <z_impl_k_mutex_lock+0x4e>
	bool resched = false;
    1d76:	2600      	movs	r6, #0
    1d78:	e7d4      	b.n	1d24 <z_impl_k_mutex_lock+0x70>
		return z_set_prio(mutex->owner, new_prio);
    1d7a:	f000 fa71 	bl	2260 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    1d7e:	2800      	cmp	r0, #0
    1d80:	d1f2      	bne.n	1d68 <z_impl_k_mutex_lock+0xb4>
    1d82:	e7f0      	b.n	1d66 <z_impl_k_mutex_lock+0xb2>
	__asm__ volatile(
    1d84:	f385 8811 	msr	BASEPRI, r5
    1d88:	f3bf 8f6f 	isb	sy
    1d8c:	e7f0      	b.n	1d70 <z_impl_k_mutex_lock+0xbc>
    1d8e:	bf00      	nop
    1d90:	2000062c 	.word	0x2000062c
    1d94:	2000068a 	.word	0x2000068a

00001d98 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    1d98:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *new_owner;

	CHECKIF(mutex->owner == NULL) {
    1d9a:	6883      	ldr	r3, [r0, #8]
{
    1d9c:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    1d9e:	2b00      	cmp	r3, #0
    1da0:	d03b      	beq.n	1e1a <z_impl_k_mutex_unlock+0x82>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    1da2:	4a21      	ldr	r2, [pc, #132]	; (1e28 <z_impl_k_mutex_unlock+0x90>)
    1da4:	6892      	ldr	r2, [r2, #8]
    1da6:	4293      	cmp	r3, r2
    1da8:	d13a      	bne.n	1e20 <z_impl_k_mutex_unlock+0x88>
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    1daa:	7bda      	ldrb	r2, [r3, #15]
    1dac:	3a01      	subs	r2, #1
    1dae:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
    1db0:	68c3      	ldr	r3, [r0, #12]
    1db2:	2b01      	cmp	r3, #1
    1db4:	d005      	beq.n	1dc2 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    1db6:	3b01      	subs	r3, #1
    1db8:	60c3      	str	r3, [r0, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
    1dba:	f000 f8c3 	bl	1f44 <k_sched_unlock>
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);

	return 0;
    1dbe:	2000      	movs	r0, #0
}
    1dc0:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    1dc2:	f04f 0320 	mov.w	r3, #32
    1dc6:	f3ef 8511 	mrs	r5, BASEPRI
    1dca:	f383 8811 	msr	BASEPRI, r3
    1dce:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    1dd2:	6901      	ldr	r1, [r0, #16]
    1dd4:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    1dd6:	f990 300e 	ldrsb.w	r3, [r0, #14]
    1dda:	4299      	cmp	r1, r3
    1ddc:	d001      	beq.n	1de2 <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    1dde:	f000 fa3f 	bl	2260 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    1de2:	4620      	mov	r0, r4
    1de4:	f001 ffad 	bl	3d42 <z_unpend_first_thread>
	mutex->owner = new_owner;
    1de8:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    1dea:	b180      	cbz	r0, 1e0e <z_impl_k_mutex_unlock+0x76>
		mutex->owner_orig_prio = new_owner->base.prio;
    1dec:	f990 200e 	ldrsb.w	r2, [r0, #14]
    1df0:	6122      	str	r2, [r4, #16]
    1df2:	2200      	movs	r2, #0
    1df4:	6682      	str	r2, [r0, #104]	; 0x68
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    1df6:	7b42      	ldrb	r2, [r0, #13]
    1df8:	06d2      	lsls	r2, r2, #27
    1dfa:	d103      	bne.n	1e04 <z_impl_k_mutex_unlock+0x6c>
	if (z_is_thread_ready(thread)) {
    1dfc:	6983      	ldr	r3, [r0, #24]
    1dfe:	b90b      	cbnz	r3, 1e04 <z_impl_k_mutex_unlock+0x6c>
		z_add_thread_to_ready_q(thread);
    1e00:	f000 f8bc 	bl	1f7c <z_add_thread_to_ready_q>
		z_reschedule(&lock, key);
    1e04:	4629      	mov	r1, r5
    1e06:	4809      	ldr	r0, [pc, #36]	; (1e2c <z_impl_k_mutex_unlock+0x94>)
    1e08:	f001 ff43 	bl	3c92 <z_reschedule>
    1e0c:	e7d5      	b.n	1dba <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    1e0e:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    1e10:	f385 8811 	msr	BASEPRI, r5
    1e14:	f3bf 8f6f 	isb	sy
    1e18:	e7cf      	b.n	1dba <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    1e1a:	f06f 0015 	mvn.w	r0, #21
    1e1e:	e7cf      	b.n	1dc0 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    1e20:	f04f 30ff 	mov.w	r0, #4294967295
    1e24:	e7cc      	b.n	1dc0 <z_impl_k_mutex_unlock+0x28>
    1e26:	bf00      	nop
    1e28:	2000062c 	.word	0x2000062c
    1e2c:	2000068a 	.word	0x2000068a

00001e30 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    1e30:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    1e32:	4c08      	ldr	r4, [pc, #32]	; (1e54 <z_reset_time_slice+0x24>)
    1e34:	6823      	ldr	r3, [r4, #0]
    1e36:	b15b      	cbz	r3, 1e50 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    1e38:	f7fe fcf8 	bl	82c <z_clock_elapsed>
    1e3c:	6823      	ldr	r3, [r4, #0]
    1e3e:	4a06      	ldr	r2, [pc, #24]	; (1e58 <z_reset_time_slice+0x28>)
    1e40:	4418      	add	r0, r3
    1e42:	6110      	str	r0, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    1e44:	2100      	movs	r1, #0
	}
}
    1e46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		z_set_timeout_expiry(slice_time, false);
    1e4a:	4618      	mov	r0, r3
    1e4c:	f001 bfdb 	b.w	3e06 <z_set_timeout_expiry>
}
    1e50:	bd10      	pop	{r4, pc}
    1e52:	bf00      	nop
    1e54:	20000664 	.word	0x20000664
    1e58:	2000062c 	.word	0x2000062c

00001e5c <k_sched_time_slice_set>:

void k_sched_time_slice_set(s32_t slice, int prio)
{
    1e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e5e:	460d      	mov	r5, r1
	__asm__ volatile(
    1e60:	f04f 0320 	mov.w	r3, #32
    1e64:	f3ef 8411 	mrs	r4, BASEPRI
    1e68:	f383 8811 	msr	BASEPRI, r3
    1e6c:	f3bf 8f6f 	isb	sy
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (u32_t)((t * to_hz + off) / from_hz);
    1e70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    1e74:	f240 36e7 	movw	r6, #999	; 0x3e7
    1e78:	2700      	movs	r7, #0
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    1e7a:	2200      	movs	r2, #0
    1e7c:	fbe1 6700 	umlal	r6, r7, r1, r0
    1e80:	4b09      	ldr	r3, [pc, #36]	; (1ea8 <k_sched_time_slice_set+0x4c>)
    1e82:	4630      	mov	r0, r6
    1e84:	611a      	str	r2, [r3, #16]
    1e86:	4639      	mov	r1, r7
    1e88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1e8c:	2300      	movs	r3, #0
    1e8e:	f7fe f9d5 	bl	23c <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    1e92:	4b06      	ldr	r3, [pc, #24]	; (1eac <k_sched_time_slice_set+0x50>)
    1e94:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    1e96:	4b06      	ldr	r3, [pc, #24]	; (1eb0 <k_sched_time_slice_set+0x54>)
    1e98:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    1e9a:	f7ff ffc9 	bl	1e30 <z_reset_time_slice>
	__asm__ volatile(
    1e9e:	f384 8811 	msr	BASEPRI, r4
    1ea2:	f3bf 8f6f 	isb	sy
	}
}
    1ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ea8:	2000062c 	.word	0x2000062c
    1eac:	20000664 	.word	0x20000664
    1eb0:	20000660 	.word	0x20000660

00001eb4 <k_sched_lock>:
	__asm__ volatile(
    1eb4:	f04f 0320 	mov.w	r3, #32
    1eb8:	f3ef 8111 	mrs	r1, BASEPRI
    1ebc:	f383 8811 	msr	BASEPRI, r3
    1ec0:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    1ec4:	4b04      	ldr	r3, [pc, #16]	; (1ed8 <k_sched_lock+0x24>)
    1ec6:	689a      	ldr	r2, [r3, #8]
    1ec8:	7bd3      	ldrb	r3, [r2, #15]
    1eca:	3b01      	subs	r3, #1
    1ecc:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    1ece:	f381 8811 	msr	BASEPRI, r1
    1ed2:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    1ed6:	4770      	bx	lr
    1ed8:	2000062c 	.word	0x2000062c

00001edc <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    1edc:	4b09      	ldr	r3, [pc, #36]	; (1f04 <z_priq_dumb_remove+0x28>)
    1ede:	f103 0228 	add.w	r2, r3, #40	; 0x28
    1ee2:	4282      	cmp	r2, r0
    1ee4:	d105      	bne.n	1ef2 <z_priq_dumb_remove+0x16>
    1ee6:	689b      	ldr	r3, [r3, #8]
    1ee8:	428b      	cmp	r3, r1
    1eea:	d102      	bne.n	1ef2 <z_priq_dumb_remove+0x16>
    1eec:	7b4b      	ldrb	r3, [r1, #13]
    1eee:	06db      	lsls	r3, r3, #27
    1ef0:	d106      	bne.n	1f00 <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    1ef2:	e9d1 3200 	ldrd	r3, r2, [r1]
    1ef6:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    1ef8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    1efa:	2300      	movs	r3, #0
	node->prev = NULL;
    1efc:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    1f00:	4770      	bx	lr
    1f02:	bf00      	nop
    1f04:	2000062c 	.word	0x2000062c

00001f08 <update_cache>:
{
    1f08:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    1f0a:	4c0d      	ldr	r4, [pc, #52]	; (1f40 <update_cache+0x38>)
{
    1f0c:	4602      	mov	r2, r0
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    1f0e:	f104 0028 	add.w	r0, r4, #40	; 0x28
    1f12:	f001 fedf 	bl	3cd4 <z_priq_dumb_best>
	return thread ? thread : _current_cpu->idle_thread;
    1f16:	4605      	mov	r5, r0
    1f18:	b900      	cbnz	r0, 1f1c <update_cache+0x14>
    1f1a:	68e5      	ldr	r5, [r4, #12]
	if (preempt_ok != 0) {
    1f1c:	68a3      	ldr	r3, [r4, #8]
    1f1e:	b94a      	cbnz	r2, 1f34 <update_cache+0x2c>
	if (z_is_thread_prevented_from_running(_current)) {
    1f20:	7b5a      	ldrb	r2, [r3, #13]
    1f22:	06d2      	lsls	r2, r2, #27
    1f24:	d106      	bne.n	1f34 <update_cache+0x2c>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    1f26:	69aa      	ldr	r2, [r5, #24]
    1f28:	b922      	cbnz	r2, 1f34 <update_cache+0x2c>
	if (is_preempt(_current) || is_metairq(thread)) {
    1f2a:	89da      	ldrh	r2, [r3, #14]
    1f2c:	2a7f      	cmp	r2, #127	; 0x7f
    1f2e:	d901      	bls.n	1f34 <update_cache+0x2c>
		_kernel.ready_q.cache = _current;
    1f30:	6263      	str	r3, [r4, #36]	; 0x24
}
    1f32:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    1f34:	429d      	cmp	r5, r3
    1f36:	d001      	beq.n	1f3c <update_cache+0x34>
			z_reset_time_slice();
    1f38:	f7ff ff7a 	bl	1e30 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    1f3c:	6265      	str	r5, [r4, #36]	; 0x24
}
    1f3e:	e7f8      	b.n	1f32 <update_cache+0x2a>
    1f40:	2000062c 	.word	0x2000062c

00001f44 <k_sched_unlock>:
{
    1f44:	b510      	push	{r4, lr}
	__asm__ volatile(
    1f46:	f04f 0320 	mov.w	r3, #32
    1f4a:	f3ef 8411 	mrs	r4, BASEPRI
    1f4e:	f383 8811 	msr	BASEPRI, r3
    1f52:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    1f56:	4b08      	ldr	r3, [pc, #32]	; (1f78 <k_sched_unlock+0x34>)
		update_cache(0);
    1f58:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    1f5a:	689a      	ldr	r2, [r3, #8]
    1f5c:	7bd3      	ldrb	r3, [r2, #15]
    1f5e:	3301      	adds	r3, #1
    1f60:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    1f62:	f7ff ffd1 	bl	1f08 <update_cache>
	__asm__ volatile(
    1f66:	f384 8811 	msr	BASEPRI, r4
    1f6a:	f3bf 8f6f 	isb	sy
}
    1f6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    1f72:	f001 bea5 	b.w	3cc0 <z_reschedule_unlocked>
    1f76:	bf00      	nop
    1f78:	2000062c 	.word	0x2000062c

00001f7c <z_add_thread_to_ready_q>:
{
    1f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    1f7e:	f04f 0320 	mov.w	r3, #32
    1f82:	f3ef 8411 	mrs	r4, BASEPRI
    1f86:	f383 8811 	msr	BASEPRI, r3
    1f8a:	f3bf 8f6f 	isb	sy
	return list->head == list;
    1f8e:	4a15      	ldr	r2, [pc, #84]	; (1fe4 <z_add_thread_to_ready_q+0x68>)
    1f90:	4611      	mov	r1, r2
    1f92:	f851 3f28 	ldr.w	r3, [r1, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    1f96:	428b      	cmp	r3, r1
    1f98:	d01d      	beq.n	1fd6 <z_add_thread_to_ready_q+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    1f9a:	b1e3      	cbz	r3, 1fd6 <z_add_thread_to_ready_q+0x5a>
    1f9c:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
	if (thread_1->base.prio < thread_2->base.prio) {
    1f9e:	f990 500e 	ldrsb.w	r5, [r0, #14]
    1fa2:	f993 700e 	ldrsb.w	r7, [r3, #14]
    1fa6:	42af      	cmp	r7, r5
    1fa8:	dd10      	ble.n	1fcc <z_add_thread_to_ready_q+0x50>
	node->prev = successor->prev;
    1faa:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    1fac:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    1fb0:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    1fb2:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    1fb4:	7b43      	ldrb	r3, [r0, #13]
    1fb6:	f063 037f 	orn	r3, r3, #127	; 0x7f
    1fba:	7343      	strb	r3, [r0, #13]
		update_cache(0);
    1fbc:	2000      	movs	r0, #0
    1fbe:	f7ff ffa3 	bl	1f08 <update_cache>
	__asm__ volatile(
    1fc2:	f384 8811 	msr	BASEPRI, r4
    1fc6:	f3bf 8f6f 	isb	sy
}
    1fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    1fcc:	42b3      	cmp	r3, r6
    1fce:	d002      	beq.n	1fd6 <z_add_thread_to_ready_q+0x5a>
    1fd0:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    1fd2:	2b00      	cmp	r3, #0
    1fd4:	d1e5      	bne.n	1fa2 <z_add_thread_to_ready_q+0x26>
	node->prev = list->tail;
    1fd6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    1fd8:	6001      	str	r1, [r0, #0]
	node->prev = list->tail;
    1fda:	6043      	str	r3, [r0, #4]
	list->tail->next = node;
    1fdc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    1fde:	6018      	str	r0, [r3, #0]
	list->tail = node;
    1fe0:	62d0      	str	r0, [r2, #44]	; 0x2c
    1fe2:	e7e7      	b.n	1fb4 <z_add_thread_to_ready_q+0x38>
    1fe4:	2000062c 	.word	0x2000062c

00001fe8 <z_move_thread_to_end_of_prio_q>:
{
    1fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1fea:	4604      	mov	r4, r0
	__asm__ volatile(
    1fec:	f04f 0320 	mov.w	r3, #32
    1ff0:	f3ef 8511 	mrs	r5, BASEPRI
    1ff4:	f383 8811 	msr	BASEPRI, r3
    1ff8:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    1ffc:	f990 300d 	ldrsb.w	r3, [r0, #13]
    2000:	2b00      	cmp	r3, #0
    2002:	da03      	bge.n	200c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    2004:	4601      	mov	r1, r0
    2006:	4818      	ldr	r0, [pc, #96]	; (2068 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x68>)
    2008:	f7ff ff68 	bl	1edc <z_priq_dumb_remove>
	return list->head == list;
    200c:	4a17      	ldr	r2, [pc, #92]	; (206c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x6c>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
    200e:	f102 0128 	add.w	r1, r2, #40	; 0x28
    2012:	e9d2 300a 	ldrd	r3, r0, [r2, #40]	; 0x28
    2016:	428b      	cmp	r3, r1
    2018:	d01f      	beq.n	205a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    201a:	b1f3      	cbz	r3, 205a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5a>
	if (thread_1->base.prio < thread_2->base.prio) {
    201c:	f994 600e 	ldrsb.w	r6, [r4, #14]
    2020:	f993 700e 	ldrsb.w	r7, [r3, #14]
    2024:	42b7      	cmp	r7, r6
    2026:	dd13      	ble.n	2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>
	node->prev = successor->prev;
    2028:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    202a:	e9c4 3100 	strd	r3, r1, [r4]
	successor->prev->next = node;
    202e:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    2030:	605c      	str	r4, [r3, #4]
    2032:	7b63      	ldrb	r3, [r4, #13]
		update_cache(thread == _current);
    2034:	6890      	ldr	r0, [r2, #8]
    2036:	f063 037f 	orn	r3, r3, #127	; 0x7f
    203a:	7363      	strb	r3, [r4, #13]
    203c:	1b03      	subs	r3, r0, r4
    203e:	4258      	negs	r0, r3
    2040:	4158      	adcs	r0, r3
    2042:	f7ff ff61 	bl	1f08 <update_cache>
	__asm__ volatile(
    2046:	f385 8811 	msr	BASEPRI, r5
    204a:	f3bf 8f6f 	isb	sy
}
    204e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    2050:	4298      	cmp	r0, r3
    2052:	d002      	beq.n	205a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5a>
    2054:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2056:	2b00      	cmp	r3, #0
    2058:	d1e2      	bne.n	2020 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x20>
	node->prev = list->tail;
    205a:	e9c4 1000 	strd	r1, r0, [r4]
	list->tail->next = node;
    205e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2060:	601c      	str	r4, [r3, #0]
	list->tail = node;
    2062:	62d4      	str	r4, [r2, #44]	; 0x2c
    2064:	e7e5      	b.n	2032 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x32>
    2066:	bf00      	nop
    2068:	20000654 	.word	0x20000654
    206c:	2000062c 	.word	0x2000062c

00002070 <z_time_slice>:
	if (pending_current == _current) {
    2070:	4a15      	ldr	r2, [pc, #84]	; (20c8 <z_time_slice+0x58>)
    2072:	4916      	ldr	r1, [pc, #88]	; (20cc <z_time_slice+0x5c>)
{
    2074:	b538      	push	{r3, r4, r5, lr}
	if (pending_current == _current) {
    2076:	680c      	ldr	r4, [r1, #0]
    2078:	6893      	ldr	r3, [r2, #8]
    207a:	42a3      	cmp	r3, r4
    207c:	4614      	mov	r4, r2
    207e:	d103      	bne.n	2088 <z_time_slice+0x18>
}
    2080:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			z_reset_time_slice();
    2084:	f7ff bed4 	b.w	1e30 <z_reset_time_slice>
	pending_current = NULL;
    2088:	2500      	movs	r5, #0
    208a:	600d      	str	r5, [r1, #0]
	if (slice_time && sliceable(_current)) {
    208c:	4910      	ldr	r1, [pc, #64]	; (20d0 <z_time_slice+0x60>)
    208e:	6809      	ldr	r1, [r1, #0]
    2090:	b1b9      	cbz	r1, 20c2 <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
    2092:	89d9      	ldrh	r1, [r3, #14]
    2094:	297f      	cmp	r1, #127	; 0x7f
    2096:	d814      	bhi.n	20c2 <z_time_slice+0x52>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    2098:	490e      	ldr	r1, [pc, #56]	; (20d4 <z_time_slice+0x64>)
    209a:	f993 500e 	ldrsb.w	r5, [r3, #14]
    209e:	6809      	ldr	r1, [r1, #0]
    20a0:	428d      	cmp	r5, r1
    20a2:	db0e      	blt.n	20c2 <z_time_slice+0x52>
		&& !z_is_idle_thread_object(thread)
    20a4:	490c      	ldr	r1, [pc, #48]	; (20d8 <z_time_slice+0x68>)
    20a6:	428b      	cmp	r3, r1
    20a8:	d00b      	beq.n	20c2 <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
    20aa:	6999      	ldr	r1, [r3, #24]
    20ac:	b949      	cbnz	r1, 20c2 <z_time_slice+0x52>
		if (ticks >= _current_cpu->slice_ticks) {
    20ae:	6911      	ldr	r1, [r2, #16]
    20b0:	4281      	cmp	r1, r0
    20b2:	dc03      	bgt.n	20bc <z_time_slice+0x4c>
			z_move_thread_to_end_of_prio_q(_current);
    20b4:	4618      	mov	r0, r3
    20b6:	f7ff ff97 	bl	1fe8 <z_move_thread_to_end_of_prio_q>
    20ba:	e7e1      	b.n	2080 <z_time_slice+0x10>
			_current_cpu->slice_ticks -= ticks;
    20bc:	1a09      	subs	r1, r1, r0
    20be:	6111      	str	r1, [r2, #16]
}
    20c0:	bd38      	pop	{r3, r4, r5, pc}
		_current_cpu->slice_ticks = 0;
    20c2:	2300      	movs	r3, #0
    20c4:	6123      	str	r3, [r4, #16]
    20c6:	e7fb      	b.n	20c0 <z_time_slice+0x50>
    20c8:	2000062c 	.word	0x2000062c
    20cc:	2000065c 	.word	0x2000065c
    20d0:	20000664 	.word	0x20000664
    20d4:	20000660 	.word	0x20000660
    20d8:	20000554 	.word	0x20000554

000020dc <z_thread_single_abort>:
	if (thread->fn_abort != NULL) {
    20dc:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
    20de:	b570      	push	{r4, r5, r6, lr}
    20e0:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    20e2:	b103      	cbz	r3, 20e6 <z_thread_single_abort+0xa>
		thread->fn_abort();
    20e4:	4798      	blx	r3
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    20e6:	f104 0018 	add.w	r0, r4, #24
    20ea:	f001 fe66 	bl	3dba <z_abort_timeout>
	__asm__ volatile(
    20ee:	f04f 0320 	mov.w	r3, #32
    20f2:	f3ef 8511 	mrs	r5, BASEPRI
    20f6:	f383 8811 	msr	BASEPRI, r3
    20fa:	f3bf 8f6f 	isb	sy
		if (z_is_thread_ready(thread)) {
    20fe:	4620      	mov	r0, r4
    2100:	f001 fdbe 	bl	3c80 <z_is_thread_ready>
    2104:	4606      	mov	r6, r0
    2106:	b1d8      	cbz	r0, 2140 <z_thread_single_abort+0x64>
			if (z_is_thread_queued(thread)) {
    2108:	f994 300d 	ldrsb.w	r3, [r4, #13]
    210c:	2b00      	cmp	r3, #0
    210e:	da07      	bge.n	2120 <z_thread_single_abort+0x44>
				_priq_run_remove(&_kernel.ready_q.runq,
    2110:	4621      	mov	r1, r4
    2112:	4812      	ldr	r0, [pc, #72]	; (215c <z_thread_single_abort+0x80>)
    2114:	f7ff fee2 	bl	1edc <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2118:	7b63      	ldrb	r3, [r4, #13]
    211a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    211e:	7363      	strb	r3, [r4, #13]
			update_cache(thread == _current);
    2120:	4b0f      	ldr	r3, [pc, #60]	; (2160 <z_thread_single_abort+0x84>)
    2122:	6898      	ldr	r0, [r3, #8]
    2124:	1b02      	subs	r2, r0, r4
    2126:	4250      	negs	r0, r2
    2128:	4150      	adcs	r0, r2
    212a:	f7ff feed 	bl	1f08 <update_cache>
		thread->base.thread_state |= mask;
    212e:	7b63      	ldrb	r3, [r4, #13]
    2130:	f043 0308 	orr.w	r3, r3, #8
    2134:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    2136:	f385 8811 	msr	BASEPRI, r5
    213a:	f3bf 8f6f 	isb	sy
}
    213e:	bd70      	pop	{r4, r5, r6, pc}
			if (z_is_thread_pending(thread)) {
    2140:	7b63      	ldrb	r3, [r4, #13]
    2142:	079b      	lsls	r3, r3, #30
    2144:	d5f3      	bpl.n	212e <z_thread_single_abort+0x52>
				_priq_wait_remove(&pended_on(thread)->waitq,
    2146:	4621      	mov	r1, r4
    2148:	68a0      	ldr	r0, [r4, #8]
    214a:	f7ff fec7 	bl	1edc <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    214e:	7b63      	ldrb	r3, [r4, #13]
				thread->base.pended_on = NULL;
    2150:	60a6      	str	r6, [r4, #8]
    2152:	f023 0302 	bic.w	r3, r3, #2
    2156:	7363      	strb	r3, [r4, #13]
    2158:	e7e9      	b.n	212e <z_thread_single_abort+0x52>
    215a:	bf00      	nop
    215c:	20000654 	.word	0x20000654
    2160:	2000062c 	.word	0x2000062c

00002164 <z_remove_thread_from_ready_q>:
{
    2164:	b538      	push	{r3, r4, r5, lr}
    2166:	4604      	mov	r4, r0
	__asm__ volatile(
    2168:	f04f 0320 	mov.w	r3, #32
    216c:	f3ef 8511 	mrs	r5, BASEPRI
    2170:	f383 8811 	msr	BASEPRI, r3
    2174:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2178:	f990 300d 	ldrsb.w	r3, [r0, #13]
    217c:	2b00      	cmp	r3, #0
    217e:	da07      	bge.n	2190 <z_remove_thread_from_ready_q+0x2c>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    2180:	4601      	mov	r1, r0
    2182:	4809      	ldr	r0, [pc, #36]	; (21a8 <z_remove_thread_from_ready_q+0x44>)
    2184:	f7ff feaa 	bl	1edc <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2188:	7b63      	ldrb	r3, [r4, #13]
    218a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    218e:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    2190:	4b06      	ldr	r3, [pc, #24]	; (21ac <z_remove_thread_from_ready_q+0x48>)
    2192:	6898      	ldr	r0, [r3, #8]
    2194:	1b03      	subs	r3, r0, r4
    2196:	4258      	negs	r0, r3
    2198:	4158      	adcs	r0, r3
    219a:	f7ff feb5 	bl	1f08 <update_cache>
	__asm__ volatile(
    219e:	f385 8811 	msr	BASEPRI, r5
    21a2:	f3bf 8f6f 	isb	sy
}
    21a6:	bd38      	pop	{r3, r4, r5, pc}
    21a8:	20000654 	.word	0x20000654
    21ac:	2000062c 	.word	0x2000062c

000021b0 <pend>:
{
    21b0:	b570      	push	{r4, r5, r6, lr}
    21b2:	4604      	mov	r4, r0
    21b4:	460d      	mov	r5, r1
    21b6:	4616      	mov	r6, r2
	z_remove_thread_from_ready_q(thread);
    21b8:	f7ff ffd4 	bl	2164 <z_remove_thread_from_ready_q>
	thread->base.thread_state |= _THREAD_PENDING;
    21bc:	7b63      	ldrb	r3, [r4, #13]
    21be:	f043 0302 	orr.w	r3, r3, #2
    21c2:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    21c4:	b17d      	cbz	r5, 21e6 <pend+0x36>
	return list->head == list;
    21c6:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    21c8:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    21ca:	429d      	cmp	r5, r3
    21cc:	d029      	beq.n	2222 <pend+0x72>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    21ce:	b343      	cbz	r3, 2222 <pend+0x72>
	if (thread_1->base.prio < thread_2->base.prio) {
    21d0:	f994 200e 	ldrsb.w	r2, [r4, #14]
    21d4:	f993 100e 	ldrsb.w	r1, [r3, #14]
    21d8:	4291      	cmp	r1, r2
    21da:	dd1c      	ble.n	2216 <pend+0x66>
	node->prev = successor->prev;
    21dc:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    21de:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    21e2:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    21e4:	605c      	str	r4, [r3, #4]
	if (timeout != K_FOREVER) {
    21e6:	1c73      	adds	r3, r6, #1
    21e8:	d022      	beq.n	2230 <pend+0x80>
    21ea:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    21ee:	f240 30e7 	movw	r0, #999	; 0x3e7
    21f2:	2100      	movs	r1, #0
    21f4:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
    21f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    21fc:	fbc5 0106 	smlal	r0, r1, r5, r6
    2200:	2300      	movs	r3, #0
    2202:	f7fe f81b 	bl	23c <__aeabi_uldivmod>
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    2206:	490b      	ldr	r1, [pc, #44]	; (2234 <pend+0x84>)
    2208:	1c42      	adds	r2, r0, #1
    220a:	f104 0018 	add.w	r0, r4, #24
}
    220e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    2212:	f000 b949 	b.w	24a8 <z_add_timeout>
	return (node == list->tail) ? NULL : node->next;
    2216:	6869      	ldr	r1, [r5, #4]
    2218:	428b      	cmp	r3, r1
    221a:	d002      	beq.n	2222 <pend+0x72>
    221c:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    221e:	2b00      	cmp	r3, #0
    2220:	d1d8      	bne.n	21d4 <pend+0x24>
	node->prev = list->tail;
    2222:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    2224:	6025      	str	r5, [r4, #0]
	node->prev = list->tail;
    2226:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    2228:	686b      	ldr	r3, [r5, #4]
    222a:	601c      	str	r4, [r3, #0]
	list->tail = node;
    222c:	606c      	str	r4, [r5, #4]
    222e:	e7da      	b.n	21e6 <pend+0x36>
}
    2230:	bd70      	pop	{r4, r5, r6, pc}
    2232:	bf00      	nop
    2234:	00003ce1 	.word	0x00003ce1

00002238 <z_pend_curr>:
{
    2238:	b510      	push	{r4, lr}
    223a:	460c      	mov	r4, r1
    223c:	4611      	mov	r1, r2
	pending_current = _current;
    223e:	4a06      	ldr	r2, [pc, #24]	; (2258 <z_pend_curr+0x20>)
    2240:	6890      	ldr	r0, [r2, #8]
    2242:	4a06      	ldr	r2, [pc, #24]	; (225c <z_pend_curr+0x24>)
    2244:	6010      	str	r0, [r2, #0]
	pend(_current, wait_q, timeout);
    2246:	461a      	mov	r2, r3
    2248:	f7ff ffb2 	bl	21b0 <pend>
    224c:	4620      	mov	r0, r4
}
    224e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2252:	f7fe bdef 	b.w	e34 <arch_swap>
    2256:	bf00      	nop
    2258:	2000062c 	.word	0x2000062c
    225c:	2000065c 	.word	0x2000065c

00002260 <z_set_prio>:
{
    2260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2264:	4604      	mov	r4, r0
	__asm__ volatile(
    2266:	f04f 0320 	mov.w	r3, #32
    226a:	f3ef 8911 	mrs	r9, BASEPRI
    226e:	f383 8811 	msr	BASEPRI, r3
    2272:	f3bf 8f6f 	isb	sy
		need_sched = z_is_thread_ready(thread);
    2276:	f001 fd03 	bl	3c80 <z_is_thread_ready>
		if (need_sched) {
    227a:	b24e      	sxtb	r6, r1
    227c:	4680      	mov	r8, r0
    227e:	b360      	cbz	r0, 22da <z_set_prio+0x7a>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    2280:	4d17      	ldr	r5, [pc, #92]	; (22e0 <z_set_prio+0x80>)
    2282:	4621      	mov	r1, r4
    2284:	f105 0728 	add.w	r7, r5, #40	; 0x28
    2288:	4638      	mov	r0, r7
    228a:	f7ff fe27 	bl	1edc <z_priq_dumb_remove>
	return list->head == list;
    228e:	6aab      	ldr	r3, [r5, #40]	; 0x28
				thread->base.prio = prio;
    2290:	73a6      	strb	r6, [r4, #14]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2292:	42bb      	cmp	r3, r7
    2294:	462a      	mov	r2, r5
    2296:	d019      	beq.n	22cc <z_set_prio+0x6c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2298:	b1c3      	cbz	r3, 22cc <z_set_prio+0x6c>
    229a:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
	if (thread_1->base.prio < thread_2->base.prio) {
    229c:	f993 000e 	ldrsb.w	r0, [r3, #14]
    22a0:	42b0      	cmp	r0, r6
    22a2:	dd0e      	ble.n	22c2 <z_set_prio+0x62>
	node->prev = successor->prev;
    22a4:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    22a6:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    22aa:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    22ac:	605c      	str	r4, [r3, #4]
			update_cache(1);
    22ae:	2001      	movs	r0, #1
    22b0:	f7ff fe2a 	bl	1f08 <update_cache>
	__asm__ volatile(
    22b4:	f389 8811 	msr	BASEPRI, r9
    22b8:	f3bf 8f6f 	isb	sy
}
    22bc:	4640      	mov	r0, r8
    22be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return (node == list->tail) ? NULL : node->next;
    22c2:	4299      	cmp	r1, r3
    22c4:	d002      	beq.n	22cc <z_set_prio+0x6c>
    22c6:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    22c8:	2b00      	cmp	r3, #0
    22ca:	d1e7      	bne.n	229c <z_set_prio+0x3c>
	node->prev = list->tail;
    22cc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    22ce:	6027      	str	r7, [r4, #0]
	node->prev = list->tail;
    22d0:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    22d2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    22d4:	601c      	str	r4, [r3, #0]
	list->tail = node;
    22d6:	62d4      	str	r4, [r2, #44]	; 0x2c
    22d8:	e7e9      	b.n	22ae <z_set_prio+0x4e>
			thread->base.prio = prio;
    22da:	73a6      	strb	r6, [r4, #14]
    22dc:	e7ea      	b.n	22b4 <z_set_prio+0x54>
    22de:	bf00      	nop
    22e0:	2000062c 	.word	0x2000062c

000022e4 <z_sched_init>:
		sys_dlist_init(&_kernel.ready_q.runq.queues[i]);
	}
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    22e4:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    22e6:	4b04      	ldr	r3, [pc, #16]	; (22f8 <z_sched_init+0x14>)
    22e8:	4608      	mov	r0, r1
    22ea:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    22ee:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    22f2:	f7ff bdb3 	b.w	1e5c <k_sched_time_slice_set>
    22f6:	bf00      	nop
    22f8:	2000062c 	.word	0x2000062c

000022fc <z_impl_k_current_get>:
#endif

k_tid_t z_impl_k_current_get(void)
{
	return _current;
}
    22fc:	4b01      	ldr	r3, [pc, #4]	; (2304 <z_impl_k_current_get+0x8>)
    22fe:	6898      	ldr	r0, [r3, #8]
    2300:	4770      	bx	lr
    2302:	bf00      	nop
    2304:	2000062c 	.word	0x2000062c

00002308 <z_impl_k_thread_start>:
}
#endif

#ifdef CONFIG_MULTITHREADING
void z_impl_k_thread_start(struct k_thread *thread)
{
    2308:	b510      	push	{r4, lr}
	__asm__ volatile(
    230a:	f04f 0220 	mov.w	r2, #32
    230e:	f3ef 8411 	mrs	r4, BASEPRI
    2312:	f382 8811 	msr	BASEPRI, r2
    2316:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock); /* protect kernel queues */

	if (z_has_thread_started(thread)) {
    231a:	7b42      	ldrb	r2, [r0, #13]
    231c:	0751      	lsls	r1, r2, #29
    231e:	d404      	bmi.n	232a <z_impl_k_thread_start+0x22>
	__asm__ volatile(
    2320:	f384 8811 	msr	BASEPRI, r4
    2324:	f3bf 8f6f 	isb	sy
	}

	z_mark_thread_as_started(thread);
	z_ready_thread(thread);
	z_reschedule(&lock, key);
}
    2328:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    232a:	f022 0104 	bic.w	r1, r2, #4
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    232e:	f012 0f1b 	tst.w	r2, #27
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2332:	7341      	strb	r1, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2334:	d103      	bne.n	233e <z_impl_k_thread_start+0x36>
	if (z_is_thread_ready(thread)) {
    2336:	6983      	ldr	r3, [r0, #24]
    2338:	b90b      	cbnz	r3, 233e <z_impl_k_thread_start+0x36>
		z_add_thread_to_ready_q(thread);
    233a:	f7ff fe1f 	bl	1f7c <z_add_thread_to_ready_q>
	z_reschedule(&lock, key);
    233e:	4621      	mov	r1, r4
}
    2340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&lock, key);
    2344:	4801      	ldr	r0, [pc, #4]	; (234c <z_impl_k_thread_start+0x44>)
    2346:	f001 bca4 	b.w	3c92 <z_reschedule>
    234a:	bf00      	nop
    234c:	2000068a 	.word	0x2000068a

00002350 <z_setup_new_thread>:
void z_setup_new_thread(struct k_thread *new_thread,
		       k_thread_stack_t *stack, size_t stack_size,
		       k_thread_entry_t entry,
		       void *p1, void *p2, void *p3,
		       int prio, u32_t options, const char *name)
{
    2350:	b530      	push	{r4, r5, lr}
    2352:	b087      	sub	sp, #28
	stack_size = STACK_ROUND_DOWN(stack_size
			- sizeof(*new_thread->userspace_local_data));
#endif
#endif

	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    2354:	9d0e      	ldr	r5, [sp, #56]	; 0x38
{
    2356:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    2358:	9504      	str	r5, [sp, #16]
    235a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    235c:	9503      	str	r5, [sp, #12]
    235e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    2360:	9502      	str	r5, [sp, #8]
    2362:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    2364:	9501      	str	r5, [sp, #4]
    2366:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    2368:	9500      	str	r5, [sp, #0]
    236a:	f7fe fddf 	bl	f2c <arch_new_thread>
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    236e:	4b03      	ldr	r3, [pc, #12]	; (237c <z_setup_new_thread+0x2c>)
    2370:	689b      	ldr	r3, [r3, #8]
    2372:	b103      	cbz	r3, 2376 <z_setup_new_thread+0x26>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    2374:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    2376:	6623      	str	r3, [r4, #96]	; 0x60
	sys_trace_thread_create(new_thread);
}
    2378:	b007      	add	sp, #28
    237a:	bd30      	pop	{r4, r5, pc}
    237c:	2000062c 	.word	0x2000062c

00002380 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    2380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    2384:	4e28      	ldr	r6, [pc, #160]	; (2428 <z_init_static_threads+0xa8>)
    2386:	4d29      	ldr	r5, [pc, #164]	; (242c <z_init_static_threads+0xac>)
    2388:	46b0      	mov	r8, r6
{
    238a:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    238c:	42b5      	cmp	r5, r6
    238e:	f105 0430 	add.w	r4, r5, #48	; 0x30
    2392:	d310      	bcc.n	23b6 <z_init_static_threads+0x36>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    2394:	f7ff fd8e 	bl	1eb4 <k_sched_lock>
    2398:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    239c:	f240 36e7 	movw	r6, #999	; 0x3e7
    23a0:	2700      	movs	r7, #0
	_FOREACH_STATIC_THREAD(thread_data) {
    23a2:	4c22      	ldr	r4, [pc, #136]	; (242c <z_init_static_threads+0xac>)
    23a4:	f8df a088 	ldr.w	sl, [pc, #136]	; 2430 <z_init_static_threads+0xb0>
    23a8:	4544      	cmp	r4, r8
    23aa:	d321      	bcc.n	23f0 <z_init_static_threads+0x70>
			schedule_new_thread(thread_data->init_thread,
					    thread_data->init_delay);
		}
	}
	k_sched_unlock();
}
    23ac:	b007      	add	sp, #28
    23ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	k_sched_unlock();
    23b2:	f7ff bdc7 	b.w	1f44 <k_sched_unlock>
		z_setup_new_thread(
    23b6:	f854 3c04 	ldr.w	r3, [r4, #-4]
    23ba:	9305      	str	r3, [sp, #20]
    23bc:	f854 3c10 	ldr.w	r3, [r4, #-16]
    23c0:	9304      	str	r3, [sp, #16]
    23c2:	f854 3c14 	ldr.w	r3, [r4, #-20]
    23c6:	9303      	str	r3, [sp, #12]
    23c8:	f854 3c18 	ldr.w	r3, [r4, #-24]
    23cc:	9302      	str	r3, [sp, #8]
    23ce:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    23d2:	9301      	str	r3, [sp, #4]
    23d4:	f854 3c20 	ldr.w	r3, [r4, #-32]
    23d8:	9300      	str	r3, [sp, #0]
    23da:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    23de:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    23e2:	f7ff ffb5 	bl	2350 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    23e6:	f854 3c30 	ldr.w	r3, [r4, #-48]
    23ea:	64dd      	str	r5, [r3, #76]	; 0x4c
    23ec:	4625      	mov	r5, r4
    23ee:	e7cd      	b.n	238c <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_FOREVER) {
    23f0:	6a61      	ldr	r1, [r4, #36]	; 0x24
    23f2:	1c4b      	adds	r3, r1, #1
    23f4:	d004      	beq.n	2400 <z_init_static_threads+0x80>
			schedule_new_thread(thread_data->init_thread,
    23f6:	6825      	ldr	r5, [r4, #0]
	if (delay == 0) {
    23f8:	b921      	cbnz	r1, 2404 <z_init_static_threads+0x84>
	z_impl_k_thread_start(thread);
    23fa:	4628      	mov	r0, r5
    23fc:	f7ff ff84 	bl	2308 <z_impl_k_thread_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    2400:	3430      	adds	r4, #48	; 0x30
    2402:	e7d1      	b.n	23a8 <z_init_static_threads+0x28>
    2404:	46b3      	mov	fp, r6
    2406:	46bc      	mov	ip, r7
    2408:	fbe9 bc01 	umlal	fp, ip, r9, r1
    240c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2410:	2300      	movs	r3, #0
    2412:	4658      	mov	r0, fp
    2414:	4661      	mov	r1, ip
    2416:	f7fd ff11 	bl	23c <__aeabi_uldivmod>
    241a:	4651      	mov	r1, sl
    241c:	1c42      	adds	r2, r0, #1
    241e:	f105 0018 	add.w	r0, r5, #24
    2422:	f000 f841 	bl	24a8 <z_add_timeout>
    2426:	e7eb      	b.n	2400 <z_init_static_threads+0x80>
    2428:	200014a0 	.word	0x200014a0
    242c:	200014a0 	.word	0x200014a0
    2430:	00003ce1 	.word	0x00003ce1

00002434 <elapsed>:
	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    2434:	4b03      	ldr	r3, [pc, #12]	; (2444 <elapsed+0x10>)
    2436:	681b      	ldr	r3, [r3, #0]
    2438:	b90b      	cbnz	r3, 243e <elapsed+0xa>
    243a:	f7fe b9f7 	b.w	82c <z_clock_elapsed>
}
    243e:	2000      	movs	r0, #0
    2440:	4770      	bx	lr
    2442:	bf00      	nop
    2444:	20000668 	.word	0x20000668

00002448 <remove_timeout>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2448:	6803      	ldr	r3, [r0, #0]
    244a:	b140      	cbz	r0, 245e <remove_timeout+0x16>
    244c:	4a07      	ldr	r2, [pc, #28]	; (246c <remove_timeout+0x24>)
	return (node == list->tail) ? NULL : node->next;
    244e:	6852      	ldr	r2, [r2, #4]
    2450:	4290      	cmp	r0, r2
    2452:	d004      	beq.n	245e <remove_timeout+0x16>
	if (next(t) != NULL) {
    2454:	b11b      	cbz	r3, 245e <remove_timeout+0x16>
		next(t)->dticks += t->dticks;
    2456:	689a      	ldr	r2, [r3, #8]
    2458:	6881      	ldr	r1, [r0, #8]
    245a:	440a      	add	r2, r1
    245c:	609a      	str	r2, [r3, #8]
	node->prev->next = node->next;
    245e:	6842      	ldr	r2, [r0, #4]
    2460:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    2462:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    2464:	2300      	movs	r3, #0
	node->prev = NULL;
    2466:	e9c0 3300 	strd	r3, r3, [r0]
}
    246a:	4770      	bx	lr
    246c:	200013f8 	.word	0x200013f8

00002470 <next_timeout>:
	return list->head == list;
    2470:	4b0b      	ldr	r3, [pc, #44]	; (24a0 <next_timeout+0x30>)

static s32_t next_timeout(void)
{
    2472:	b510      	push	{r4, lr}
    2474:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2476:	429c      	cmp	r4, r3
    2478:	bf08      	it	eq
    247a:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	s32_t ticks_elapsed = elapsed();
    247c:	f7ff ffda 	bl	2434 <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    2480:	b154      	cbz	r4, 2498 <next_timeout+0x28>
    2482:	68a3      	ldr	r3, [r4, #8]
    2484:	1a18      	subs	r0, r3, r0
    2486:	ea20 70e0 	bic.w	r0, r0, r0, asr #31

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    248a:	4b06      	ldr	r3, [pc, #24]	; (24a4 <next_timeout+0x34>)
    248c:	691b      	ldr	r3, [r3, #16]
    248e:	b113      	cbz	r3, 2496 <next_timeout+0x26>
    2490:	4298      	cmp	r0, r3
    2492:	bfa8      	it	ge
    2494:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    2496:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    2498:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    249c:	e7f5      	b.n	248a <next_timeout+0x1a>
    249e:	bf00      	nop
    24a0:	200013f8 	.word	0x200013f8
    24a4:	2000062c 	.word	0x2000062c

000024a8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn, s32_t ticks)
{
    24a8:	b570      	push	{r4, r5, r6, lr}
    24aa:	4604      	mov	r4, r0
    24ac:	4616      	mov	r6, r2
	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    24ae:	60c1      	str	r1, [r0, #12]
	__asm__ volatile(
    24b0:	f04f 0320 	mov.w	r3, #32
    24b4:	f3ef 8511 	mrs	r5, BASEPRI
    24b8:	f383 8811 	msr	BASEPRI, r3
    24bc:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    24c0:	f7ff ffb8 	bl	2434 <elapsed>
    24c4:	2e01      	cmp	r6, #1
    24c6:	bfac      	ite	ge
    24c8:	1980      	addge	r0, r0, r6
    24ca:	3001      	addlt	r0, #1
	return list->head == list;
    24cc:	4b16      	ldr	r3, [pc, #88]	; (2528 <z_add_timeout+0x80>)
    24ce:	60a0      	str	r0, [r4, #8]
    24d0:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    24d2:	429a      	cmp	r2, r3
    24d4:	d001      	beq.n	24da <z_add_timeout+0x32>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    24d6:	685e      	ldr	r6, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    24d8:	b932      	cbnz	r2, 24e8 <z_add_timeout+0x40>
	node->prev = list->tail;
    24da:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    24dc:	6023      	str	r3, [r4, #0]
	node->prev = list->tail;
    24de:	6062      	str	r2, [r4, #4]
	list->tail->next = node;
    24e0:	685a      	ldr	r2, [r3, #4]
    24e2:	6014      	str	r4, [r2, #0]
	list->tail = node;
    24e4:	605c      	str	r4, [r3, #4]
    24e6:	e00a      	b.n	24fe <z_add_timeout+0x56>
			__ASSERT(t->dticks >= 0, "");

			if (t->dticks > to->dticks) {
    24e8:	6890      	ldr	r0, [r2, #8]
    24ea:	68a1      	ldr	r1, [r4, #8]
    24ec:	4288      	cmp	r0, r1
    24ee:	dd15      	ble.n	251c <z_add_timeout+0x74>
				t->dticks -= to->dticks;
    24f0:	1a41      	subs	r1, r0, r1
    24f2:	6091      	str	r1, [r2, #8]
	node->prev = successor->prev;
    24f4:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    24f6:	e9c4 2100 	strd	r2, r1, [r4]
	successor->prev->next = node;
    24fa:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    24fc:	6054      	str	r4, [r2, #4]
	return list->head == list;
    24fe:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2500:	429a      	cmp	r2, r3
    2502:	d006      	beq.n	2512 <z_add_timeout+0x6a>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    2504:	4294      	cmp	r4, r2
    2506:	d104      	bne.n	2512 <z_add_timeout+0x6a>
			z_clock_set_timeout(next_timeout(), false);
    2508:	f7ff ffb2 	bl	2470 <next_timeout>
    250c:	2100      	movs	r1, #0
    250e:	f7fe f937 	bl	780 <z_clock_set_timeout>
	__asm__ volatile(
    2512:	f385 8811 	msr	BASEPRI, r5
    2516:	f3bf 8f6f 	isb	sy
		}
	}
}
    251a:	bd70      	pop	{r4, r5, r6, pc}
			to->dticks -= t->dticks;
    251c:	1a09      	subs	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    251e:	4296      	cmp	r6, r2
    2520:	60a1      	str	r1, [r4, #8]
    2522:	d0da      	beq.n	24da <z_add_timeout+0x32>
    2524:	6812      	ldr	r2, [r2, #0]
    2526:	e7d7      	b.n	24d8 <z_add_timeout+0x30>
    2528:	200013f8 	.word	0x200013f8

0000252c <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    252c:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    2530:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    2532:	f7ff fd9d 	bl	2070 <z_time_slice>
	__asm__ volatile(
    2536:	f04f 0320 	mov.w	r3, #32
    253a:	f3ef 8511 	mrs	r5, BASEPRI
    253e:	f383 8811 	msr	BASEPRI, r3
    2542:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    2546:	4f21      	ldr	r7, [pc, #132]	; (25cc <z_clock_announce+0xa0>)
    2548:	4e21      	ldr	r6, [pc, #132]	; (25d0 <z_clock_announce+0xa4>)
    254a:	46b8      	mov	r8, r7
	return list->head == list;
    254c:	f8df 9084 	ldr.w	r9, [pc, #132]	; 25d4 <z_clock_announce+0xa8>
    2550:	6034      	str	r4, [r6, #0]
    2552:	f8d9 4000 	ldr.w	r4, [r9]
    2556:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2558:	454c      	cmp	r4, r9
    255a:	e9d7 bc00 	ldrd	fp, ip, [r7]
    255e:	d005      	beq.n	256c <z_clock_announce+0x40>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    2560:	b124      	cbz	r4, 256c <z_clock_announce+0x40>
    2562:	68a3      	ldr	r3, [r4, #8]
    2564:	4293      	cmp	r3, r2
    2566:	dd14      	ble.n	2592 <z_clock_announce+0x66>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    2568:	1a9b      	subs	r3, r3, r2
    256a:	60a3      	str	r3, [r4, #8]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    256c:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    256e:	eb1b 0002 	adds.w	r0, fp, r2
    2572:	eb4c 71e2 	adc.w	r1, ip, r2, asr #31
    2576:	e9c8 0100 	strd	r0, r1, [r8]
	announce_remaining = 0;
    257a:	6034      	str	r4, [r6, #0]

	z_clock_set_timeout(next_timeout(), false);
    257c:	f7ff ff78 	bl	2470 <next_timeout>
    2580:	4621      	mov	r1, r4
    2582:	f7fe f8fd 	bl	780 <z_clock_set_timeout>
	__asm__ volatile(
    2586:	f385 8811 	msr	BASEPRI, r5
    258a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    258e:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
		curr_tick += dt;
    2592:	eb1b 0003 	adds.w	r0, fp, r3
    2596:	eb4c 71e3 	adc.w	r1, ip, r3, asr #31
		announce_remaining -= dt;
    259a:	1ad3      	subs	r3, r2, r3
    259c:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    259e:	2300      	movs	r3, #0
		curr_tick += dt;
    25a0:	e9c7 0100 	strd	r0, r1, [r7]
		t->dticks = 0;
    25a4:	60a3      	str	r3, [r4, #8]
		remove_timeout(t);
    25a6:	4620      	mov	r0, r4
    25a8:	f7ff ff4e 	bl	2448 <remove_timeout>
    25ac:	f385 8811 	msr	BASEPRI, r5
    25b0:	f3bf 8f6f 	isb	sy
		t->fn(t);
    25b4:	68e3      	ldr	r3, [r4, #12]
    25b6:	4798      	blx	r3
	__asm__ volatile(
    25b8:	f04f 0320 	mov.w	r3, #32
    25bc:	f3ef 8511 	mrs	r5, BASEPRI
    25c0:	f383 8811 	msr	BASEPRI, r3
    25c4:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    25c8:	e7c3      	b.n	2552 <z_clock_announce+0x26>
    25ca:	bf00      	nop
    25cc:	20000000 	.word	0x20000000
    25d0:	20000668 	.word	0x20000668
    25d4:	200013f8 	.word	0x200013f8

000025d8 <init_static_pools>:
	z_waitq_init(&p->wait_q);
	z_sys_mem_pool_base_init(&p->base);
}

int init_static_pools(struct device *unused)
{
    25d8:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);

	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    25da:	4c07      	ldr	r4, [pc, #28]	; (25f8 <init_static_pools+0x20>)
    25dc:	4d07      	ldr	r5, [pc, #28]	; (25fc <init_static_pools+0x24>)
    25de:	42ac      	cmp	r4, r5
    25e0:	d301      	bcc.n	25e6 <init_static_pools+0xe>
		k_mem_pool_init(p);
	}

	return 0;
}
    25e2:	2000      	movs	r0, #0
    25e4:	bd38      	pop	{r3, r4, r5, pc}
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    25e6:	f104 0314 	add.w	r3, r4, #20
	z_sys_mem_pool_base_init(&p->base);
    25ea:	4620      	mov	r0, r4
	list->tail = (sys_dnode_t *)list;
    25ec:	e9c4 3305 	strd	r3, r3, [r4, #20]
    25f0:	f000 fef3 	bl	33da <z_sys_mem_pool_base_init>
	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    25f4:	341c      	adds	r4, #28
    25f6:	e7f2      	b.n	25de <init_static_pools+0x6>
    25f8:	200014a0 	.word	0x200014a0
    25fc:	200014a0 	.word	0x200014a0

00002600 <CC_PalMemCopyPlat>:
    2600:	f001 ba9b 	b.w	3b3a <memmove>

00002604 <CC_PalMemSetZeroPlat>:
    2604:	460a      	mov	r2, r1
    2606:	2100      	movs	r1, #0
    2608:	f001 bad8 	b.w	3bbc <memset>

0000260c <CC_PalInit>:
    260c:	b510      	push	{r4, lr}
    260e:	4811      	ldr	r0, [pc, #68]	; (2654 <CC_PalInit+0x48>)
    2610:	f000 f848 	bl	26a4 <CC_PalMutexCreate>
    2614:	b100      	cbz	r0, 2618 <CC_PalInit+0xc>
    2616:	bd10      	pop	{r4, pc}
    2618:	480f      	ldr	r0, [pc, #60]	; (2658 <CC_PalInit+0x4c>)
    261a:	f000 f843 	bl	26a4 <CC_PalMutexCreate>
    261e:	2800      	cmp	r0, #0
    2620:	d1f9      	bne.n	2616 <CC_PalInit+0xa>
    2622:	4c0e      	ldr	r4, [pc, #56]	; (265c <CC_PalInit+0x50>)
    2624:	4620      	mov	r0, r4
    2626:	f000 f83d 	bl	26a4 <CC_PalMutexCreate>
    262a:	2800      	cmp	r0, #0
    262c:	d1f3      	bne.n	2616 <CC_PalInit+0xa>
    262e:	4b0c      	ldr	r3, [pc, #48]	; (2660 <CC_PalInit+0x54>)
    2630:	480c      	ldr	r0, [pc, #48]	; (2664 <CC_PalInit+0x58>)
    2632:	601c      	str	r4, [r3, #0]
    2634:	f000 f836 	bl	26a4 <CC_PalMutexCreate>
    2638:	4601      	mov	r1, r0
    263a:	2800      	cmp	r0, #0
    263c:	d1eb      	bne.n	2616 <CC_PalInit+0xa>
    263e:	f000 f82d 	bl	269c <CC_PalDmaInit>
    2642:	4604      	mov	r4, r0
    2644:	b108      	cbz	r0, 264a <CC_PalInit+0x3e>
    2646:	4620      	mov	r0, r4
    2648:	bd10      	pop	{r4, pc}
    264a:	f000 f851 	bl	26f0 <CC_PalPowerSaveModeInit>
    264e:	4620      	mov	r0, r4
    2650:	e7fa      	b.n	2648 <CC_PalInit+0x3c>
    2652:	bf00      	nop
    2654:	2000140c 	.word	0x2000140c
    2658:	20001400 	.word	0x20001400
    265c:	20001408 	.word	0x20001408
    2660:	20001410 	.word	0x20001410
    2664:	20001404 	.word	0x20001404

00002668 <CC_PalTerminate>:
    2668:	b508      	push	{r3, lr}
    266a:	4808      	ldr	r0, [pc, #32]	; (268c <CC_PalTerminate+0x24>)
    266c:	f000 f824 	bl	26b8 <CC_PalMutexDestroy>
    2670:	4807      	ldr	r0, [pc, #28]	; (2690 <CC_PalTerminate+0x28>)
    2672:	f000 f821 	bl	26b8 <CC_PalMutexDestroy>
    2676:	4807      	ldr	r0, [pc, #28]	; (2694 <CC_PalTerminate+0x2c>)
    2678:	f000 f81e 	bl	26b8 <CC_PalMutexDestroy>
    267c:	4806      	ldr	r0, [pc, #24]	; (2698 <CC_PalTerminate+0x30>)
    267e:	f000 f81b 	bl	26b8 <CC_PalMutexDestroy>
    2682:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    2686:	f000 b80b 	b.w	26a0 <CC_PalDmaTerminate>
    268a:	bf00      	nop
    268c:	2000140c 	.word	0x2000140c
    2690:	20001400 	.word	0x20001400
    2694:	20001408 	.word	0x20001408
    2698:	20001404 	.word	0x20001404

0000269c <CC_PalDmaInit>:
    269c:	2000      	movs	r0, #0
    269e:	4770      	bx	lr

000026a0 <CC_PalDmaTerminate>:
    26a0:	4770      	bx	lr
    26a2:	bf00      	nop

000026a4 <CC_PalMutexCreate>:
    26a4:	b508      	push	{r3, lr}
    26a6:	4b03      	ldr	r3, [pc, #12]	; (26b4 <CC_PalMutexCreate+0x10>)
    26a8:	6802      	ldr	r2, [r0, #0]
    26aa:	681b      	ldr	r3, [r3, #0]
    26ac:	6810      	ldr	r0, [r2, #0]
    26ae:	4798      	blx	r3
    26b0:	2000      	movs	r0, #0
    26b2:	bd08      	pop	{r3, pc}
    26b4:	2000141c 	.word	0x2000141c

000026b8 <CC_PalMutexDestroy>:
    26b8:	b508      	push	{r3, lr}
    26ba:	4b03      	ldr	r3, [pc, #12]	; (26c8 <CC_PalMutexDestroy+0x10>)
    26bc:	6802      	ldr	r2, [r0, #0]
    26be:	685b      	ldr	r3, [r3, #4]
    26c0:	6810      	ldr	r0, [r2, #0]
    26c2:	4798      	blx	r3
    26c4:	2000      	movs	r0, #0
    26c6:	bd08      	pop	{r3, pc}
    26c8:	2000141c 	.word	0x2000141c

000026cc <CC_PalMutexLock>:
    26cc:	6802      	ldr	r2, [r0, #0]
    26ce:	4b02      	ldr	r3, [pc, #8]	; (26d8 <CC_PalMutexLock+0xc>)
    26d0:	6810      	ldr	r0, [r2, #0]
    26d2:	689b      	ldr	r3, [r3, #8]
    26d4:	4718      	bx	r3
    26d6:	bf00      	nop
    26d8:	2000141c 	.word	0x2000141c

000026dc <CC_PalMutexUnlock>:
    26dc:	b508      	push	{r3, lr}
    26de:	4b03      	ldr	r3, [pc, #12]	; (26ec <CC_PalMutexUnlock+0x10>)
    26e0:	6802      	ldr	r2, [r0, #0]
    26e2:	68db      	ldr	r3, [r3, #12]
    26e4:	6810      	ldr	r0, [r2, #0]
    26e6:	4798      	blx	r3
    26e8:	2000      	movs	r0, #0
    26ea:	bd08      	pop	{r3, pc}
    26ec:	2000141c 	.word	0x2000141c

000026f0 <CC_PalPowerSaveModeInit>:
    26f0:	b570      	push	{r4, r5, r6, lr}
    26f2:	4c09      	ldr	r4, [pc, #36]	; (2718 <CC_PalPowerSaveModeInit+0x28>)
    26f4:	4d09      	ldr	r5, [pc, #36]	; (271c <CC_PalPowerSaveModeInit+0x2c>)
    26f6:	6920      	ldr	r0, [r4, #16]
    26f8:	68ab      	ldr	r3, [r5, #8]
    26fa:	4798      	blx	r3
    26fc:	b118      	cbz	r0, 2706 <CC_PalPowerSaveModeInit+0x16>
    26fe:	4b08      	ldr	r3, [pc, #32]	; (2720 <CC_PalPowerSaveModeInit+0x30>)
    2700:	4808      	ldr	r0, [pc, #32]	; (2724 <CC_PalPowerSaveModeInit+0x34>)
    2702:	685b      	ldr	r3, [r3, #4]
    2704:	4798      	blx	r3
    2706:	2100      	movs	r1, #0
    2708:	4a07      	ldr	r2, [pc, #28]	; (2728 <CC_PalPowerSaveModeInit+0x38>)
    270a:	68eb      	ldr	r3, [r5, #12]
    270c:	6011      	str	r1, [r2, #0]
    270e:	6920      	ldr	r0, [r4, #16]
    2710:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    2714:	4718      	bx	r3
    2716:	bf00      	nop
    2718:	2000142c 	.word	0x2000142c
    271c:	2000141c 	.word	0x2000141c
    2720:	20001414 	.word	0x20001414
    2724:	00004254 	.word	0x00004254
    2728:	2000066c 	.word	0x2000066c

0000272c <CC_PalPowerSaveModeSelect>:
    272c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    272e:	4c1a      	ldr	r4, [pc, #104]	; (2798 <CC_PalPowerSaveModeSelect+0x6c>)
    2730:	4d1a      	ldr	r5, [pc, #104]	; (279c <CC_PalPowerSaveModeSelect+0x70>)
    2732:	4607      	mov	r7, r0
    2734:	68ab      	ldr	r3, [r5, #8]
    2736:	6920      	ldr	r0, [r4, #16]
    2738:	4798      	blx	r3
    273a:	b9e8      	cbnz	r0, 2778 <CC_PalPowerSaveModeSelect+0x4c>
    273c:	4e18      	ldr	r6, [pc, #96]	; (27a0 <CC_PalPowerSaveModeSelect+0x74>)
    273e:	6833      	ldr	r3, [r6, #0]
    2740:	b97f      	cbnz	r7, 2762 <CC_PalPowerSaveModeSelect+0x36>
    2742:	b93b      	cbnz	r3, 2754 <CC_PalPowerSaveModeSelect+0x28>
    2744:	2001      	movs	r0, #1
    2746:	4a17      	ldr	r2, [pc, #92]	; (27a4 <CC_PalPowerSaveModeSelect+0x78>)
    2748:	4917      	ldr	r1, [pc, #92]	; (27a8 <CC_PalPowerSaveModeSelect+0x7c>)
    274a:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    274e:	680a      	ldr	r2, [r1, #0]
    2750:	2a00      	cmp	r2, #0
    2752:	d1fc      	bne.n	274e <CC_PalPowerSaveModeSelect+0x22>
    2754:	3301      	adds	r3, #1
    2756:	6033      	str	r3, [r6, #0]
    2758:	68eb      	ldr	r3, [r5, #12]
    275a:	6920      	ldr	r0, [r4, #16]
    275c:	4798      	blx	r3
    275e:	2000      	movs	r0, #0
    2760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2762:	2b00      	cmp	r3, #0
    2764:	d0f8      	beq.n	2758 <CC_PalPowerSaveModeSelect+0x2c>
    2766:	2b01      	cmp	r3, #1
    2768:	d008      	beq.n	277c <CC_PalPowerSaveModeSelect+0x50>
    276a:	3b01      	subs	r3, #1
    276c:	6033      	str	r3, [r6, #0]
    276e:	6920      	ldr	r0, [r4, #16]
    2770:	68eb      	ldr	r3, [r5, #12]
    2772:	4798      	blx	r3
    2774:	2000      	movs	r0, #0
    2776:	e7f3      	b.n	2760 <CC_PalPowerSaveModeSelect+0x34>
    2778:	480c      	ldr	r0, [pc, #48]	; (27ac <CC_PalPowerSaveModeSelect+0x80>)
    277a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    277c:	4a0a      	ldr	r2, [pc, #40]	; (27a8 <CC_PalPowerSaveModeSelect+0x7c>)
    277e:	6813      	ldr	r3, [r2, #0]
    2780:	2b00      	cmp	r3, #0
    2782:	d1fc      	bne.n	277e <CC_PalPowerSaveModeSelect+0x52>
    2784:	4a07      	ldr	r2, [pc, #28]	; (27a4 <CC_PalPowerSaveModeSelect+0x78>)
    2786:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    278a:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    278e:	f000 f821 	bl	27d4 <CC_HalMaskInterrupt>
    2792:	6833      	ldr	r3, [r6, #0]
    2794:	e7e9      	b.n	276a <CC_PalPowerSaveModeSelect+0x3e>
    2796:	bf00      	nop
    2798:	2000142c 	.word	0x2000142c
    279c:	2000141c 	.word	0x2000141c
    27a0:	2000066c 	.word	0x2000066c
    27a4:	50840000 	.word	0x50840000
    27a8:	50841910 	.word	0x50841910
    27ac:	ffff8fe9 	.word	0xffff8fe9

000027b0 <CC_HalInit>:
    27b0:	2000      	movs	r0, #0
    27b2:	4770      	bx	lr

000027b4 <CC_HalTerminate>:
    27b4:	2000      	movs	r0, #0
    27b6:	4770      	bx	lr

000027b8 <CC_HalClearInterruptBit>:
    27b8:	0543      	lsls	r3, r0, #21
    27ba:	d503      	bpl.n	27c4 <CC_HalClearInterruptBit+0xc>
    27bc:	f04f 32ff 	mov.w	r2, #4294967295
    27c0:	4b02      	ldr	r3, [pc, #8]	; (27cc <CC_HalClearInterruptBit+0x14>)
    27c2:	601a      	str	r2, [r3, #0]
    27c4:	4b02      	ldr	r3, [pc, #8]	; (27d0 <CC_HalClearInterruptBit+0x18>)
    27c6:	6018      	str	r0, [r3, #0]
    27c8:	4770      	bx	lr
    27ca:	bf00      	nop
    27cc:	50841108 	.word	0x50841108
    27d0:	50841a08 	.word	0x50841a08

000027d4 <CC_HalMaskInterrupt>:
    27d4:	4b01      	ldr	r3, [pc, #4]	; (27dc <CC_HalMaskInterrupt+0x8>)
    27d6:	6018      	str	r0, [r3, #0]
    27d8:	4770      	bx	lr
    27da:	bf00      	nop
    27dc:	50841a04 	.word	0x50841a04

000027e0 <CC_HalWaitInterruptRND>:
    27e0:	b108      	cbz	r0, 27e6 <CC_HalWaitInterruptRND+0x6>
    27e2:	f000 b803 	b.w	27ec <CC_PalWaitInterruptRND>
    27e6:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    27ea:	4770      	bx	lr

000027ec <CC_PalWaitInterruptRND>:
    27ec:	4602      	mov	r2, r0
    27ee:	4807      	ldr	r0, [pc, #28]	; (280c <CC_PalWaitInterruptRND+0x20>)
    27f0:	6803      	ldr	r3, [r0, #0]
    27f2:	4213      	tst	r3, r2
    27f4:	d0fc      	beq.n	27f0 <CC_PalWaitInterruptRND+0x4>
    27f6:	b121      	cbz	r1, 2802 <CC_PalWaitInterruptRND+0x16>
    27f8:	4b05      	ldr	r3, [pc, #20]	; (2810 <CC_PalWaitInterruptRND+0x24>)
    27fa:	4806      	ldr	r0, [pc, #24]	; (2814 <CC_PalWaitInterruptRND+0x28>)
    27fc:	681b      	ldr	r3, [r3, #0]
    27fe:	600b      	str	r3, [r1, #0]
    2800:	6003      	str	r3, [r0, #0]
    2802:	4b05      	ldr	r3, [pc, #20]	; (2818 <CC_PalWaitInterruptRND+0x2c>)
    2804:	2000      	movs	r0, #0
    2806:	601a      	str	r2, [r3, #0]
    2808:	4770      	bx	lr
    280a:	bf00      	nop
    280c:	50841a00 	.word	0x50841a00
    2810:	50841104 	.word	0x50841104
    2814:	50841108 	.word	0x50841108
    2818:	50841a08 	.word	0x50841a08

0000281c <mbedtls_platform_setup>:
    281c:	f000 b8a0 	b.w	2960 <nrf_cc310_platform_init>

00002820 <mbedtls_platform_zeroize>:
    2820:	b130      	cbz	r0, 2830 <mbedtls_platform_zeroize+0x10>
    2822:	b129      	cbz	r1, 2830 <mbedtls_platform_zeroize+0x10>
    2824:	2300      	movs	r3, #0
    2826:	4401      	add	r1, r0
    2828:	7003      	strb	r3, [r0, #0]
    282a:	3001      	adds	r0, #1
    282c:	4281      	cmp	r1, r0
    282e:	d1fb      	bne.n	2828 <mbedtls_platform_zeroize+0x8>
    2830:	4770      	bx	lr
    2832:	bf00      	nop

00002834 <mbedtls_hardware_poll>:
    2834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2838:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
    283c:	460f      	mov	r7, r1
    283e:	9205      	str	r2, [sp, #20]
    2840:	2100      	movs	r1, #0
    2842:	4614      	mov	r4, r2
    2844:	a812      	add	r0, sp, #72	; 0x48
    2846:	f44f 7208 	mov.w	r2, #544	; 0x220
    284a:	461e      	mov	r6, r3
    284c:	f001 f9b6 	bl	3bbc <memset>
    2850:	2300      	movs	r3, #0
    2852:	a808      	add	r0, sp, #32
    2854:	4619      	mov	r1, r3
    2856:	2228      	movs	r2, #40	; 0x28
    2858:	9306      	str	r3, [sp, #24]
    285a:	f001 f9af 	bl	3bbc <memset>
    285e:	2f00      	cmp	r7, #0
    2860:	d03c      	beq.n	28dc <mbedtls_hardware_poll+0xa8>
    2862:	2e00      	cmp	r6, #0
    2864:	d03a      	beq.n	28dc <mbedtls_hardware_poll+0xa8>
    2866:	2c00      	cmp	r4, #0
    2868:	d038      	beq.n	28dc <mbedtls_hardware_poll+0xa8>
    286a:	2104      	movs	r1, #4
    286c:	a806      	add	r0, sp, #24
    286e:	f7ff fec9 	bl	2604 <CC_PalMemSetZeroPlat>
    2872:	a808      	add	r0, sp, #32
    2874:	2128      	movs	r1, #40	; 0x28
    2876:	f7ff fec5 	bl	2604 <CC_PalMemSetZeroPlat>
    287a:	a808      	add	r0, sp, #32
    287c:	f000 f832 	bl	28e4 <RNG_PLAT_SetUserRngParameters>
    2880:	b178      	cbz	r0, 28a2 <mbedtls_hardware_poll+0x6e>
    2882:	f04f 35ff 	mov.w	r5, #4294967295
    2886:	a812      	add	r0, sp, #72	; 0x48
    2888:	f44f 7108 	mov.w	r1, #544	; 0x220
    288c:	f7ff ffc8 	bl	2820 <mbedtls_platform_zeroize>
    2890:	a806      	add	r0, sp, #24
    2892:	2104      	movs	r1, #4
    2894:	f7ff ffc4 	bl	2820 <mbedtls_platform_zeroize>
    2898:	4628      	mov	r0, r5
    289a:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
    289e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    28a2:	ab12      	add	r3, sp, #72	; 0x48
    28a4:	f10d 081c 	add.w	r8, sp, #28
    28a8:	9003      	str	r0, [sp, #12]
    28aa:	e9cd 6301 	strd	r6, r3, [sp, #4]
    28ae:	4602      	mov	r2, r0
    28b0:	ab05      	add	r3, sp, #20
    28b2:	a908      	add	r1, sp, #32
    28b4:	f8cd 8000 	str.w	r8, [sp]
    28b8:	a806      	add	r0, sp, #24
    28ba:	f000 fce9 	bl	3290 <LLF_RND_GetTrngSource>
    28be:	2800      	cmp	r0, #0
    28c0:	d1df      	bne.n	2882 <mbedtls_hardware_poll+0x4e>
    28c2:	6833      	ldr	r3, [r6, #0]
    28c4:	42a3      	cmp	r3, r4
    28c6:	d3dc      	bcc.n	2882 <mbedtls_hardware_poll+0x4e>
    28c8:	f8d8 1000 	ldr.w	r1, [r8]
    28cc:	4605      	mov	r5, r0
    28ce:	3108      	adds	r1, #8
    28d0:	4638      	mov	r0, r7
    28d2:	4622      	mov	r2, r4
    28d4:	f7ff fe94 	bl	2600 <CC_PalMemCopyPlat>
    28d8:	6034      	str	r4, [r6, #0]
    28da:	e7d4      	b.n	2886 <mbedtls_hardware_poll+0x52>
    28dc:	f04f 35ff 	mov.w	r5, #4294967295
    28e0:	e7da      	b.n	2898 <mbedtls_hardware_poll+0x64>
    28e2:	bf00      	nop

000028e4 <RNG_PLAT_SetUserRngParameters>:
    28e4:	231c      	movs	r3, #28
    28e6:	b530      	push	{r4, r5, lr}
    28e8:	b083      	sub	sp, #12
    28ea:	a902      	add	r1, sp, #8
    28ec:	f841 3d04 	str.w	r3, [r1, #-4]!
    28f0:	4604      	mov	r4, r0
    28f2:	f000 f9b1 	bl	2c58 <CC_PalTrngParamGet>
    28f6:	4605      	mov	r5, r0
    28f8:	b9d8      	cbnz	r0, 2932 <RNG_PLAT_SetUserRngParameters+0x4e>
    28fa:	9b01      	ldr	r3, [sp, #4]
    28fc:	2b1c      	cmp	r3, #28
    28fe:	d11b      	bne.n	2938 <RNG_PLAT_SetUserRngParameters+0x54>
    2900:	e9d4 3200 	ldrd	r3, r2, [r4]
    2904:	2101      	movs	r1, #1
    2906:	3300      	adds	r3, #0
    2908:	61e1      	str	r1, [r4, #28]
    290a:	bf18      	it	ne
    290c:	2301      	movne	r3, #1
    290e:	b10a      	cbz	r2, 2914 <RNG_PLAT_SetUserRngParameters+0x30>
    2910:	f043 0302 	orr.w	r3, r3, #2
    2914:	68a2      	ldr	r2, [r4, #8]
    2916:	b932      	cbnz	r2, 2926 <RNG_PLAT_SetUserRngParameters+0x42>
    2918:	68e2      	ldr	r2, [r4, #12]
    291a:	b9aa      	cbnz	r2, 2948 <RNG_PLAT_SetUserRngParameters+0x64>
    291c:	e9c4 3208 	strd	r3, r2, [r4, #32]
    2920:	b93b      	cbnz	r3, 2932 <RNG_PLAT_SetUserRngParameters+0x4e>
    2922:	4d0d      	ldr	r5, [pc, #52]	; (2958 <RNG_PLAT_SetUserRngParameters+0x74>)
    2924:	e009      	b.n	293a <RNG_PLAT_SetUserRngParameters+0x56>
    2926:	68e2      	ldr	r2, [r4, #12]
    2928:	f043 0304 	orr.w	r3, r3, #4
    292c:	b962      	cbnz	r2, 2948 <RNG_PLAT_SetUserRngParameters+0x64>
    292e:	e9c4 3208 	strd	r3, r2, [r4, #32]
    2932:	4628      	mov	r0, r5
    2934:	b003      	add	sp, #12
    2936:	bd30      	pop	{r4, r5, pc}
    2938:	4d08      	ldr	r5, [pc, #32]	; (295c <RNG_PLAT_SetUserRngParameters+0x78>)
    293a:	4620      	mov	r0, r4
    293c:	211c      	movs	r1, #28
    293e:	f7ff fe61 	bl	2604 <CC_PalMemSetZeroPlat>
    2942:	4628      	mov	r0, r5
    2944:	b003      	add	sp, #12
    2946:	bd30      	pop	{r4, r5, pc}
    2948:	2200      	movs	r2, #0
    294a:	4628      	mov	r0, r5
    294c:	f043 0308 	orr.w	r3, r3, #8
    2950:	e9c4 3208 	strd	r3, r2, [r4, #32]
    2954:	b003      	add	sp, #12
    2956:	bd30      	pop	{r4, r5, pc}
    2958:	00f00c0e 	.word	0x00f00c0e
    295c:	00f00c37 	.word	0x00f00c37

00002960 <nrf_cc310_platform_init>:
    2960:	b510      	push	{r4, lr}
    2962:	4c0c      	ldr	r4, [pc, #48]	; (2994 <nrf_cc310_platform_init+0x34>)
    2964:	6823      	ldr	r3, [r4, #0]
    2966:	b113      	cbz	r3, 296e <nrf_cc310_platform_init+0xe>
    2968:	4b0b      	ldr	r3, [pc, #44]	; (2998 <nrf_cc310_platform_init+0x38>)
    296a:	681b      	ldr	r3, [r3, #0]
    296c:	b96b      	cbnz	r3, 298a <nrf_cc310_platform_init+0x2a>
    296e:	f000 f931 	bl	2bd4 <CC_LibInit>
    2972:	b138      	cbz	r0, 2984 <nrf_cc310_platform_init+0x24>
    2974:	3801      	subs	r0, #1
    2976:	2806      	cmp	r0, #6
    2978:	bf96      	itet	ls
    297a:	4b08      	ldrls	r3, [pc, #32]	; (299c <nrf_cc310_platform_init+0x3c>)
    297c:	4808      	ldrhi	r0, [pc, #32]	; (29a0 <nrf_cc310_platform_init+0x40>)
    297e:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    2982:	bd10      	pop	{r4, pc}
    2984:	2201      	movs	r2, #1
    2986:	4b04      	ldr	r3, [pc, #16]	; (2998 <nrf_cc310_platform_init+0x38>)
    2988:	601a      	str	r2, [r3, #0]
    298a:	2301      	movs	r3, #1
    298c:	2000      	movs	r0, #0
    298e:	6023      	str	r3, [r4, #0]
    2990:	bd10      	pop	{r4, pc}
    2992:	bf00      	nop
    2994:	20000670 	.word	0x20000670
    2998:	20000674 	.word	0x20000674
    299c:	00004274 	.word	0x00004274
    29a0:	ffff8ffe 	.word	0xffff8ffe

000029a4 <nrf_cc310_platform_init_no_rng>:
    29a4:	b510      	push	{r4, lr}
    29a6:	4c09      	ldr	r4, [pc, #36]	; (29cc <nrf_cc310_platform_init_no_rng+0x28>)
    29a8:	6823      	ldr	r3, [r4, #0]
    29aa:	b11b      	cbz	r3, 29b4 <nrf_cc310_platform_init_no_rng+0x10>
    29ac:	2301      	movs	r3, #1
    29ae:	2000      	movs	r0, #0
    29b0:	6023      	str	r3, [r4, #0]
    29b2:	bd10      	pop	{r4, pc}
    29b4:	f000 f87c 	bl	2ab0 <CC_LibInitNoRng>
    29b8:	2800      	cmp	r0, #0
    29ba:	d0f7      	beq.n	29ac <nrf_cc310_platform_init_no_rng+0x8>
    29bc:	3801      	subs	r0, #1
    29be:	2806      	cmp	r0, #6
    29c0:	bf96      	itet	ls
    29c2:	4b03      	ldrls	r3, [pc, #12]	; (29d0 <nrf_cc310_platform_init_no_rng+0x2c>)
    29c4:	4803      	ldrhi	r0, [pc, #12]	; (29d4 <nrf_cc310_platform_init_no_rng+0x30>)
    29c6:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    29ca:	bd10      	pop	{r4, pc}
    29cc:	20000670 	.word	0x20000670
    29d0:	00004274 	.word	0x00004274
    29d4:	ffff8ffe 	.word	0xffff8ffe

000029d8 <nrf_cc310_platform_abort>:
    29d8:	f3bf 8f4f 	dsb	sy
    29dc:	4905      	ldr	r1, [pc, #20]	; (29f4 <nrf_cc310_platform_abort+0x1c>)
    29de:	4b06      	ldr	r3, [pc, #24]	; (29f8 <nrf_cc310_platform_abort+0x20>)
    29e0:	68ca      	ldr	r2, [r1, #12]
    29e2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    29e6:	4313      	orrs	r3, r2
    29e8:	60cb      	str	r3, [r1, #12]
    29ea:	f3bf 8f4f 	dsb	sy
    29ee:	bf00      	nop
    29f0:	e7fd      	b.n	29ee <nrf_cc310_platform_abort+0x16>
    29f2:	bf00      	nop
    29f4:	e000ed00 	.word	0xe000ed00
    29f8:	05fa0004 	.word	0x05fa0004

000029fc <CC_PalAbort>:
    29fc:	4b01      	ldr	r3, [pc, #4]	; (2a04 <CC_PalAbort+0x8>)
    29fe:	685b      	ldr	r3, [r3, #4]
    2a00:	4718      	bx	r3
    2a02:	bf00      	nop
    2a04:	20001414 	.word	0x20001414

00002a08 <nrf_cc310_platform_set_abort>:
    2a08:	4b02      	ldr	r3, [pc, #8]	; (2a14 <nrf_cc310_platform_set_abort+0xc>)
    2a0a:	e9d0 1200 	ldrd	r1, r2, [r0]
    2a0e:	e9c3 1200 	strd	r1, r2, [r3]
    2a12:	4770      	bx	lr
    2a14:	20001414 	.word	0x20001414

00002a18 <mutex_free>:
    2a18:	4770      	bx	lr
    2a1a:	bf00      	nop

00002a1c <mutex_unlock>:
    2a1c:	b510      	push	{r4, lr}
    2a1e:	4604      	mov	r4, r0
    2a20:	b120      	cbz	r0, 2a2c <mutex_unlock+0x10>
    2a22:	f3bf 8f5f 	dmb	sy
    2a26:	2000      	movs	r0, #0
    2a28:	6020      	str	r0, [r4, #0]
    2a2a:	bd10      	pop	{r4, pc}
    2a2c:	4803      	ldr	r0, [pc, #12]	; (2a3c <mutex_unlock+0x20>)
    2a2e:	f7ff ffe5 	bl	29fc <CC_PalAbort>
    2a32:	f3bf 8f5f 	dmb	sy
    2a36:	2000      	movs	r0, #0
    2a38:	6020      	str	r0, [r4, #0]
    2a3a:	bd10      	pop	{r4, pc}
    2a3c:	000042b4 	.word	0x000042b4

00002a40 <mutex_init>:
    2a40:	b510      	push	{r4, lr}
    2a42:	4604      	mov	r4, r0
    2a44:	b110      	cbz	r0, 2a4c <mutex_init+0xc>
    2a46:	2300      	movs	r3, #0
    2a48:	6023      	str	r3, [r4, #0]
    2a4a:	bd10      	pop	{r4, pc}
    2a4c:	4802      	ldr	r0, [pc, #8]	; (2a58 <mutex_init+0x18>)
    2a4e:	f7ff ffd5 	bl	29fc <CC_PalAbort>
    2a52:	2300      	movs	r3, #0
    2a54:	6023      	str	r3, [r4, #0]
    2a56:	bd10      	pop	{r4, pc}
    2a58:	00004290 	.word	0x00004290

00002a5c <mutex_lock>:
    2a5c:	b150      	cbz	r0, 2a74 <mutex_lock+0x18>
    2a5e:	2201      	movs	r2, #1
    2a60:	e8d0 3fef 	ldaex	r3, [r0]
    2a64:	e8c0 2fe1 	stlex	r1, r2, [r0]
    2a68:	2900      	cmp	r1, #0
    2a6a:	d1f9      	bne.n	2a60 <mutex_lock+0x4>
    2a6c:	2b01      	cmp	r3, #1
    2a6e:	d0f7      	beq.n	2a60 <mutex_lock+0x4>
    2a70:	f3bf 8f5f 	dmb	sy
    2a74:	2000      	movs	r0, #0
    2a76:	4770      	bx	lr

00002a78 <nrf_cc310_platform_set_mutexes>:
    2a78:	b470      	push	{r4, r5, r6}
    2a7a:	4b0b      	ldr	r3, [pc, #44]	; (2aa8 <nrf_cc310_platform_set_mutexes+0x30>)
    2a7c:	6806      	ldr	r6, [r0, #0]
    2a7e:	68c2      	ldr	r2, [r0, #12]
    2a80:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    2a84:	e9c3 4202 	strd	r4, r2, [r3, #8]
    2a88:	e9c3 6500 	strd	r6, r5, [r3]
    2a8c:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    2a90:	680e      	ldr	r6, [r1, #0]
    2a92:	4b06      	ldr	r3, [pc, #24]	; (2aac <nrf_cc310_platform_set_mutexes+0x34>)
    2a94:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    2a98:	e9c3 6500 	strd	r6, r5, [r3]
    2a9c:	e9c3 4002 	strd	r4, r0, [r3, #8]
    2aa0:	611a      	str	r2, [r3, #16]
    2aa2:	bc70      	pop	{r4, r5, r6}
    2aa4:	4770      	bx	lr
    2aa6:	bf00      	nop
    2aa8:	2000141c 	.word	0x2000141c
    2aac:	2000142c 	.word	0x2000142c

00002ab0 <CC_LibInitNoRng>:
    2ab0:	b510      	push	{r4, lr}
    2ab2:	f7ff fe7d 	bl	27b0 <CC_HalInit>
    2ab6:	b970      	cbnz	r0, 2ad6 <CC_LibInitNoRng+0x26>
    2ab8:	f7ff fda8 	bl	260c <CC_PalInit>
    2abc:	b980      	cbnz	r0, 2ae0 <CC_LibInitNoRng+0x30>
    2abe:	f7ff fe35 	bl	272c <CC_PalPowerSaveModeSelect>
    2ac2:	b980      	cbnz	r0, 2ae6 <CC_LibInitNoRng+0x36>
    2ac4:	4b11      	ldr	r3, [pc, #68]	; (2b0c <CC_LibInitNoRng+0x5c>)
    2ac6:	681b      	ldr	r3, [r3, #0]
    2ac8:	0e1b      	lsrs	r3, r3, #24
    2aca:	2bf0      	cmp	r3, #240	; 0xf0
    2acc:	d00d      	beq.n	2aea <CC_LibInitNoRng+0x3a>
    2ace:	2406      	movs	r4, #6
    2ad0:	f7ff fe70 	bl	27b4 <CC_HalTerminate>
    2ad4:	e000      	b.n	2ad8 <CC_LibInitNoRng+0x28>
    2ad6:	2403      	movs	r4, #3
    2ad8:	f7ff fdc6 	bl	2668 <CC_PalTerminate>
    2adc:	4620      	mov	r0, r4
    2ade:	bd10      	pop	{r4, pc}
    2ae0:	2404      	movs	r4, #4
    2ae2:	4620      	mov	r0, r4
    2ae4:	bd10      	pop	{r4, pc}
    2ae6:	2400      	movs	r4, #0
    2ae8:	e7f2      	b.n	2ad0 <CC_LibInitNoRng+0x20>
    2aea:	4a09      	ldr	r2, [pc, #36]	; (2b10 <CC_LibInitNoRng+0x60>)
    2aec:	4b09      	ldr	r3, [pc, #36]	; (2b14 <CC_LibInitNoRng+0x64>)
    2aee:	6812      	ldr	r2, [r2, #0]
    2af0:	429a      	cmp	r2, r3
    2af2:	d001      	beq.n	2af8 <CC_LibInitNoRng+0x48>
    2af4:	2407      	movs	r4, #7
    2af6:	e7eb      	b.n	2ad0 <CC_LibInitNoRng+0x20>
    2af8:	2001      	movs	r0, #1
    2afa:	f7ff fe17 	bl	272c <CC_PalPowerSaveModeSelect>
    2afe:	2800      	cmp	r0, #0
    2b00:	d1f1      	bne.n	2ae6 <CC_LibInitNoRng+0x36>
    2b02:	4b05      	ldr	r3, [pc, #20]	; (2b18 <CC_LibInitNoRng+0x68>)
    2b04:	4604      	mov	r4, r0
    2b06:	6018      	str	r0, [r3, #0]
    2b08:	e7e8      	b.n	2adc <CC_LibInitNoRng+0x2c>
    2b0a:	bf00      	nop
    2b0c:	50841928 	.word	0x50841928
    2b10:	50841a24 	.word	0x50841a24
    2b14:	20e00000 	.word	0x20e00000
    2b18:	50841a0c 	.word	0x50841a0c

00002b1c <CC_LibInitRngModule>:
    2b1c:	b530      	push	{r4, r5, lr}
    2b1e:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
    2b22:	f44f 7208 	mov.w	r2, #544	; 0x220
    2b26:	2100      	movs	r1, #0
    2b28:	a80c      	add	r0, sp, #48	; 0x30
    2b2a:	f001 f847 	bl	3bbc <memset>
    2b2e:	2300      	movs	r3, #0
    2b30:	a802      	add	r0, sp, #8
    2b32:	4619      	mov	r1, r3
    2b34:	2228      	movs	r2, #40	; 0x28
    2b36:	9301      	str	r3, [sp, #4]
    2b38:	f001 f840 	bl	3bbc <memset>
    2b3c:	a802      	add	r0, sp, #8
    2b3e:	f7ff fed1 	bl	28e4 <RNG_PLAT_SetUserRngParameters>
    2b42:	b118      	cbz	r0, 2b4c <CC_LibInitRngModule+0x30>
    2b44:	2005      	movs	r0, #5
    2b46:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    2b4a:	bd30      	pop	{r4, r5, pc}
    2b4c:	4d1c      	ldr	r5, [pc, #112]	; (2bc0 <CC_LibInitRngModule+0xa4>)
    2b4e:	f04f 31ff 	mov.w	r1, #4294967295
    2b52:	6828      	ldr	r0, [r5, #0]
    2b54:	f7ff fdba 	bl	26cc <CC_PalMutexLock>
    2b58:	4604      	mov	r4, r0
    2b5a:	b9f0      	cbnz	r0, 2b9a <CC_LibInitRngModule+0x7e>
    2b5c:	2000      	movs	r0, #0
    2b5e:	f7ff fde5 	bl	272c <CC_PalPowerSaveModeSelect>
    2b62:	b9b0      	cbnz	r0, 2b92 <CC_LibInitRngModule+0x76>
    2b64:	aa0c      	add	r2, sp, #48	; 0x30
    2b66:	a902      	add	r1, sp, #8
    2b68:	a801      	add	r0, sp, #4
    2b6a:	f000 fbd5 	bl	3318 <LLF_RND_RunTrngStartupTest>
    2b6e:	4604      	mov	r4, r0
    2b70:	2001      	movs	r0, #1
    2b72:	f7ff fddb 	bl	272c <CC_PalPowerSaveModeSelect>
    2b76:	b9f0      	cbnz	r0, 2bb6 <CC_LibInitRngModule+0x9a>
    2b78:	6828      	ldr	r0, [r5, #0]
    2b7a:	f7ff fdaf 	bl	26dc <CC_PalMutexUnlock>
    2b7e:	b110      	cbz	r0, 2b86 <CC_LibInitRngModule+0x6a>
    2b80:	4810      	ldr	r0, [pc, #64]	; (2bc4 <CC_LibInitRngModule+0xa8>)
    2b82:	f7ff ff3b 	bl	29fc <CC_PalAbort>
    2b86:	4620      	mov	r0, r4
    2b88:	2c00      	cmp	r4, #0
    2b8a:	d1db      	bne.n	2b44 <CC_LibInitRngModule+0x28>
    2b8c:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    2b90:	bd30      	pop	{r4, r5, pc}
    2b92:	480d      	ldr	r0, [pc, #52]	; (2bc8 <CC_LibInitRngModule+0xac>)
    2b94:	f7ff ff32 	bl	29fc <CC_PalAbort>
    2b98:	e7e4      	b.n	2b64 <CC_LibInitRngModule+0x48>
    2b9a:	480c      	ldr	r0, [pc, #48]	; (2bcc <CC_LibInitRngModule+0xb0>)
    2b9c:	f7ff ff2e 	bl	29fc <CC_PalAbort>
    2ba0:	2c01      	cmp	r4, #1
    2ba2:	d1db      	bne.n	2b5c <CC_LibInitRngModule+0x40>
    2ba4:	6828      	ldr	r0, [r5, #0]
    2ba6:	f7ff fd99 	bl	26dc <CC_PalMutexUnlock>
    2baa:	2800      	cmp	r0, #0
    2bac:	d0ca      	beq.n	2b44 <CC_LibInitRngModule+0x28>
    2bae:	4805      	ldr	r0, [pc, #20]	; (2bc4 <CC_LibInitRngModule+0xa8>)
    2bb0:	f7ff ff24 	bl	29fc <CC_PalAbort>
    2bb4:	e7c6      	b.n	2b44 <CC_LibInitRngModule+0x28>
    2bb6:	4806      	ldr	r0, [pc, #24]	; (2bd0 <CC_LibInitRngModule+0xb4>)
    2bb8:	f7ff ff20 	bl	29fc <CC_PalAbort>
    2bbc:	e7dc      	b.n	2b78 <CC_LibInitRngModule+0x5c>
    2bbe:	bf00      	nop
    2bc0:	20001410 	.word	0x20001410
    2bc4:	000042ec 	.word	0x000042ec
    2bc8:	00004304 	.word	0x00004304
    2bcc:	000042d4 	.word	0x000042d4
    2bd0:	00004324 	.word	0x00004324

00002bd4 <CC_LibInit>:
    2bd4:	b508      	push	{r3, lr}
    2bd6:	f7ff fdeb 	bl	27b0 <CC_HalInit>
    2bda:	b118      	cbz	r0, 2be4 <CC_LibInit+0x10>
    2bdc:	f7ff fd44 	bl	2668 <CC_PalTerminate>
    2be0:	2003      	movs	r0, #3
    2be2:	bd08      	pop	{r3, pc}
    2be4:	f7ff fd12 	bl	260c <CC_PalInit>
    2be8:	b968      	cbnz	r0, 2c06 <CC_LibInit+0x32>
    2bea:	f7ff fd9f 	bl	272c <CC_PalPowerSaveModeSelect>
    2bee:	b960      	cbnz	r0, 2c0a <CC_LibInit+0x36>
    2bf0:	4b15      	ldr	r3, [pc, #84]	; (2c48 <CC_LibInit+0x74>)
    2bf2:	681b      	ldr	r3, [r3, #0]
    2bf4:	0e1b      	lsrs	r3, r3, #24
    2bf6:	2bf0      	cmp	r3, #240	; 0xf0
    2bf8:	d012      	beq.n	2c20 <CC_LibInit+0x4c>
    2bfa:	f7ff fddb 	bl	27b4 <CC_HalTerminate>
    2bfe:	f7ff fd33 	bl	2668 <CC_PalTerminate>
    2c02:	2006      	movs	r0, #6
    2c04:	bd08      	pop	{r3, pc}
    2c06:	2004      	movs	r0, #4
    2c08:	bd08      	pop	{r3, pc}
    2c0a:	f7ff fdd3 	bl	27b4 <CC_HalTerminate>
    2c0e:	f7ff fd2b 	bl	2668 <CC_PalTerminate>
    2c12:	f7ff ff83 	bl	2b1c <CC_LibInitRngModule>
    2c16:	2800      	cmp	r0, #0
    2c18:	bf0c      	ite	eq
    2c1a:	2000      	moveq	r0, #0
    2c1c:	2005      	movne	r0, #5
    2c1e:	bd08      	pop	{r3, pc}
    2c20:	4a0a      	ldr	r2, [pc, #40]	; (2c4c <CC_LibInit+0x78>)
    2c22:	4b0b      	ldr	r3, [pc, #44]	; (2c50 <CC_LibInit+0x7c>)
    2c24:	6812      	ldr	r2, [r2, #0]
    2c26:	429a      	cmp	r2, r3
    2c28:	d005      	beq.n	2c36 <CC_LibInit+0x62>
    2c2a:	f7ff fdc3 	bl	27b4 <CC_HalTerminate>
    2c2e:	f7ff fd1b 	bl	2668 <CC_PalTerminate>
    2c32:	2007      	movs	r0, #7
    2c34:	bd08      	pop	{r3, pc}
    2c36:	2001      	movs	r0, #1
    2c38:	f7ff fd78 	bl	272c <CC_PalPowerSaveModeSelect>
    2c3c:	2800      	cmp	r0, #0
    2c3e:	d1e4      	bne.n	2c0a <CC_LibInit+0x36>
    2c40:	4b04      	ldr	r3, [pc, #16]	; (2c54 <CC_LibInit+0x80>)
    2c42:	6018      	str	r0, [r3, #0]
    2c44:	e7e5      	b.n	2c12 <CC_LibInit+0x3e>
    2c46:	bf00      	nop
    2c48:	50841928 	.word	0x50841928
    2c4c:	50841a24 	.word	0x50841a24
    2c50:	20e00000 	.word	0x20e00000
    2c54:	50841a0c 	.word	0x50841a0c

00002c58 <CC_PalTrngParamGet>:
    2c58:	b118      	cbz	r0, 2c62 <CC_PalTrngParamGet+0xa>
    2c5a:	b111      	cbz	r1, 2c62 <CC_PalTrngParamGet+0xa>
    2c5c:	680b      	ldr	r3, [r1, #0]
    2c5e:	2b1c      	cmp	r3, #28
    2c60:	d001      	beq.n	2c66 <CC_PalTrngParamGet+0xe>
    2c62:	2001      	movs	r0, #1
    2c64:	4770      	bx	lr
    2c66:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2c6a:	4a3a      	ldr	r2, [pc, #232]	; (2d54 <CC_PalTrngParamGet+0xfc>)
    2c6c:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	; 0xc10
    2c70:	4291      	cmp	r1, r2
    2c72:	d05a      	beq.n	2d2a <CC_PalTrngParamGet+0xd2>
    2c74:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    2c78:	3201      	adds	r2, #1
    2c7a:	d056      	beq.n	2d2a <CC_PalTrngParamGet+0xd2>
    2c7c:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    2c80:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2c84:	6002      	str	r2, [r0, #0]
    2c86:	f8d3 1c14 	ldr.w	r1, [r3, #3092]	; 0xc14
    2c8a:	4a33      	ldr	r2, [pc, #204]	; (2d58 <CC_PalTrngParamGet+0x100>)
    2c8c:	4291      	cmp	r1, r2
    2c8e:	d05e      	beq.n	2d4e <CC_PalTrngParamGet+0xf6>
    2c90:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    2c94:	3201      	adds	r2, #1
    2c96:	d05a      	beq.n	2d4e <CC_PalTrngParamGet+0xf6>
    2c98:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    2c9c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2ca0:	6042      	str	r2, [r0, #4]
    2ca2:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    2ca6:	f512 7f94 	cmn.w	r2, #296	; 0x128
    2caa:	d04d      	beq.n	2d48 <CC_PalTrngParamGet+0xf0>
    2cac:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    2cb0:	3201      	adds	r2, #1
    2cb2:	d049      	beq.n	2d48 <CC_PalTrngParamGet+0xf0>
    2cb4:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    2cb8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2cbc:	6082      	str	r2, [r0, #8]
    2cbe:	f8d3 1c1c 	ldr.w	r1, [r3, #3100]	; 0xc1c
    2cc2:	4a26      	ldr	r2, [pc, #152]	; (2d5c <CC_PalTrngParamGet+0x104>)
    2cc4:	4291      	cmp	r1, r2
    2cc6:	d03c      	beq.n	2d42 <CC_PalTrngParamGet+0xea>
    2cc8:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    2ccc:	3201      	adds	r2, #1
    2cce:	d038      	beq.n	2d42 <CC_PalTrngParamGet+0xea>
    2cd0:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    2cd4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2cd8:	60c2      	str	r2, [r0, #12]
    2cda:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    2cde:	3270      	adds	r2, #112	; 0x70
    2ce0:	d02d      	beq.n	2d3e <CC_PalTrngParamGet+0xe6>
    2ce2:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    2ce6:	3201      	adds	r2, #1
    2ce8:	d029      	beq.n	2d3e <CC_PalTrngParamGet+0xe6>
    2cea:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    2cee:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2cf2:	6102      	str	r2, [r0, #16]
    2cf4:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    2cf8:	32af      	adds	r2, #175	; 0xaf
    2cfa:	d01e      	beq.n	2d3a <CC_PalTrngParamGet+0xe2>
    2cfc:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    2d00:	3201      	adds	r2, #1
    2d02:	d01a      	beq.n	2d3a <CC_PalTrngParamGet+0xe2>
    2d04:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    2d08:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2d0c:	6142      	str	r2, [r0, #20]
    2d0e:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
    2d12:	4a13      	ldr	r2, [pc, #76]	; (2d60 <CC_PalTrngParamGet+0x108>)
    2d14:	4291      	cmp	r1, r2
    2d16:	d00b      	beq.n	2d30 <CC_PalTrngParamGet+0xd8>
    2d18:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
    2d1c:	3201      	adds	r2, #1
    2d1e:	d007      	beq.n	2d30 <CC_PalTrngParamGet+0xd8>
    2d20:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	; 0xc08
    2d24:	6183      	str	r3, [r0, #24]
    2d26:	2000      	movs	r0, #0
    2d28:	4770      	bx	lr
    2d2a:	f640 02fc 	movw	r2, #2300	; 0x8fc
    2d2e:	e7a7      	b.n	2c80 <CC_PalTrngParamGet+0x28>
    2d30:	f240 3337 	movw	r3, #823	; 0x337
    2d34:	6183      	str	r3, [r0, #24]
    2d36:	2000      	movs	r0, #0
    2d38:	4770      	bx	lr
    2d3a:	2251      	movs	r2, #81	; 0x51
    2d3c:	e7e4      	b.n	2d08 <CC_PalTrngParamGet+0xb0>
    2d3e:	2290      	movs	r2, #144	; 0x90
    2d40:	e7d5      	b.n	2cee <CC_PalTrngParamGet+0x96>
    2d42:	f642 1204 	movw	r2, #10500	; 0x2904
    2d46:	e7c5      	b.n	2cd4 <CC_PalTrngParamGet+0x7c>
    2d48:	f640 62d8 	movw	r2, #3800	; 0xed8
    2d4c:	e7b4      	b.n	2cb8 <CC_PalTrngParamGet+0x60>
    2d4e:	f242 02d0 	movw	r2, #8400	; 0x20d0
    2d52:	e7a3      	b.n	2c9c <CC_PalTrngParamGet+0x44>
    2d54:	fffff8fc 	.word	0xfffff8fc
    2d58:	ffff20d0 	.word	0xffff20d0
    2d5c:	ffff2904 	.word	0xffff2904
    2d60:	fffff337 	.word	0xfffff337

00002d64 <LLF_RND_AdaptiveProportionTest>:
    2d64:	b3a8      	cbz	r0, 2dd2 <LLF_RND_AdaptiveProportionTest+0x6e>
    2d66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2d6a:	1e4c      	subs	r4, r1, #1
    2d6c:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
    2d70:	d22c      	bcs.n	2dcc <LLF_RND_AdaptiveProportionTest+0x68>
    2d72:	b35b      	cbz	r3, 2dcc <LLF_RND_AdaptiveProportionTest+0x68>
    2d74:	b352      	cbz	r2, 2dcc <LLF_RND_AdaptiveProportionTest+0x68>
    2d76:	f04f 0c00 	mov.w	ip, #0
    2d7a:	00c9      	lsls	r1, r1, #3
    2d7c:	46e6      	mov	lr, ip
    2d7e:	4665      	mov	r5, ip
    2d80:	4664      	mov	r4, ip
    2d82:	1e4f      	subs	r7, r1, #1
    2d84:	f103 38ff 	add.w	r8, r3, #4294967295
    2d88:	e00c      	b.n	2da4 <LLF_RND_AdaptiveProportionTest+0x40>
    2d8a:	42ab      	cmp	r3, r5
    2d8c:	d016      	beq.n	2dbc <LLF_RND_AdaptiveProportionTest+0x58>
    2d8e:	458e      	cmp	lr, r1
    2d90:	d101      	bne.n	2d96 <LLF_RND_AdaptiveProportionTest+0x32>
    2d92:	f10c 0c01 	add.w	ip, ip, #1
    2d96:	45a8      	cmp	r8, r5
    2d98:	d016      	beq.n	2dc8 <LLF_RND_AdaptiveProportionTest+0x64>
    2d9a:	3401      	adds	r4, #1
    2d9c:	42bc      	cmp	r4, r7
    2d9e:	f105 0501 	add.w	r5, r5, #1
    2da2:	d818      	bhi.n	2dd6 <LLF_RND_AdaptiveProportionTest+0x72>
    2da4:	0961      	lsrs	r1, r4, #5
    2da6:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    2daa:	f004 061f 	and.w	r6, r4, #31
    2dae:	40f1      	lsrs	r1, r6
    2db0:	2e1f      	cmp	r6, #31
    2db2:	bf18      	it	ne
    2db4:	f001 0101 	andne.w	r1, r1, #1
    2db8:	2c00      	cmp	r4, #0
    2dba:	d1e6      	bne.n	2d8a <LLF_RND_AdaptiveProportionTest+0x26>
    2dbc:	2500      	movs	r5, #0
    2dbe:	45a8      	cmp	r8, r5
    2dc0:	468e      	mov	lr, r1
    2dc2:	f04f 0c01 	mov.w	ip, #1
    2dc6:	d1e8      	bne.n	2d9a <LLF_RND_AdaptiveProportionTest+0x36>
    2dc8:	4562      	cmp	r2, ip
    2dca:	d2e6      	bcs.n	2d9a <LLF_RND_AdaptiveProportionTest+0x36>
    2dcc:	4803      	ldr	r0, [pc, #12]	; (2ddc <LLF_RND_AdaptiveProportionTest+0x78>)
    2dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2dd2:	4802      	ldr	r0, [pc, #8]	; (2ddc <LLF_RND_AdaptiveProportionTest+0x78>)
    2dd4:	4770      	bx	lr
    2dd6:	2000      	movs	r0, #0
    2dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2ddc:	00f10c37 	.word	0x00f10c37

00002de0 <getTrngSource>:
    2de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2de4:	b08f      	sub	sp, #60	; 0x3c
    2de6:	460d      	mov	r5, r1
    2de8:	e9dd 4119 	ldrd	r4, r1, [sp, #100]	; 0x64
    2dec:	4683      	mov	fp, r0
    2dee:	2900      	cmp	r1, #0
    2df0:	d157      	bne.n	2ea2 <getTrngSource+0xc2>
    2df2:	6929      	ldr	r1, [r5, #16]
    2df4:	9103      	str	r1, [sp, #12]
    2df6:	2100      	movs	r1, #0
    2df8:	601c      	str	r4, [r3, #0]
    2dfa:	9b18      	ldr	r3, [sp, #96]	; 0x60
    2dfc:	6019      	str	r1, [r3, #0]
    2dfe:	2a00      	cmp	r2, #0
    2e00:	f000 8122 	beq.w	3048 <getTrngSource+0x268>
    2e04:	4a81      	ldr	r2, [pc, #516]	; (300c <getTrngSource+0x22c>)
    2e06:	4b82      	ldr	r3, [pc, #520]	; (3010 <getTrngSource+0x230>)
    2e08:	6811      	ldr	r1, [r2, #0]
    2e0a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2e0c:	681b      	ldr	r3, [r3, #0]
    2e0e:	429a      	cmp	r2, r3
    2e10:	d157      	bne.n	2ec2 <getTrngSource+0xe2>
    2e12:	290a      	cmp	r1, #10
    2e14:	d155      	bne.n	2ec2 <getTrngSource+0xe2>
    2e16:	f89b 3003 	ldrb.w	r3, [fp, #3]
    2e1a:	9306      	str	r3, [sp, #24]
    2e1c:	9903      	ldr	r1, [sp, #12]
    2e1e:	2304      	movs	r3, #4
    2e20:	4608      	mov	r0, r1
    2e22:	4a7c      	ldr	r2, [pc, #496]	; (3014 <getTrngSource+0x234>)
    2e24:	9302      	str	r3, [sp, #8]
    2e26:	fba2 0200 	umull	r0, r2, r2, r0
    2e2a:	0892      	lsrs	r2, r2, #2
    2e2c:	00cb      	lsls	r3, r1, #3
    2e2e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2e32:	f104 0008 	add.w	r0, r4, #8
    2e36:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
    2e3a:	3b01      	subs	r3, #1
    2e3c:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 3010 <getTrngSource+0x230>
    2e40:	f8df a200 	ldr.w	sl, [pc, #512]	; 3044 <getTrngSource+0x264>
    2e44:	9004      	str	r0, [sp, #16]
    2e46:	9200      	str	r2, [sp, #0]
    2e48:	9305      	str	r3, [sp, #20]
    2e4a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    2e4c:	9c03      	ldr	r4, [sp, #12]
    2e4e:	601c      	str	r4, [r3, #0]
    2e50:	2c00      	cmp	r4, #0
    2e52:	f000 80cc 	beq.w	2fee <getTrngSource+0x20e>
    2e56:	2600      	movs	r6, #0
    2e58:	9f04      	ldr	r7, [sp, #16]
    2e5a:	f000 faa9 	bl	33b0 <LLF_RND_TurnOffTrng>
    2e5e:	2300      	movs	r3, #0
    2e60:	9307      	str	r3, [sp, #28]
    2e62:	9b06      	ldr	r3, [sp, #24]
    2e64:	f1bb 0f00 	cmp.w	fp, #0
    2e68:	d03a      	beq.n	2ee0 <getTrngSource+0x100>
    2e6a:	2d00      	cmp	r5, #0
    2e6c:	d034      	beq.n	2ed8 <getTrngSource+0xf8>
    2e6e:	bb53      	cbnz	r3, 2ec6 <getTrngSource+0xe6>
    2e70:	005b      	lsls	r3, r3, #1
    2e72:	9306      	str	r3, [sp, #24]
    2e74:	f1bb 0f00 	cmp.w	fp, #0
    2e78:	d036      	beq.n	2ee8 <getTrngSource+0x108>
    2e7a:	2d00      	cmp	r5, #0
    2e7c:	d034      	beq.n	2ee8 <getTrngSource+0x108>
    2e7e:	b1e3      	cbz	r3, 2eba <getTrngSource+0xda>
    2e80:	a906      	add	r1, sp, #24
    2e82:	4628      	mov	r0, r5
    2e84:	f000 fa84 	bl	3390 <LLF_RND_GetFastestRosc>
    2e88:	2800      	cmp	r0, #0
    2e8a:	f000 817d 	beq.w	3188 <getTrngSource+0x3a8>
    2e8e:	4b62      	ldr	r3, [pc, #392]	; (3018 <getTrngSource+0x238>)
    2e90:	4298      	cmp	r0, r3
    2e92:	d012      	beq.n	2eba <getTrngSource+0xda>
    2e94:	9000      	str	r0, [sp, #0]
    2e96:	f000 fa8b 	bl	33b0 <LLF_RND_TurnOffTrng>
    2e9a:	9800      	ldr	r0, [sp, #0]
    2e9c:	b00f      	add	sp, #60	; 0x3c
    2e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ea2:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    2ea6:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
    2eaa:	3001      	adds	r0, #1
    2eac:	bf0c      	ite	eq
    2eae:	f44f 7104 	moveq.w	r1, #528	; 0x210
    2eb2:	f8d1 1c0c 	ldrne.w	r1, [r1, #3084]	; 0xc0c
    2eb6:	9103      	str	r1, [sp, #12]
    2eb8:	e79d      	b.n	2df6 <getTrngSource+0x16>
    2eba:	6a2b      	ldr	r3, [r5, #32]
    2ebc:	b973      	cbnz	r3, 2edc <getTrngSource+0xfc>
    2ebe:	4856      	ldr	r0, [pc, #344]	; (3018 <getTrngSource+0x238>)
    2ec0:	e7e8      	b.n	2e94 <getTrngSource+0xb4>
    2ec2:	4856      	ldr	r0, [pc, #344]	; (301c <getTrngSource+0x23c>)
    2ec4:	e7e6      	b.n	2e94 <getTrngSource+0xb4>
    2ec6:	a906      	add	r1, sp, #24
    2ec8:	4628      	mov	r0, r5
    2eca:	f000 fa61 	bl	3390 <LLF_RND_GetFastestRosc>
    2ece:	b168      	cbz	r0, 2eec <getTrngSource+0x10c>
    2ed0:	4b53      	ldr	r3, [pc, #332]	; (3020 <getTrngSource+0x240>)
    2ed2:	4298      	cmp	r0, r3
    2ed4:	d0de      	beq.n	2e94 <getTrngSource+0xb4>
    2ed6:	9b06      	ldr	r3, [sp, #24]
    2ed8:	2b08      	cmp	r3, #8
    2eda:	d1c9      	bne.n	2e70 <getTrngSource+0x90>
    2edc:	4851      	ldr	r0, [pc, #324]	; (3024 <getTrngSource+0x244>)
    2ede:	e7d9      	b.n	2e94 <getTrngSource+0xb4>
    2ee0:	2b08      	cmp	r3, #8
    2ee2:	d0fb      	beq.n	2edc <getTrngSource+0xfc>
    2ee4:	005b      	lsls	r3, r3, #1
    2ee6:	9306      	str	r3, [sp, #24]
    2ee8:	484f      	ldr	r0, [pc, #316]	; (3028 <getTrngSource+0x248>)
    2eea:	e7d3      	b.n	2e94 <getTrngSource+0xb4>
    2eec:	4629      	mov	r1, r5
    2eee:	9806      	ldr	r0, [sp, #24]
    2ef0:	f000 fa30 	bl	3354 <LLF_RND_GetRoscSampleCnt>
    2ef4:	2800      	cmp	r0, #0
    2ef6:	d1eb      	bne.n	2ed0 <getTrngSource+0xf0>
    2ef8:	9b06      	ldr	r3, [sp, #24]
    2efa:	2b08      	cmp	r3, #8
    2efc:	f000 810e 	beq.w	311c <getTrngSource+0x33c>
    2f00:	2b04      	cmp	r3, #4
    2f02:	f000 8131 	beq.w	3168 <getTrngSource+0x388>
    2f06:	f1a3 0302 	sub.w	r3, r3, #2
    2f0a:	fab3 f383 	clz	r3, r3
    2f0e:	095b      	lsrs	r3, r3, #5
    2f10:	9301      	str	r3, [sp, #4]
    2f12:	2301      	movs	r3, #1
    2f14:	4619      	mov	r1, r3
    2f16:	4a45      	ldr	r2, [pc, #276]	; (302c <getTrngSource+0x24c>)
    2f18:	6013      	str	r3, [r2, #0]
    2f1a:	f842 3c84 	str.w	r3, [r2, #-132]
    2f1e:	4b43      	ldr	r3, [pc, #268]	; (302c <getTrngSource+0x24c>)
    2f20:	6019      	str	r1, [r3, #0]
    2f22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2f24:	f8c9 3000 	str.w	r3, [r9]
    2f28:	f8d9 2000 	ldr.w	r2, [r9]
    2f2c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2f2e:	429a      	cmp	r2, r3
    2f30:	d1f5      	bne.n	2f1e <getTrngSource+0x13e>
    2f32:	f04f 0800 	mov.w	r8, #0
    2f36:	f04f 30ff 	mov.w	r0, #4294967295
    2f3a:	f8ca 8000 	str.w	r8, [sl]
    2f3e:	f7ff fc3b 	bl	27b8 <CC_HalClearInterruptBit>
    2f42:	4a3b      	ldr	r2, [pc, #236]	; (3030 <getTrngSource+0x250>)
    2f44:	4b3b      	ldr	r3, [pc, #236]	; (3034 <getTrngSource+0x254>)
    2f46:	4640      	mov	r0, r8
    2f48:	601a      	str	r2, [r3, #0]
    2f4a:	f7ff fc43 	bl	27d4 <CC_HalMaskInterrupt>
    2f4e:	220a      	movs	r2, #10
    2f50:	9801      	ldr	r0, [sp, #4]
    2f52:	4939      	ldr	r1, [pc, #228]	; (3038 <getTrngSource+0x258>)
    2f54:	4b2d      	ldr	r3, [pc, #180]	; (300c <getTrngSource+0x22c>)
    2f56:	6008      	str	r0, [r1, #0]
    2f58:	601a      	str	r2, [r3, #0]
    2f5a:	692a      	ldr	r2, [r5, #16]
    2f5c:	f1a8 3855 	sub.w	r8, r8, #1431655765	; 0x55555555
    2f60:	fba8 1202 	umull	r1, r2, r8, r2
    2f64:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2f66:	0912      	lsrs	r2, r2, #4
    2f68:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    2f6c:	03db      	lsls	r3, r3, #15
    2f6e:	fb03 f302 	mul.w	r3, r3, r2
    2f72:	4a32      	ldr	r2, [pc, #200]	; (303c <getTrngSource+0x25c>)
    2f74:	099b      	lsrs	r3, r3, #6
    2f76:	6013      	str	r3, [r2, #0]
    2f78:	2301      	movs	r3, #1
    2f7a:	f8ca 3000 	str.w	r3, [sl]
    2f7e:	9906      	ldr	r1, [sp, #24]
    2f80:	f8db 2000 	ldr.w	r2, [fp]
    2f84:	020b      	lsls	r3, r1, #8
    2f86:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    2f8a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    2f8e:	4313      	orrs	r3, r2
    2f90:	f8cb 3000 	str.w	r3, [fp]
    2f94:	a807      	add	r0, sp, #28
    2f96:	f000 f9cd 	bl	3334 <LLF_RND_WaitRngInterrupt>
    2f9a:	2800      	cmp	r0, #0
    2f9c:	d198      	bne.n	2ed0 <getTrngSource+0xf0>
    2f9e:	4b28      	ldr	r3, [pc, #160]	; (3040 <getTrngSource+0x260>)
    2fa0:	fba8 2804 	umull	r2, r8, r8, r4
    2fa4:	681a      	ldr	r2, [r3, #0]
    2fa6:	3314      	adds	r3, #20
    2fa8:	9208      	str	r2, [sp, #32]
    2faa:	f853 2c10 	ldr.w	r2, [r3, #-16]
    2fae:	ebb6 0f98 	cmp.w	r6, r8, lsr #2
    2fb2:	9209      	str	r2, [sp, #36]	; 0x24
    2fb4:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    2fb8:	920a      	str	r2, [sp, #40]	; 0x28
    2fba:	f853 2c08 	ldr.w	r2, [r3, #-8]
    2fbe:	920b      	str	r2, [sp, #44]	; 0x2c
    2fc0:	f853 2c04 	ldr.w	r2, [r3, #-4]
    2fc4:	920c      	str	r2, [sp, #48]	; 0x30
    2fc6:	681b      	ldr	r3, [r3, #0]
    2fc8:	930d      	str	r3, [sp, #52]	; 0x34
    2fca:	d101      	bne.n	2fd0 <getTrngSource+0x1f0>
    2fcc:	9b00      	ldr	r3, [sp, #0]
    2fce:	b99b      	cbnz	r3, 2ff8 <getTrngSource+0x218>
    2fd0:	4638      	mov	r0, r7
    2fd2:	2218      	movs	r2, #24
    2fd4:	a908      	add	r1, sp, #32
    2fd6:	f7ff fb13 	bl	2600 <CC_PalMemCopyPlat>
    2fda:	3c18      	subs	r4, #24
    2fdc:	3718      	adds	r7, #24
    2fde:	3601      	adds	r6, #1
    2fe0:	2c00      	cmp	r4, #0
    2fe2:	f47f af3a 	bne.w	2e5a <getTrngSource+0x7a>
    2fe6:	9b04      	ldr	r3, [sp, #16]
    2fe8:	2b00      	cmp	r3, #0
    2fea:	f040 809a 	bne.w	3122 <getTrngSource+0x342>
    2fee:	2300      	movs	r3, #0
    2ff0:	9a18      	ldr	r2, [sp, #96]	; 0x60
    2ff2:	6013      	str	r3, [r2, #0]
    2ff4:	9b06      	ldr	r3, [sp, #24]
    2ff6:	e76f      	b.n	2ed8 <getTrngSource+0xf8>
    2ff8:	461a      	mov	r2, r3
    2ffa:	4638      	mov	r0, r7
    2ffc:	a908      	add	r1, sp, #32
    2ffe:	1ae4      	subs	r4, r4, r3
    3000:	f7ff fafe 	bl	2600 <CC_PalMemCopyPlat>
    3004:	9b00      	ldr	r3, [sp, #0]
    3006:	441f      	add	r7, r3
    3008:	e7e9      	b.n	2fde <getTrngSource+0x1fe>
    300a:	bf00      	nop
    300c:	50841138 	.word	0x50841138
    3010:	50841130 	.word	0x50841130
    3014:	aaaaaaab 	.word	0xaaaaaaab
    3018:	00f10c31 	.word	0x00f10c31
    301c:	00f10c30 	.word	0x00f10c30
    3020:	00f10c02 	.word	0x00f10c02
    3024:	00f10c32 	.word	0x00f10c32
    3028:	00f10c35 	.word	0x00f10c35
    302c:	508411c4 	.word	0x508411c4
    3030:	0ffffffe 	.word	0x0ffffffe
    3034:	50841100 	.word	0x50841100
    3038:	5084110c 	.word	0x5084110c
    303c:	508411d8 	.word	0x508411d8
    3040:	50841114 	.word	0x50841114
    3044:	5084112c 	.word	0x5084112c
    3048:	f1bb 0f00 	cmp.w	fp, #0
    304c:	f43f af4c 	beq.w	2ee8 <getTrngSource+0x108>
    3050:	2d00      	cmp	r5, #0
    3052:	f43f af49 	beq.w	2ee8 <getTrngSource+0x108>
    3056:	2301      	movs	r3, #1
    3058:	a90e      	add	r1, sp, #56	; 0x38
    305a:	f841 3d20 	str.w	r3, [r1, #-32]!
    305e:	f8cb 2000 	str.w	r2, [fp]
    3062:	4628      	mov	r0, r5
    3064:	f000 f994 	bl	3390 <LLF_RND_GetFastestRosc>
    3068:	2800      	cmp	r0, #0
    306a:	f47f af13 	bne.w	2e94 <getTrngSource+0xb4>
    306e:	4629      	mov	r1, r5
    3070:	9806      	ldr	r0, [sp, #24]
    3072:	f000 f96f 	bl	3354 <LLF_RND_GetRoscSampleCnt>
    3076:	2800      	cmp	r0, #0
    3078:	f47f af0c 	bne.w	2e94 <getTrngSource+0xb4>
    307c:	9f06      	ldr	r7, [sp, #24]
    307e:	2f08      	cmp	r7, #8
    3080:	f000 80eb 	beq.w	325a <getTrngSource+0x47a>
    3084:	2f04      	cmp	r7, #4
    3086:	f000 80ea 	beq.w	325e <getTrngSource+0x47e>
    308a:	f1a7 0702 	sub.w	r7, r7, #2
    308e:	fab7 f787 	clz	r7, r7
    3092:	097f      	lsrs	r7, r7, #5
    3094:	2201      	movs	r2, #1
    3096:	4616      	mov	r6, r2
    3098:	4b73      	ldr	r3, [pc, #460]	; (3268 <getTrngSource+0x488>)
    309a:	4974      	ldr	r1, [pc, #464]	; (326c <getTrngSource+0x48c>)
    309c:	601a      	str	r2, [r3, #0]
    309e:	4618      	mov	r0, r3
    30a0:	600a      	str	r2, [r1, #0]
    30a2:	3b94      	subs	r3, #148	; 0x94
    30a4:	6006      	str	r6, [r0, #0]
    30a6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    30a8:	601a      	str	r2, [r3, #0]
    30aa:	6819      	ldr	r1, [r3, #0]
    30ac:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    30ae:	4291      	cmp	r1, r2
    30b0:	d1f8      	bne.n	30a4 <getTrngSource+0x2c4>
    30b2:	f04f 0800 	mov.w	r8, #0
    30b6:	4b6e      	ldr	r3, [pc, #440]	; (3270 <getTrngSource+0x490>)
    30b8:	f04f 30ff 	mov.w	r0, #4294967295
    30bc:	f8c3 8000 	str.w	r8, [r3]
    30c0:	f7ff fb7a 	bl	27b8 <CC_HalClearInterruptBit>
    30c4:	4b6b      	ldr	r3, [pc, #428]	; (3274 <getTrngSource+0x494>)
    30c6:	4a6c      	ldr	r2, [pc, #432]	; (3278 <getTrngSource+0x498>)
    30c8:	4640      	mov	r0, r8
    30ca:	601a      	str	r2, [r3, #0]
    30cc:	f7ff fb82 	bl	27d4 <CC_HalMaskInterrupt>
    30d0:	220a      	movs	r2, #10
    30d2:	496a      	ldr	r1, [pc, #424]	; (327c <getTrngSource+0x49c>)
    30d4:	4b6a      	ldr	r3, [pc, #424]	; (3280 <getTrngSource+0x4a0>)
    30d6:	600f      	str	r7, [r1, #0]
    30d8:	601a      	str	r2, [r3, #0]
    30da:	991a      	ldr	r1, [sp, #104]	; 0x68
    30dc:	692b      	ldr	r3, [r5, #16]
    30de:	2901      	cmp	r1, #1
    30e0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    30e2:	f000 80b1 	beq.w	3248 <getTrngSource+0x468>
    30e6:	4967      	ldr	r1, [pc, #412]	; (3284 <getTrngSource+0x4a4>)
    30e8:	fba1 1303 	umull	r1, r3, r1, r3
    30ec:	091b      	lsrs	r3, r3, #4
    30ee:	2101      	movs	r1, #1
    30f0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    30f4:	03d2      	lsls	r2, r2, #15
    30f6:	fb03 f302 	mul.w	r3, r3, r2
    30fa:	4a63      	ldr	r2, [pc, #396]	; (3288 <getTrngSource+0x4a8>)
    30fc:	099b      	lsrs	r3, r3, #6
    30fe:	6013      	str	r3, [r2, #0]
    3100:	4b5b      	ldr	r3, [pc, #364]	; (3270 <getTrngSource+0x490>)
    3102:	6019      	str	r1, [r3, #0]
    3104:	9906      	ldr	r1, [sp, #24]
    3106:	f8db 2000 	ldr.w	r2, [fp]
    310a:	020b      	lsls	r3, r1, #8
    310c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    3110:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    3114:	4313      	orrs	r3, r2
    3116:	f8cb 3000 	str.w	r3, [fp]
    311a:	e67f      	b.n	2e1c <getTrngSource+0x3c>
    311c:	2303      	movs	r3, #3
    311e:	9301      	str	r3, [sp, #4]
    3120:	e6f7      	b.n	2f12 <getTrngSource+0x132>
    3122:	9b03      	ldr	r3, [sp, #12]
    3124:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
    3128:	f63f af61 	bhi.w	2fee <getTrngSource+0x20e>
    312c:	e9dd 7c04 	ldrd	r7, ip, [sp, #16]
    3130:	4620      	mov	r0, r4
    3132:	4623      	mov	r3, r4
    3134:	696e      	ldr	r6, [r5, #20]
    3136:	e004      	b.n	3142 <getTrngSource+0x362>
    3138:	2001      	movs	r0, #1
    313a:	3301      	adds	r3, #1
    313c:	4563      	cmp	r3, ip
    313e:	4614      	mov	r4, r2
    3140:	d815      	bhi.n	316e <getTrngSource+0x38e>
    3142:	095a      	lsrs	r2, r3, #5
    3144:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
    3148:	f003 011f 	and.w	r1, r3, #31
    314c:	40ca      	lsrs	r2, r1
    314e:	291f      	cmp	r1, #31
    3150:	bf18      	it	ne
    3152:	f002 0201 	andne.w	r2, r2, #1
    3156:	2b00      	cmp	r3, #0
    3158:	d0ee      	beq.n	3138 <getTrngSource+0x358>
    315a:	42a2      	cmp	r2, r4
    315c:	d1ec      	bne.n	3138 <getTrngSource+0x358>
    315e:	3001      	adds	r0, #1
    3160:	4286      	cmp	r6, r0
    3162:	d1ea      	bne.n	313a <getTrngSource+0x35a>
    3164:	4849      	ldr	r0, [pc, #292]	; (328c <getTrngSource+0x4ac>)
    3166:	e00b      	b.n	3180 <getTrngSource+0x3a0>
    3168:	2302      	movs	r3, #2
    316a:	9301      	str	r3, [sp, #4]
    316c:	e6d1      	b.n	2f12 <getTrngSource+0x132>
    316e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3172:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
    3176:	69aa      	ldr	r2, [r5, #24]
    3178:	f7ff fdf4 	bl	2d64 <LLF_RND_AdaptiveProportionTest>
    317c:	2800      	cmp	r0, #0
    317e:	d05d      	beq.n	323c <getTrngSource+0x45c>
    3180:	2300      	movs	r3, #0
    3182:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3184:	6013      	str	r3, [r2, #0]
    3186:	e6a3      	b.n	2ed0 <getTrngSource+0xf0>
    3188:	4629      	mov	r1, r5
    318a:	9806      	ldr	r0, [sp, #24]
    318c:	f000 f8e2 	bl	3354 <LLF_RND_GetRoscSampleCnt>
    3190:	2800      	cmp	r0, #0
    3192:	f47f ae7c 	bne.w	2e8e <getTrngSource+0xae>
    3196:	9c06      	ldr	r4, [sp, #24]
    3198:	2c08      	cmp	r4, #8
    319a:	d051      	beq.n	3240 <getTrngSource+0x460>
    319c:	2c04      	cmp	r4, #4
    319e:	d051      	beq.n	3244 <getTrngSource+0x464>
    31a0:	f1a4 0402 	sub.w	r4, r4, #2
    31a4:	fab4 f484 	clz	r4, r4
    31a8:	0964      	lsrs	r4, r4, #5
    31aa:	2301      	movs	r3, #1
    31ac:	461e      	mov	r6, r3
    31ae:	4619      	mov	r1, r3
    31b0:	4a2d      	ldr	r2, [pc, #180]	; (3268 <getTrngSource+0x488>)
    31b2:	6013      	str	r3, [r2, #0]
    31b4:	f842 3c84 	str.w	r3, [r2, #-132]
    31b8:	4b2b      	ldr	r3, [pc, #172]	; (3268 <getTrngSource+0x488>)
    31ba:	6019      	str	r1, [r3, #0]
    31bc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    31be:	f8c9 3000 	str.w	r3, [r9]
    31c2:	f8d9 2000 	ldr.w	r2, [r9]
    31c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    31c8:	429a      	cmp	r2, r3
    31ca:	d1f5      	bne.n	31b8 <getTrngSource+0x3d8>
    31cc:	2700      	movs	r7, #0
    31ce:	f04f 30ff 	mov.w	r0, #4294967295
    31d2:	f8ca 7000 	str.w	r7, [sl]
    31d6:	f7ff faef 	bl	27b8 <CC_HalClearInterruptBit>
    31da:	4b26      	ldr	r3, [pc, #152]	; (3274 <getTrngSource+0x494>)
    31dc:	4a26      	ldr	r2, [pc, #152]	; (3278 <getTrngSource+0x498>)
    31de:	4638      	mov	r0, r7
    31e0:	601a      	str	r2, [r3, #0]
    31e2:	f7ff faf7 	bl	27d4 <CC_HalMaskInterrupt>
    31e6:	220a      	movs	r2, #10
    31e8:	4924      	ldr	r1, [pc, #144]	; (327c <getTrngSource+0x49c>)
    31ea:	4b25      	ldr	r3, [pc, #148]	; (3280 <getTrngSource+0x4a0>)
    31ec:	600c      	str	r4, [r1, #0]
    31ee:	601a      	str	r2, [r3, #0]
    31f0:	692a      	ldr	r2, [r5, #16]
    31f2:	4924      	ldr	r1, [pc, #144]	; (3284 <getTrngSource+0x4a4>)
    31f4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    31f6:	fba1 1202 	umull	r1, r2, r1, r2
    31fa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    31fe:	0912      	lsrs	r2, r2, #4
    3200:	03db      	lsls	r3, r3, #15
    3202:	fb03 f302 	mul.w	r3, r3, r2
    3206:	4a20      	ldr	r2, [pc, #128]	; (3288 <getTrngSource+0x4a8>)
    3208:	099b      	lsrs	r3, r3, #6
    320a:	6013      	str	r3, [r2, #0]
    320c:	f8ca 6000 	str.w	r6, [sl]
    3210:	9b06      	ldr	r3, [sp, #24]
    3212:	f8db 1000 	ldr.w	r1, [fp]
    3216:	021a      	lsls	r2, r3, #8
    3218:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
    321c:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
    3220:	431a      	orrs	r2, r3
    3222:	0a13      	lsrs	r3, r2, #8
    3224:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    3228:	4313      	orrs	r3, r2
    322a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    322e:	f8cb 3000 	str.w	r3, [fp]
    3232:	9b02      	ldr	r3, [sp, #8]
    3234:	3b01      	subs	r3, #1
    3236:	9302      	str	r3, [sp, #8]
    3238:	f47f ae07 	bne.w	2e4a <getTrngSource+0x6a>
    323c:	2000      	movs	r0, #0
    323e:	e629      	b.n	2e94 <getTrngSource+0xb4>
    3240:	2403      	movs	r4, #3
    3242:	e7b2      	b.n	31aa <getTrngSource+0x3ca>
    3244:	2402      	movs	r4, #2
    3246:	e7b0      	b.n	31aa <getTrngSource+0x3ca>
    3248:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    324c:	f8d3 1c0c 	ldr.w	r1, [r3, #3084]	; 0xc0c
    3250:	3101      	adds	r1, #1
    3252:	d006      	beq.n	3262 <getTrngSource+0x482>
    3254:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
    3258:	e745      	b.n	30e6 <getTrngSource+0x306>
    325a:	2703      	movs	r7, #3
    325c:	e71a      	b.n	3094 <getTrngSource+0x2b4>
    325e:	2702      	movs	r7, #2
    3260:	e718      	b.n	3094 <getTrngSource+0x2b4>
    3262:	2316      	movs	r3, #22
    3264:	e743      	b.n	30ee <getTrngSource+0x30e>
    3266:	bf00      	nop
    3268:	508411c4 	.word	0x508411c4
    326c:	50841140 	.word	0x50841140
    3270:	5084112c 	.word	0x5084112c
    3274:	50841100 	.word	0x50841100
    3278:	0ffffffe 	.word	0x0ffffffe
    327c:	5084110c 	.word	0x5084110c
    3280:	50841138 	.word	0x50841138
    3284:	aaaaaaab 	.word	0xaaaaaaab
    3288:	508411d8 	.word	0x508411d8
    328c:	00f10c36 	.word	0x00f10c36

00003290 <LLF_RND_GetTrngSource>:
    3290:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3294:	4c1b      	ldr	r4, [pc, #108]	; (3304 <LLF_RND_GetTrngSource+0x74>)
    3296:	b085      	sub	sp, #20
    3298:	4607      	mov	r7, r0
    329a:	e9dd 560d 	ldrd	r5, r6, [sp, #52]	; 0x34
    329e:	4688      	mov	r8, r1
    32a0:	6820      	ldr	r0, [r4, #0]
    32a2:	f04f 31ff 	mov.w	r1, #4294967295
    32a6:	4691      	mov	r9, r2
    32a8:	f7ff fa10 	bl	26cc <CC_PalMutexLock>
    32ac:	bb28      	cbnz	r0, 32fa <LLF_RND_GetTrngSource+0x6a>
    32ae:	2000      	movs	r0, #0
    32b0:	f7ff fa3c 	bl	272c <CC_PalPowerSaveModeSelect>
    32b4:	b9e8      	cbnz	r0, 32f2 <LLF_RND_GetTrngSource+0x62>
    32b6:	2300      	movs	r3, #0
    32b8:	e9cd 5600 	strd	r5, r6, [sp]
    32bc:	9302      	str	r3, [sp, #8]
    32be:	464a      	mov	r2, r9
    32c0:	4641      	mov	r1, r8
    32c2:	4638      	mov	r0, r7
    32c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    32c6:	f7ff fd8b 	bl	2de0 <getTrngSource>
    32ca:	4605      	mov	r5, r0
    32cc:	2001      	movs	r0, #1
    32ce:	f7ff fa2d 	bl	272c <CC_PalPowerSaveModeSelect>
    32d2:	b950      	cbnz	r0, 32ea <LLF_RND_GetTrngSource+0x5a>
    32d4:	6820      	ldr	r0, [r4, #0]
    32d6:	f7ff fa01 	bl	26dc <CC_PalMutexUnlock>
    32da:	b110      	cbz	r0, 32e2 <LLF_RND_GetTrngSource+0x52>
    32dc:	480a      	ldr	r0, [pc, #40]	; (3308 <LLF_RND_GetTrngSource+0x78>)
    32de:	f7ff fb8d 	bl	29fc <CC_PalAbort>
    32e2:	4628      	mov	r0, r5
    32e4:	b005      	add	sp, #20
    32e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    32ea:	4808      	ldr	r0, [pc, #32]	; (330c <LLF_RND_GetTrngSource+0x7c>)
    32ec:	f7ff fb86 	bl	29fc <CC_PalAbort>
    32f0:	e7f0      	b.n	32d4 <LLF_RND_GetTrngSource+0x44>
    32f2:	4807      	ldr	r0, [pc, #28]	; (3310 <LLF_RND_GetTrngSource+0x80>)
    32f4:	f7ff fb82 	bl	29fc <CC_PalAbort>
    32f8:	e7dd      	b.n	32b6 <LLF_RND_GetTrngSource+0x26>
    32fa:	4806      	ldr	r0, [pc, #24]	; (3314 <LLF_RND_GetTrngSource+0x84>)
    32fc:	f7ff fb7e 	bl	29fc <CC_PalAbort>
    3300:	e7d5      	b.n	32ae <LLF_RND_GetTrngSource+0x1e>
    3302:	bf00      	nop
    3304:	20001410 	.word	0x20001410
    3308:	000042ec 	.word	0x000042ec
    330c:	00004324 	.word	0x00004324
    3310:	00004304 	.word	0x00004304
    3314:	000042d4 	.word	0x000042d4

00003318 <LLF_RND_RunTrngStartupTest>:
    3318:	b510      	push	{r4, lr}
    331a:	2401      	movs	r4, #1
    331c:	b086      	sub	sp, #24
    331e:	ab05      	add	r3, sp, #20
    3320:	e9cd 2401 	strd	r2, r4, [sp, #4]
    3324:	9300      	str	r3, [sp, #0]
    3326:	2200      	movs	r2, #0
    3328:	ab04      	add	r3, sp, #16
    332a:	f7ff fd59 	bl	2de0 <getTrngSource>
    332e:	b006      	add	sp, #24
    3330:	bd10      	pop	{r4, pc}
    3332:	bf00      	nop

00003334 <LLF_RND_WaitRngInterrupt>:
    3334:	b508      	push	{r3, lr}
    3336:	4601      	mov	r1, r0
    3338:	f44f 6080 	mov.w	r0, #1024	; 0x400
    333c:	f7ff fa50 	bl	27e0 <CC_HalWaitInterruptRND>
    3340:	2300      	movs	r3, #0
    3342:	4902      	ldr	r1, [pc, #8]	; (334c <LLF_RND_WaitRngInterrupt+0x18>)
    3344:	4a02      	ldr	r2, [pc, #8]	; (3350 <LLF_RND_WaitRngInterrupt+0x1c>)
    3346:	600b      	str	r3, [r1, #0]
    3348:	6013      	str	r3, [r2, #0]
    334a:	bd08      	pop	{r3, pc}
    334c:	508411c8 	.word	0x508411c8
    3350:	5084112c 	.word	0x5084112c

00003354 <LLF_RND_GetRoscSampleCnt>:
    3354:	3801      	subs	r0, #1
    3356:	2807      	cmp	r0, #7
    3358:	d815      	bhi.n	3386 <LLF_RND_GetRoscSampleCnt+0x32>
    335a:	e8df f000 	tbb	[pc, r0]
    335e:	0c10      	.short	0x0c10
    3360:	14140814 	.word	0x14140814
    3364:	0414      	.short	0x0414
    3366:	68cb      	ldr	r3, [r1, #12]
    3368:	2000      	movs	r0, #0
    336a:	624b      	str	r3, [r1, #36]	; 0x24
    336c:	4770      	bx	lr
    336e:	688b      	ldr	r3, [r1, #8]
    3370:	2000      	movs	r0, #0
    3372:	624b      	str	r3, [r1, #36]	; 0x24
    3374:	4770      	bx	lr
    3376:	684b      	ldr	r3, [r1, #4]
    3378:	2000      	movs	r0, #0
    337a:	624b      	str	r3, [r1, #36]	; 0x24
    337c:	4770      	bx	lr
    337e:	680b      	ldr	r3, [r1, #0]
    3380:	2000      	movs	r0, #0
    3382:	624b      	str	r3, [r1, #36]	; 0x24
    3384:	4770      	bx	lr
    3386:	4801      	ldr	r0, [pc, #4]	; (338c <LLF_RND_GetRoscSampleCnt+0x38>)
    3388:	4770      	bx	lr
    338a:	bf00      	nop
    338c:	00f10c31 	.word	0x00f10c31

00003390 <LLF_RND_GetFastestRosc>:
    3390:	680b      	ldr	r3, [r1, #0]
    3392:	e002      	b.n	339a <LLF_RND_GetFastestRosc+0xa>
    3394:	2b08      	cmp	r3, #8
    3396:	600b      	str	r3, [r1, #0]
    3398:	d806      	bhi.n	33a8 <LLF_RND_GetFastestRosc+0x18>
    339a:	6a02      	ldr	r2, [r0, #32]
    339c:	4213      	tst	r3, r2
    339e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    33a2:	d0f7      	beq.n	3394 <LLF_RND_GetFastestRosc+0x4>
    33a4:	2000      	movs	r0, #0
    33a6:	4770      	bx	lr
    33a8:	4800      	ldr	r0, [pc, #0]	; (33ac <LLF_RND_GetFastestRosc+0x1c>)
    33aa:	4770      	bx	lr
    33ac:	00f10c31 	.word	0x00f10c31

000033b0 <LLF_RND_TurnOffTrng>:
    33b0:	2300      	movs	r3, #0
    33b2:	4904      	ldr	r1, [pc, #16]	; (33c4 <LLF_RND_TurnOffTrng+0x14>)
    33b4:	4a04      	ldr	r2, [pc, #16]	; (33c8 <LLF_RND_TurnOffTrng+0x18>)
    33b6:	600b      	str	r3, [r1, #0]
    33b8:	f44f 6080 	mov.w	r0, #1024	; 0x400
    33bc:	6013      	str	r3, [r2, #0]
    33be:	f7ff b9fb 	b.w	27b8 <CC_HalClearInterruptBit>
    33c2:	bf00      	nop
    33c4:	5084112c 	.word	0x5084112c
    33c8:	508411c4 	.word	0x508411c4

000033cc <main>:
 *  0 kB  |---------------------|
 */


void main(void)
{
    33cc:	b508      	push	{r3, lr}
	spm_config();
    33ce:	f7fd fb37 	bl	a40 <spm_config>
	spm_jump();
}
    33d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
    33d6:	f7fd bac9 	b.w	96c <spm_jump>

000033da <z_sys_mem_pool_base_init>:
{
	int i;
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);

	p->max_inline_level = -1;
    33da:	23ff      	movs	r3, #255	; 0xff
{
    33dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    33e0:	6846      	ldr	r6, [r0, #4]
	p->max_inline_level = -1;
    33e2:	72c3      	strb	r3, [r0, #11]
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    33e4:	4632      	mov	r2, r6

	for (i = 0; i < p->n_levels; i++) {
    33e6:	2300      	movs	r3, #0
		int nblocks = buflen / sz;

		sys_dlist_init(&p->levels[i].free_list);
    33e8:	f04f 090c 	mov.w	r9, #12
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    33ec:	8907      	ldrh	r7, [r0, #8]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    33ee:	6801      	ldr	r1, [r0, #0]
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    33f0:	fb06 fc07 	mul.w	ip, r6, r7
	for (i = 0; i < p->n_levels; i++) {
    33f4:	f890 800a 	ldrb.w	r8, [r0, #10]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    33f8:	4461      	add	r1, ip
	for (i = 0; i < p->n_levels; i++) {
    33fa:	4598      	cmp	r8, r3
    33fc:	dc05      	bgt.n	340a <z_sys_mem_pool_base_init+0x30>
    33fe:	2300      	movs	r3, #0
		}

		sz = WB_DN(sz / 4);
	}

	for (i = 0; i < p->n_max; i++) {
    3400:	4619      	mov	r1, r3
    3402:	428f      	cmp	r7, r1
    3404:	dc20      	bgt.n	3448 <z_sys_mem_pool_base_init+0x6e>
		void *block = block_ptr(p, p->max_sz, i);

		sys_dlist_append(&p->levels[0].free_list, block);
	}
}
    3406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		int nblocks = buflen / sz;
    340a:	fbbc f5f2 	udiv	r5, ip, r2
		sys_dlist_init(&p->levels[i].free_list);
    340e:	fb09 fe03 	mul.w	lr, r9, r3
    3412:	f8d0 a00c 	ldr.w	sl, [r0, #12]
		if (nblocks <= sizeof(p->levels[i].bits)*8) {
    3416:	2d20      	cmp	r5, #32
		sys_dlist_init(&p->levels[i].free_list);
    3418:	eb0a 040e 	add.w	r4, sl, lr
    341c:	f104 0b04 	add.w	fp, r4, #4
    3420:	e9c4 bb01 	strd	fp, fp, [r4, #4]
		if (nblocks <= sizeof(p->levels[i].bits)*8) {
    3424:	d805      	bhi.n	3432 <z_sys_mem_pool_base_init+0x58>
			p->max_inline_level = i;
    3426:	72c3      	strb	r3, [r0, #11]
		sz = WB_DN(sz / 4);
    3428:	0892      	lsrs	r2, r2, #2
    342a:	f022 0203 	bic.w	r2, r2, #3
	for (i = 0; i < p->n_levels; i++) {
    342e:	3301      	adds	r3, #1
    3430:	e7e3      	b.n	33fa <z_sys_mem_pool_base_init+0x20>
			bits += (nblocks + 31)/32;
    3432:	f115 041f 	adds.w	r4, r5, #31
    3436:	bf48      	it	mi
    3438:	f105 043e 	addmi.w	r4, r5, #62	; 0x3e
    343c:	1164      	asrs	r4, r4, #5
			p->levels[i].bits_p = bits;
    343e:	f84a 100e 	str.w	r1, [sl, lr]
			bits += (nblocks + 31)/32;
    3442:	eb01 0184 	add.w	r1, r1, r4, lsl #2
    3446:	e7ef      	b.n	3428 <z_sys_mem_pool_base_init+0x4e>
		sys_dlist_append(&p->levels[0].free_list, block);
    3448:	68c2      	ldr	r2, [r0, #12]
	return (u8_t *)p->buf + lsz * block;
    344a:	6805      	ldr	r5, [r0, #0]
		sys_dlist_append(&p->levels[0].free_list, block);
    344c:	f102 0c04 	add.w	ip, r2, #4
	return (u8_t *)p->buf + lsz * block;
    3450:	18ec      	adds	r4, r5, r3
	node->next = list;
    3452:	f845 c003 	str.w	ip, [r5, r3]
	node->prev = list->tail;
    3456:	6895      	ldr	r5, [r2, #8]
	for (i = 0; i < p->n_max; i++) {
    3458:	3101      	adds	r1, #1
    345a:	6065      	str	r5, [r4, #4]
	list->tail->next = node;
    345c:	6895      	ldr	r5, [r2, #8]
    345e:	4433      	add	r3, r6
    3460:	602c      	str	r4, [r5, #0]
	list->tail = node;
    3462:	6094      	str	r4, [r2, #8]
    3464:	e7cd      	b.n	3402 <z_sys_mem_pool_base_init+0x28>

00003466 <arch_printk_char_out>:
}
    3466:	2000      	movs	r0, #0
    3468:	4770      	bx	lr

0000346a <print_err>:
{
    346a:	b570      	push	{r4, r5, r6, lr}
    346c:	460d      	mov	r5, r1
    346e:	4604      	mov	r4, r0
	out('E', ctx);
    3470:	2045      	movs	r0, #69	; 0x45
    3472:	47a0      	blx	r4
	out('R', ctx);
    3474:	4629      	mov	r1, r5
    3476:	2052      	movs	r0, #82	; 0x52
    3478:	47a0      	blx	r4
	out('R', ctx);
    347a:	4629      	mov	r1, r5
    347c:	4623      	mov	r3, r4
}
    347e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	out('R', ctx);
    3482:	2052      	movs	r0, #82	; 0x52
    3484:	4718      	bx	r3

00003486 <z_vprintk>:
{
    3486:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char length_mod = 0;
    348a:	f04f 0800 	mov.w	r8, #0
{
    348e:	4606      	mov	r6, r0
    3490:	460f      	mov	r7, r1
    3492:	461c      	mov	r4, r3
	int min_width = -1;
    3494:	f04f 3aff 	mov.w	sl, #4294967295
	enum pad_type padding = PAD_NONE;
    3498:	46c1      	mov	r9, r8
	int might_format = 0; /* 1 if encountered a '%' */
    349a:	4645      	mov	r5, r8
{
    349c:	b08b      	sub	sp, #44	; 0x2c
    349e:	9202      	str	r2, [sp, #8]
	while (*fmt) {
    34a0:	9b02      	ldr	r3, [sp, #8]
    34a2:	7818      	ldrb	r0, [r3, #0]
    34a4:	b910      	cbnz	r0, 34ac <z_vprintk+0x26>
}
    34a6:	b00b      	add	sp, #44	; 0x2c
    34a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!might_format) {
    34ac:	b945      	cbnz	r5, 34c0 <z_vprintk+0x3a>
			if (*fmt != '%') {
    34ae:	2825      	cmp	r0, #37	; 0x25
    34b0:	f000 814b 	beq.w	374a <z_vprintk+0x2c4>
				out((int)*fmt, ctx);
    34b4:	4639      	mov	r1, r7
    34b6:	47b0      	blx	r6
		++fmt;
    34b8:	9b02      	ldr	r3, [sp, #8]
    34ba:	3301      	adds	r3, #1
    34bc:	9302      	str	r3, [sp, #8]
    34be:	e7ef      	b.n	34a0 <z_vprintk+0x1a>
			switch (*fmt) {
    34c0:	2864      	cmp	r0, #100	; 0x64
    34c2:	d06d      	beq.n	35a0 <z_vprintk+0x11a>
    34c4:	d819      	bhi.n	34fa <z_vprintk+0x74>
    34c6:	2839      	cmp	r0, #57	; 0x39
    34c8:	d80a      	bhi.n	34e0 <z_vprintk+0x5a>
    34ca:	2831      	cmp	r0, #49	; 0x31
    34cc:	d25f      	bcs.n	358e <z_vprintk+0x108>
    34ce:	282d      	cmp	r0, #45	; 0x2d
    34d0:	f000 8141 	beq.w	3756 <z_vprintk+0x2d0>
    34d4:	2830      	cmp	r0, #48	; 0x30
    34d6:	d04b      	beq.n	3570 <z_vprintk+0xea>
    34d8:	2825      	cmp	r0, #37	; 0x25
    34da:	d107      	bne.n	34ec <z_vprintk+0x66>
				out((int)'%', ctx);
    34dc:	4639      	mov	r1, r7
    34de:	e132      	b.n	3746 <z_vprintk+0x2c0>
			switch (*fmt) {
    34e0:	2858      	cmp	r0, #88	; 0x58
    34e2:	f000 80bb 	beq.w	365c <z_vprintk+0x1d6>
    34e6:	2863      	cmp	r0, #99	; 0x63
    34e8:	f000 812a 	beq.w	3740 <z_vprintk+0x2ba>
				out((int)'%', ctx);
    34ec:	4639      	mov	r1, r7
    34ee:	2025      	movs	r0, #37	; 0x25
    34f0:	47b0      	blx	r6
				out((int)*fmt, ctx);
    34f2:	9b02      	ldr	r3, [sp, #8]
    34f4:	4639      	mov	r1, r7
    34f6:	7818      	ldrb	r0, [r3, #0]
    34f8:	e125      	b.n	3746 <z_vprintk+0x2c0>
			switch (*fmt) {
    34fa:	2870      	cmp	r0, #112	; 0x70
    34fc:	f000 80a4 	beq.w	3648 <z_vprintk+0x1c2>
    3500:	d811      	bhi.n	3526 <z_vprintk+0xa0>
    3502:	2869      	cmp	r0, #105	; 0x69
    3504:	d04c      	beq.n	35a0 <z_vprintk+0x11a>
    3506:	286c      	cmp	r0, #108	; 0x6c
    3508:	d105      	bne.n	3516 <z_vprintk+0x90>
				} else if (*fmt == 'l' && length_mod == 'l') {
    350a:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    350e:	d12a      	bne.n	3566 <z_vprintk+0xe0>
					length_mod = 'L';
    3510:	f04f 084c 	mov.w	r8, #76	; 0x4c
    3514:	e7d0      	b.n	34b8 <z_vprintk+0x32>
			switch (*fmt) {
    3516:	2868      	cmp	r0, #104	; 0x68
    3518:	d1e8      	bne.n	34ec <z_vprintk+0x66>
				if (*fmt == 'h' && length_mod == 'h') {
    351a:	f1b8 0f68 	cmp.w	r8, #104	; 0x68
    351e:	d122      	bne.n	3566 <z_vprintk+0xe0>
					length_mod = 'H';
    3520:	f04f 0848 	mov.w	r8, #72	; 0x48
    3524:	e7c8      	b.n	34b8 <z_vprintk+0x32>
			switch (*fmt) {
    3526:	2875      	cmp	r0, #117	; 0x75
    3528:	d072      	beq.n	3610 <z_vprintk+0x18a>
    352a:	d818      	bhi.n	355e <z_vprintk+0xd8>
    352c:	2873      	cmp	r0, #115	; 0x73
    352e:	d1dd      	bne.n	34ec <z_vprintk+0x66>
				char *s = va_arg(ap, char *);
    3530:	f854 5b04 	ldr.w	r5, [r4], #4
				while (*s) {
    3534:	46ab      	mov	fp, r5
    3536:	465b      	mov	r3, fp
    3538:	f81b 0b01 	ldrb.w	r0, [fp], #1
    353c:	2800      	cmp	r0, #0
    353e:	f040 80fc 	bne.w	373a <z_vprintk+0x2b4>
				if (padding == PAD_SPACE_AFTER) {
    3542:	f1b9 0f03 	cmp.w	r9, #3
    3546:	f040 810c 	bne.w	3762 <z_vprintk+0x2dc>
					int remaining = min_width - (s - start);
    354a:	1b5d      	subs	r5, r3, r5
    354c:	ebaa 0505 	sub.w	r5, sl, r5
					while (remaining-- > 0) {
    3550:	2d00      	cmp	r5, #0
    3552:	dd49      	ble.n	35e8 <z_vprintk+0x162>
						out(' ', ctx);
    3554:	4639      	mov	r1, r7
    3556:	2020      	movs	r0, #32
    3558:	47b0      	blx	r6
    355a:	3d01      	subs	r5, #1
    355c:	e7f8      	b.n	3550 <z_vprintk+0xca>
			switch (*fmt) {
    355e:	2878      	cmp	r0, #120	; 0x78
    3560:	d07c      	beq.n	365c <z_vprintk+0x1d6>
    3562:	287a      	cmp	r0, #122	; 0x7a
    3564:	d1c2      	bne.n	34ec <z_vprintk+0x66>
				} else if (length_mod == 0) {
    3566:	f1b8 0f00 	cmp.w	r8, #0
    356a:	d1bf      	bne.n	34ec <z_vprintk+0x66>
    356c:	4680      	mov	r8, r0
    356e:	e7a3      	b.n	34b8 <z_vprintk+0x32>
				if (min_width < 0 && padding == PAD_NONE) {
    3570:	f1ba 0f00 	cmp.w	sl, #0
    3574:	da0e      	bge.n	3594 <z_vprintk+0x10e>
    3576:	f1b9 0f00 	cmp.w	r9, #0
    357a:	f000 80ef 	beq.w	375c <z_vprintk+0x2d6>
					min_width = *fmt - '0';
    357e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
					padding = PAD_SPACE_BEFORE;
    3582:	f1b9 0f00 	cmp.w	r9, #0
    3586:	bf08      	it	eq
    3588:	f04f 0902 	moveq.w	r9, #2
    358c:	e794      	b.n	34b8 <z_vprintk+0x32>
				if (min_width < 0) {
    358e:	f1ba 0f00 	cmp.w	sl, #0
    3592:	dbf4      	blt.n	357e <z_vprintk+0xf8>
					min_width = 10 * min_width + *fmt - '0';
    3594:	230a      	movs	r3, #10
    3596:	fb03 0a0a 	mla	sl, r3, sl, r0
    359a:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
    359e:	e7f0      	b.n	3582 <z_vprintk+0xfc>
				if (length_mod == 'z') {
    35a0:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    35a4:	d102      	bne.n	35ac <z_vprintk+0x126>
					d = va_arg(ap, int);
    35a6:	f854 5b04 	ldr.w	r5, [r4], #4
    35aa:	e020      	b.n	35ee <z_vprintk+0x168>
				} else if (length_mod == 'l') {
    35ac:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    35b0:	d0f9      	beq.n	35a6 <z_vprintk+0x120>
				} else if (length_mod == 'L') {
    35b2:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    35b6:	d1f6      	bne.n	35a6 <z_vprintk+0x120>
					long long lld = va_arg(ap, long long);
    35b8:	3407      	adds	r4, #7
    35ba:	f024 0407 	bic.w	r4, r4, #7
    35be:	e8f4 2302 	ldrd	r2, r3, [r4], #8
					if (lld > __LONG_MAX__ ||
    35c2:	f112 4100 	adds.w	r1, r2, #2147483648	; 0x80000000
    35c6:	9106      	str	r1, [sp, #24]
    35c8:	f143 0100 	adc.w	r1, r3, #0
    35cc:	9107      	str	r1, [sp, #28]
    35ce:	2100      	movs	r1, #0
    35d0:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
    35d4:	f04f 30ff 	mov.w	r0, #4294967295
    35d8:	4561      	cmp	r1, ip
    35da:	bf08      	it	eq
    35dc:	4558      	cmpeq	r0, fp
    35de:	d205      	bcs.n	35ec <z_vprintk+0x166>
						print_err(out, ctx);
    35e0:	4639      	mov	r1, r7
    35e2:	4630      	mov	r0, r6
    35e4:	f7ff ff41 	bl	346a <print_err>
			might_format = 0;
    35e8:	2500      	movs	r5, #0
				break;
    35ea:	e765      	b.n	34b8 <z_vprintk+0x32>
					d = lld;
    35ec:	4615      	mov	r5, r2
				if (d < 0) {
    35ee:	2d00      	cmp	r5, #0
    35f0:	da05      	bge.n	35fe <z_vprintk+0x178>
					out((int)'-', ctx);
    35f2:	4639      	mov	r1, r7
    35f4:	202d      	movs	r0, #45	; 0x2d
    35f6:	47b0      	blx	r6
					d = -d;
    35f8:	426d      	negs	r5, r5
					min_width--;
    35fa:	f10a 3aff 	add.w	sl, sl, #4294967295
				_printk_dec_ulong(out, ctx, d, padding,
    35fe:	464b      	mov	r3, r9
    3600:	462a      	mov	r2, r5
    3602:	f8cd a000 	str.w	sl, [sp]
				_printk_dec_ulong(out, ctx, u, padding,
    3606:	4639      	mov	r1, r7
    3608:	4630      	mov	r0, r6
    360a:	f7fc ffcb 	bl	5a4 <_printk_dec_ulong>
				break;
    360e:	e7eb      	b.n	35e8 <z_vprintk+0x162>
				if (length_mod == 'z') {
    3610:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    3614:	d102      	bne.n	361c <z_vprintk+0x196>
					u = va_arg(ap, unsigned int);
    3616:	f854 2b04 	ldr.w	r2, [r4], #4
    361a:	e011      	b.n	3640 <z_vprintk+0x1ba>
				} else if (length_mod == 'l') {
    361c:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    3620:	d0f9      	beq.n	3616 <z_vprintk+0x190>
				} else if (length_mod == 'L') {
    3622:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    3626:	d1f6      	bne.n	3616 <z_vprintk+0x190>
					if (llu > ~0UL) {
    3628:	2100      	movs	r1, #0
    362a:	f04f 30ff 	mov.w	r0, #4294967295
					unsigned long long llu =
    362e:	3407      	adds	r4, #7
    3630:	f024 0407 	bic.w	r4, r4, #7
    3634:	e8f4 2302 	ldrd	r2, r3, [r4], #8
					if (llu > ~0UL) {
    3638:	4299      	cmp	r1, r3
    363a:	bf08      	it	eq
    363c:	4290      	cmpeq	r0, r2
    363e:	d3cf      	bcc.n	35e0 <z_vprintk+0x15a>
				_printk_dec_ulong(out, ctx, u, padding,
    3640:	f8cd a000 	str.w	sl, [sp]
    3644:	464b      	mov	r3, r9
    3646:	e7de      	b.n	3606 <z_vprintk+0x180>
				out('0', ctx);
    3648:	4639      	mov	r1, r7
    364a:	2030      	movs	r0, #48	; 0x30
    364c:	47b0      	blx	r6
				out('x', ctx);
    364e:	4639      	mov	r1, r7
    3650:	2078      	movs	r0, #120	; 0x78
    3652:	47b0      	blx	r6
					min_width = 8;
    3654:	f04f 0a08 	mov.w	sl, #8
				padding = PAD_ZERO_BEFORE;
    3658:	f04f 0901 	mov.w	r9, #1
				if (*fmt == 'p') {
    365c:	9b02      	ldr	r3, [sp, #8]
    365e:	781b      	ldrb	r3, [r3, #0]
    3660:	2b70      	cmp	r3, #112	; 0x70
    3662:	d104      	bne.n	366e <z_vprintk+0x1e8>
					x = va_arg(ap, unsigned int);
    3664:	f854 3b04 	ldr.w	r3, [r4], #4
    3668:	9304      	str	r3, [sp, #16]
    366a:	2300      	movs	r3, #0
    366c:	e00d      	b.n	368a <z_vprintk+0x204>
				} else if (length_mod == 'l') {
    366e:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    3672:	d0f7      	beq.n	3664 <z_vprintk+0x1de>
				} else if (length_mod == 'L') {
    3674:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    3678:	d1f4      	bne.n	3664 <z_vprintk+0x1de>
					x = va_arg(ap, unsigned long long);
    367a:	3407      	adds	r4, #7
    367c:	f024 0307 	bic.w	r3, r4, #7
    3680:	461c      	mov	r4, r3
    3682:	f854 2b08 	ldr.w	r2, [r4], #8
    3686:	685b      	ldr	r3, [r3, #4]
    3688:	9204      	str	r2, [sp, #16]
	int digits = 0;
    368a:	2100      	movs	r1, #0
	int remaining = 16; /* 16 digits max */
    368c:	2210      	movs	r2, #16
	int shift = sizeof(num) * 8;
    368e:	f04f 0b40 	mov.w	fp, #64	; 0x40
	int digits = 0;
    3692:	9103      	str	r1, [sp, #12]
	int found_largest_digit = 0;
    3694:	9105      	str	r1, [sp, #20]
		shift -= 4;
    3696:	f1ab 0b04 	sub.w	fp, fp, #4
		nibble = (num >> shift) & 0xf;
    369a:	9804      	ldr	r0, [sp, #16]
    369c:	f1cb 0c20 	rsb	ip, fp, #32
    36a0:	f1ab 0120 	sub.w	r1, fp, #32
    36a4:	fa20 f00b 	lsr.w	r0, r0, fp
    36a8:	fa03 fc0c 	lsl.w	ip, r3, ip
    36ac:	ea40 000c 	orr.w	r0, r0, ip
    36b0:	fa23 f101 	lsr.w	r1, r3, r1
    36b4:	4308      	orrs	r0, r1
		if (nibble != 0 || found_largest_digit != 0 || shift == 0) {
    36b6:	f010 000f 	ands.w	r0, r0, #15
    36ba:	d106      	bne.n	36ca <z_vprintk+0x244>
    36bc:	9905      	ldr	r1, [sp, #20]
    36be:	b911      	cbnz	r1, 36c6 <z_vprintk+0x240>
    36c0:	f1bb 0f00 	cmp.w	fp, #0
    36c4:	d122      	bne.n	370c <z_vprintk+0x286>
			nibble += nibble > 9 ? 87 : 48;
    36c6:	2130      	movs	r1, #48	; 0x30
    36c8:	e003      	b.n	36d2 <z_vprintk+0x24c>
    36ca:	2809      	cmp	r0, #9
    36cc:	bf8c      	ite	hi
    36ce:	2157      	movhi	r1, #87	; 0x57
    36d0:	2130      	movls	r1, #48	; 0x30
    36d2:	4408      	add	r0, r1
			out((int)nibble, ctx);
    36d4:	b240      	sxtb	r0, r0
    36d6:	4639      	mov	r1, r7
    36d8:	9308      	str	r3, [sp, #32]
    36da:	9205      	str	r2, [sp, #20]
    36dc:	47b0      	blx	r6
			digits++;
    36de:	9b03      	ldr	r3, [sp, #12]
	while (shift >= 4) {
    36e0:	9a05      	ldr	r2, [sp, #20]
			digits++;
    36e2:	3301      	adds	r3, #1
    36e4:	9303      	str	r3, [sp, #12]
	while (shift >= 4) {
    36e6:	9b08      	ldr	r3, [sp, #32]
    36e8:	f1bb 0f00 	cmp.w	fp, #0
    36ec:	d123      	bne.n	3736 <z_vprintk+0x2b0>
	if (padding == PAD_SPACE_AFTER) {
    36ee:	f1b9 0f03 	cmp.w	r9, #3
    36f2:	f47f af79 	bne.w	35e8 <z_vprintk+0x162>
		remaining = min_width * 2 - digits;
    36f6:	9b03      	ldr	r3, [sp, #12]
    36f8:	ebc3 054a 	rsb	r5, r3, sl, lsl #1
		while (remaining-- > 0) {
    36fc:	2d00      	cmp	r5, #0
    36fe:	f77f af73 	ble.w	35e8 <z_vprintk+0x162>
			out(' ', ctx);
    3702:	4639      	mov	r1, r7
    3704:	2020      	movs	r0, #32
    3706:	47b0      	blx	r6
    3708:	3d01      	subs	r5, #1
    370a:	e7f7      	b.n	36fc <z_vprintk+0x276>
		if (remaining-- <= min_width) {
    370c:	1e51      	subs	r1, r2, #1
    370e:	4592      	cmp	sl, r2
    3710:	9108      	str	r1, [sp, #32]
    3712:	db07      	blt.n	3724 <z_vprintk+0x29e>
			if (padding == PAD_ZERO_BEFORE) {
    3714:	f1b9 0f01 	cmp.w	r9, #1
    3718:	d106      	bne.n	3728 <z_vprintk+0x2a2>
				out('0', ctx);
    371a:	4639      	mov	r1, r7
    371c:	2030      	movs	r0, #48	; 0x30
    371e:	9309      	str	r3, [sp, #36]	; 0x24
				out(' ', ctx);
    3720:	47b0      	blx	r6
    3722:	9b09      	ldr	r3, [sp, #36]	; 0x24
			nibble += nibble > 9 ? 87 : 48;
    3724:	9a08      	ldr	r2, [sp, #32]
    3726:	e7b6      	b.n	3696 <z_vprintk+0x210>
			} else if (padding == PAD_SPACE_BEFORE) {
    3728:	f1b9 0f02 	cmp.w	r9, #2
    372c:	d1fa      	bne.n	3724 <z_vprintk+0x29e>
    372e:	9309      	str	r3, [sp, #36]	; 0x24
				out(' ', ctx);
    3730:	4639      	mov	r1, r7
    3732:	2020      	movs	r0, #32
    3734:	e7f4      	b.n	3720 <z_vprintk+0x29a>
			found_largest_digit = 1;
    3736:	9505      	str	r5, [sp, #20]
    3738:	e7ad      	b.n	3696 <z_vprintk+0x210>
					out((int)(*s++), ctx);
    373a:	4639      	mov	r1, r7
    373c:	47b0      	blx	r6
    373e:	e6fa      	b.n	3536 <z_vprintk+0xb0>
				out(c, ctx);
    3740:	4639      	mov	r1, r7
    3742:	f854 0b04 	ldr.w	r0, [r4], #4
				out((int)'%', ctx);
    3746:	47b0      	blx	r6
    3748:	e74e      	b.n	35e8 <z_vprintk+0x162>
				length_mod = 0;
    374a:	46a8      	mov	r8, r5
				padding = PAD_NONE;
    374c:	46a9      	mov	r9, r5
				min_width = -1;
    374e:	f04f 3aff 	mov.w	sl, #4294967295
				might_format = 1;
    3752:	2501      	movs	r5, #1
    3754:	e6b0      	b.n	34b8 <z_vprintk+0x32>
				padding = PAD_SPACE_AFTER;
    3756:	f04f 0903 	mov.w	r9, #3
    375a:	e6ad      	b.n	34b8 <z_vprintk+0x32>
					padding = PAD_ZERO_BEFORE;
    375c:	f04f 0901 	mov.w	r9, #1
    3760:	e6aa      	b.n	34b8 <z_vprintk+0x32>
			might_format = 0;
    3762:	4605      	mov	r5, r0
    3764:	e6a8      	b.n	34b8 <z_vprintk+0x32>

00003766 <printk>:
{
    3766:	b40f      	push	{r0, r1, r2, r3}
    3768:	b507      	push	{r0, r1, r2, lr}
    376a:	a904      	add	r1, sp, #16
    376c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    3770:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    3772:	f7fc ff63 	bl	63c <vprintk>
}
    3776:	b003      	add	sp, #12
    3778:	f85d eb04 	ldr.w	lr, [sp], #4
    377c:	b004      	add	sp, #16
    377e:	4770      	bx	lr

00003780 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    3780:	4604      	mov	r4, r0
    3782:	b508      	push	{r3, lr}
    3784:	4608      	mov	r0, r1
    3786:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    3788:	461a      	mov	r2, r3
    378a:	47a0      	blx	r4
	return z_impl_k_current_get();
    378c:	f7fe fdb6 	bl	22fc <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    3790:	f7fd fda8 	bl	12e4 <z_impl_k_thread_abort>

00003794 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    3794:	4770      	bx	lr

00003796 <z_platform_init>:
	nrfx_coredep_delay_us(time_us);
}

void z_platform_init(void)
{
	SystemInit();
    3796:	f7fe b83f 	b.w	1818 <SystemInit>

0000379a <get_status>:
	if (data->started) {
    379a:	220c      	movs	r2, #12
	data = get_sub_data(dev, type);
    379c:	6883      	ldr	r3, [r0, #8]
	return &data->subsys[type];
    379e:	b2c9      	uxtb	r1, r1
	if (data->started) {
    37a0:	fb02 3101 	mla	r1, r2, r1, r3
    37a4:	7a4b      	ldrb	r3, [r1, #9]
    37a6:	b923      	cbnz	r3, 37b2 <get_status+0x18>
	if (data->ref > 0) {
    37a8:	7a08      	ldrb	r0, [r1, #8]
		return CLOCK_CONTROL_STATUS_ON;
    37aa:	fab0 f080 	clz	r0, r0
    37ae:	0940      	lsrs	r0, r0, #5
    37b0:	4770      	bx	lr
    37b2:	2002      	movs	r0, #2
}
    37b4:	4770      	bx	lr

000037b6 <clock_stop>:
	const struct nrf_clock_control_config *config =
    37b6:	6802      	ldr	r2, [r0, #0]
{
    37b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const struct nrf_clock_control_config *config =
    37ba:	6897      	ldr	r7, [r2, #8]
	return &config->subsys[type];
    37bc:	b2cc      	uxtb	r4, r1
	data = get_sub_data(dev, type);
    37be:	6886      	ldr	r6, [r0, #8]
    37c0:	f04f 0320 	mov.w	r3, #32
    37c4:	f3ef 8511 	mrs	r5, BASEPRI
    37c8:	f383 8811 	msr	BASEPRI, r3
    37cc:	f3bf 8f6f 	isb	sy
	if (data->ref == 0) {
    37d0:	220c      	movs	r2, #12
    37d2:	4362      	muls	r2, r4
    37d4:	18b1      	adds	r1, r6, r2
    37d6:	7a0b      	ldrb	r3, [r1, #8]
    37d8:	b31b      	cbz	r3, 3822 <clock_stop+0x6c>
	data->ref--;
    37da:	3b01      	subs	r3, #1
    37dc:	b2db      	uxtb	r3, r3
    37de:	720b      	strb	r3, [r1, #8]
	if (data->ref == 0) {
    37e0:	bb13      	cbnz	r3, 3828 <clock_stop+0x72>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    37e2:	50b3      	str	r3, [r6, r2]
		do_stop =  (config->stop_handler) ?
    37e4:	443a      	add	r2, r7
	list->tail = NULL;
    37e6:	604b      	str	r3, [r1, #4]
    37e8:	6853      	ldr	r3, [r2, #4]
				config->stop_handler(dev) : true;
    37ea:	b9b3      	cbnz	r3, 381a <clock_stop+0x64>
			nrf_clock_task_trigger(NRF_CLOCK, config->stop_tsk);
    37ec:	230c      	movs	r3, #12
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    37ee:	2101      	movs	r1, #1
    37f0:	fb03 7304 	mla	r3, r3, r4, r7
    37f4:	7ada      	ldrb	r2, [r3, #11]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    37f6:	891b      	ldrh	r3, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    37f8:	f102 2250 	add.w	r2, r2, #1342197760	; 0x50005000
    37fc:	6011      	str	r1, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    37fe:	2200      	movs	r2, #0
    3800:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    3804:	601a      	str	r2, [r3, #0]
		data->started = false;
    3806:	210c      	movs	r1, #12
    3808:	2000      	movs	r0, #0
    380a:	fb01 6404 	mla	r4, r1, r4, r6
    380e:	7260      	strb	r0, [r4, #9]
	__asm__ volatile(
    3810:	f385 8811 	msr	BASEPRI, r5
    3814:	f3bf 8f6f 	isb	sy
}
    3818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				config->stop_handler(dev) : true;
    381a:	4798      	blx	r3
    381c:	2800      	cmp	r0, #0
    381e:	d1e5      	bne.n	37ec <clock_stop+0x36>
    3820:	e7f1      	b.n	3806 <clock_stop+0x50>
		err = -EALREADY;
    3822:	f06f 0044 	mvn.w	r0, #68	; 0x44
    3826:	e7f3      	b.n	3810 <clock_stop+0x5a>
	int err = 0;
    3828:	2000      	movs	r0, #0
    382a:	e7f1      	b.n	3810 <clock_stop+0x5a>

0000382c <clkstarted_handle>:
{
    382c:	b538      	push	{r3, r4, r5, lr}
	sub_data->started = true;
    382e:	240c      	movs	r4, #12
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    3830:	6883      	ldr	r3, [r0, #8]
{
    3832:	4605      	mov	r5, r0
	sub_data->started = true;
    3834:	fb04 3401 	mla	r4, r4, r1, r3
    3838:	2301      	movs	r3, #1
    383a:	7263      	strb	r3, [r4, #9]
	__asm__ volatile(
    383c:	f04f 0320 	mov.w	r3, #32
    3840:	f3ef 8111 	mrs	r1, BASEPRI
    3844:	f383 8811 	msr	BASEPRI, r3
    3848:	f3bf 8f6f 	isb	sy
 *
 * @return a boolean, true if it's empty, false otherwise
 */
static inline bool sys_slist_is_empty(sys_slist_t *list);

Z_GENLIST_IS_EMPTY(slist)
    384c:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    384e:	b12b      	cbz	r3, 385c <clkstarted_handle+0x30>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    3850:	6860      	ldr	r0, [r4, #4]
    3852:	681a      	ldr	r2, [r3, #0]
    3854:	4283      	cmp	r3, r0
	list->head = node;
    3856:	6022      	str	r2, [r4, #0]
	list->tail = node;
    3858:	bf08      	it	eq
    385a:	6062      	streq	r2, [r4, #4]
	__asm__ volatile(
    385c:	f381 8811 	msr	BASEPRI, r1
    3860:	f3bf 8f6f 	isb	sy
	while ((async_data = list_get(&sub_data->list)) != NULL) {
    3864:	b903      	cbnz	r3, 3868 <clkstarted_handle+0x3c>
}
    3866:	bd38      	pop	{r3, r4, r5, pc}
		async_data->cb(dev, async_data->user_data);
    3868:	e9d3 2101 	ldrd	r2, r1, [r3, #4]
    386c:	4628      	mov	r0, r5
    386e:	4790      	blx	r2
    3870:	e7e4      	b.n	383c <clkstarted_handle+0x10>

00003872 <clock_async_start>:
	const struct nrf_clock_control_config *config =
    3872:	6803      	ldr	r3, [r0, #0]
{
    3874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	clk_data = get_sub_data(dev, type);
    3878:	f8d0 c008 	ldr.w	ip, [r0, #8]
{
    387c:	4605      	mov	r5, r0
	const struct nrf_clock_control_config *config =
    387e:	689f      	ldr	r7, [r3, #8]
	return &config->subsys[type];
    3880:	b2ce      	uxtb	r6, r1
	if ((data != NULL)
    3882:	b14a      	cbz	r2, 3898 <clock_async_start+0x26>
	sys_snode_t *item = sys_slist_peek_head(list);
    3884:	230c      	movs	r3, #12
    3886:	4373      	muls	r3, r6
    3888:	f85c 3003 	ldr.w	r3, [ip, r3]
		if (item == node) {
    388c:	429a      	cmp	r2, r3
    388e:	d05c      	beq.n	394a <clock_async_start+0xd8>
Z_GENLIST_PEEK_NEXT(slist, snode)
    3890:	b113      	cbz	r3, 3898 <clock_async_start+0x26>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3892:	681b      	ldr	r3, [r3, #0]
	} while (item);
    3894:	2b00      	cmp	r3, #0
    3896:	d1f9      	bne.n	388c <clock_async_start+0x1a>
	__asm__ volatile(
    3898:	f04f 0320 	mov.w	r3, #32
    389c:	f3ef 8011 	mrs	r0, BASEPRI
    38a0:	f383 8811 	msr	BASEPRI, r3
    38a4:	f3bf 8f6f 	isb	sy
	ref = ++clk_data->ref;
    38a8:	210c      	movs	r1, #12
    38aa:	4371      	muls	r1, r6
    38ac:	eb0c 0301 	add.w	r3, ip, r1
    38b0:	7a1c      	ldrb	r4, [r3, #8]
    38b2:	3401      	adds	r4, #1
    38b4:	b2e4      	uxtb	r4, r4
    38b6:	721c      	strb	r4, [r3, #8]
	__asm__ volatile(
    38b8:	f380 8811 	msr	BASEPRI, r0
    38bc:	f3bf 8f6f 	isb	sy
	if (data) {
    38c0:	b332      	cbz	r2, 3910 <clock_async_start+0x9e>
    p_reg->INTENCLR = mask;
    38c2:	f04f 2050 	mov.w	r0, #1342197760	; 0x50005000
    38c6:	f04f 0e03 	mov.w	lr, #3
    38ca:	f8c0 e308 	str.w	lr, [r0, #776]	; 0x308
		already_started = clk_data->started;
    38ce:	7a58      	ldrb	r0, [r3, #9]
		if (!already_started) {
    38d0:	b9a0      	cbnz	r0, 38fc <clock_async_start+0x8a>
	__asm__ volatile(
    38d2:	f04f 0e20 	mov.w	lr, #32
    38d6:	f3ef 8811 	mrs	r8, BASEPRI
    38da:	f38e 8811 	msr	BASEPRI, lr
    38de:	f3bf 8f6f 	isb	sy
	parent->next = child;
    38e2:	6010      	str	r0, [r2, #0]
Z_GENLIST_APPEND(slist, snode)
    38e4:	f8d3 e004 	ldr.w	lr, [r3, #4]
    38e8:	f1be 0f00 	cmp.w	lr, #0
    38ec:	d120      	bne.n	3930 <clock_async_start+0xbe>
	list->tail = node;
    38ee:	605a      	str	r2, [r3, #4]
	list->head = node;
    38f0:	f84c 2001 	str.w	r2, [ip, r1]
	__asm__ volatile(
    38f4:	f388 8811 	msr	BASEPRI, r8
    38f8:	f3bf 8f6f 	isb	sy
    p_reg->INTENSET = mask;
    38fc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3900:	2103      	movs	r1, #3
    3902:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
		if (already_started) {
    3906:	b118      	cbz	r0, 3910 <clock_async_start+0x9e>
			data->cb(dev, data->user_data);
    3908:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
    390c:	4628      	mov	r0, r5
    390e:	4798      	blx	r3
	if (ref == 1) {
    3910:	2c01      	cmp	r4, #1
    3912:	d10b      	bne.n	392c <clock_async_start+0xba>
		do_start =  (config->start_handler) ?
    3914:	230c      	movs	r3, #12
    3916:	4373      	muls	r3, r6
    3918:	58fb      	ldr	r3, [r7, r3]
				config->start_handler(dev) : true;
    391a:	b96b      	cbnz	r3, 3938 <clock_async_start+0xc6>
			nrf_clock_task_trigger(NRF_CLOCK,
    391c:	230c      	movs	r3, #12
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    391e:	2201      	movs	r2, #1
    3920:	fb03 7606 	mla	r6, r3, r6, r7
    3924:	7ab3      	ldrb	r3, [r6, #10]
    3926:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    392a:	601a      	str	r2, [r3, #0]
	return 0;
    392c:	2000      	movs	r0, #0
    392e:	e00e      	b.n	394e <clock_async_start+0xdc>
	parent->next = child;
    3930:	f8ce 2000 	str.w	r2, [lr]
	list->tail = node;
    3934:	605a      	str	r2, [r3, #4]
    3936:	e7dd      	b.n	38f4 <clock_async_start+0x82>
				config->start_handler(dev) : true;
    3938:	4628      	mov	r0, r5
    393a:	4798      	blx	r3
    393c:	2800      	cmp	r0, #0
    393e:	d1ed      	bne.n	391c <clock_async_start+0xaa>
			clkstarted_handle(dev, type);
    3940:	4631      	mov	r1, r6
    3942:	4628      	mov	r0, r5
    3944:	f7ff ff72 	bl	382c <clkstarted_handle>
    3948:	e7f0      	b.n	392c <clock_async_start+0xba>
		return -EBUSY;
    394a:	f06f 000f 	mvn.w	r0, #15
}
    394e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00003952 <clock_start>:
	return clock_async_start(dev, sub_system, NULL);
    3952:	2200      	movs	r2, #0
    3954:	f7ff bf8d 	b.w	3872 <clock_async_start>

00003958 <clk_init>:
{
    3958:	b510      	push	{r4, lr}
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    395a:	2200      	movs	r2, #0
{
    395c:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    395e:	2101      	movs	r1, #1
    3960:	2005      	movs	r0, #5
    3962:	f7fd facb 	bl	efc <z_arm_irq_priority_set>
	irq_enable(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0);
    3966:	2005      	movs	r0, #5
    3968:	f7fd fab8 	bl	edc <arch_irq_enable>
    return false;
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    396c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3970:	2202      	movs	r2, #2
    3972:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->INTENSET = mask;
    3976:	2203      	movs	r2, #3
	list->head = NULL;
    3978:	2000      	movs	r0, #0
    397a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		sys_slist_init(&(get_sub_data(dev, i)->list));
    397e:	68a3      	ldr	r3, [r4, #8]
	list->tail = NULL;
    3980:	e9c3 0000 	strd	r0, r0, [r3]
    3984:	68a3      	ldr	r3, [r4, #8]
    3986:	e9c3 0003 	strd	r0, r0, [r3, #12]
}
    398a:	bd10      	pop	{r4, pc}

0000398c <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    398c:	4770      	bx	lr

0000398e <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    398e:	4770      	bx	lr

00003990 <spm_secure_services_init>:
	mbedtls_platform_context platform_ctx = {0};
    3990:	2300      	movs	r3, #0
{
    3992:	b507      	push	{r0, r1, r2, lr}
	err = mbedtls_platform_setup(&platform_ctx);
    3994:	a801      	add	r0, sp, #4
	mbedtls_platform_context platform_ctx = {0};
    3996:	f88d 3004 	strb.w	r3, [sp, #4]
	err = mbedtls_platform_setup(&platform_ctx);
    399a:	f7fe ff3f 	bl	281c <mbedtls_platform_setup>
}
    399e:	b003      	add	sp, #12
    39a0:	f85d fb04 	ldr.w	pc, [sp], #4

000039a4 <__acle_se_spm_request_random_number>:
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    39a4:	2990      	cmp	r1, #144	; 0x90
{
    39a6:	b508      	push	{r3, lr}
    39a8:	4613      	mov	r3, r2
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    39aa:	d139      	bne.n	3a20 <__acle_se_spm_request_random_number+0x7c>
	err = mbedtls_hardware_poll(NULL, output, len, olen);
    39ac:	460a      	mov	r2, r1
    39ae:	4601      	mov	r1, r0
    39b0:	2000      	movs	r0, #0
    39b2:	f7fe ff3f 	bl	2834 <mbedtls_hardware_poll>
}
    39b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    39ba:	4671      	mov	r1, lr
    39bc:	4672      	mov	r2, lr
    39be:	4673      	mov	r3, lr
    39c0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    39c4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    39c8:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    39cc:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    39d0:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    39d4:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    39d8:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    39dc:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    39e0:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    39e4:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    39e8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    39ec:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    39f0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    39f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    39f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    39fc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    3a00:	f38e 8c00 	msr	CPSR_fs, lr
    3a04:	b410      	push	{r4}
    3a06:	eef1 ca10 	vmrs	ip, fpscr
    3a0a:	f64f 7460 	movw	r4, #65376	; 0xff60
    3a0e:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    3a12:	ea0c 0c04 	and.w	ip, ip, r4
    3a16:	eee1 ca10 	vmsr	fpscr, ip
    3a1a:	bc10      	pop	{r4}
    3a1c:	46f4      	mov	ip, lr
    3a1e:	4774      	bxns	lr
		return -EINVAL;
    3a20:	f06f 0015 	mvn.w	r0, #21
    3a24:	e7c7      	b.n	39b6 <__acle_se_spm_request_random_number+0x12>

00003a26 <abort_function>:
	while(1);
    3a26:	e7fe      	b.n	3a26 <abort_function>

00003a28 <z_irq_spurious>:
 * @return N/A
 */
void z_irq_spurious(void *unused)
{
	ARG_UNUSED(unused);
	z_arm_reserved();
    3a28:	f7fd bad0 	b.w	fcc <z_arm_bus_fault>

00003a2c <irq_target_state_set>:
 *
 * @return N/A
 */
void irq_target_state_set(unsigned int irq, int secure_state)
{
	if (secure_state) {
    3a2c:	b243      	sxtb	r3, r0
    3a2e:	b1a9      	cbz	r1, 3a5c <irq_target_state_set+0x30>
  if ((int32_t)(IRQn) >= 0)
    3a30:	2b00      	cmp	r3, #0
    3a32:	db12      	blt.n	3a5a <irq_target_state_set+0x2e>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    3a34:	2101      	movs	r1, #1
    3a36:	095b      	lsrs	r3, r3, #5
    3a38:	009b      	lsls	r3, r3, #2
    3a3a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3a3e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3a42:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
    3a46:	f000 001f 	and.w	r0, r0, #31
    3a4a:	fa01 f000 	lsl.w	r0, r1, r0
    3a4e:	ea22 0200 	bic.w	r2, r2, r0
    3a52:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
    3a56:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
		/* Set target state to Non-Secure */
		if (NVIC_SetTargetState(irq) != 1) {
			__ASSERT(0, "NVIC SetTargetState error");
		}
	}
}
    3a5a:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
    3a5c:	2b00      	cmp	r3, #0
    3a5e:	dbfc      	blt.n	3a5a <irq_target_state_set+0x2e>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    3a60:	2201      	movs	r2, #1
    3a62:	095b      	lsrs	r3, r3, #5
    3a64:	009b      	lsls	r3, r3, #2
    3a66:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3a6a:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3a6e:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
    3a72:	f000 001f 	and.w	r0, r0, #31
    3a76:	fa02 f000 	lsl.w	r0, r2, r0
    3a7a:	4308      	orrs	r0, r1
    3a7c:	f8c3 0280 	str.w	r0, [r3, #640]	; 0x280
    3a80:	e7e9      	b.n	3a56 <irq_target_state_set+0x2a>

00003a82 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    3a82:	f000 b8ca 	b.w	3c1a <z_fatal_error>

00003a86 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    3a86:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    3a88:	6800      	ldr	r0, [r0, #0]
    3a8a:	f000 b8c6 	b.w	3c1a <z_fatal_error>

00003a8e <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    3a8e:	b508      	push	{r3, lr}
	handler();
    3a90:	f7fd faa6 	bl	fe0 <z_SysNmiOnReset>
	z_arm_exc_exit();
}
    3a94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_exc_exit();
    3a98:	f7fd b9be 	b.w	e18 <z_arm_exc_exit>

00003a9c <z_arm_configure_dynamic_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    3a9c:	b507      	push	{r0, r1, r2, lr}

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(
    3a9e:	2100      	movs	r1, #0
    3aa0:	a801      	add	r0, sp, #4
    3aa2:	f7fd fdb7 	bl	1614 <arm_core_mpu_configure_dynamic_mpu_regions>
		(const struct k_mem_partition **)dynamic_regions,
		region_num);
}
    3aa6:	b003      	add	sp, #12
    3aa8:	f85d fb04 	ldr.w	pc, [sp], #4

00003aac <mpu_configure_region>:
{
    3aac:	b530      	push	{r4, r5, lr}
	region_conf.base = new_region->start;
    3aae:	680b      	ldr	r3, [r1, #0]
{
    3ab0:	b085      	sub	sp, #20
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    3ab2:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    3ab4:	f89d 2008 	ldrb.w	r2, [sp, #8]
    3ab8:	890d      	ldrh	r5, [r1, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    3aba:	3c01      	subs	r4, #1
	region_conf.base = new_region->start;
    3abc:	9300      	str	r3, [sp, #0]
	p_attr->mair_idx = attr->mair_idx;
    3abe:	8949      	ldrh	r1, [r1, #10]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    3ac0:	f023 031f 	bic.w	r3, r3, #31
    3ac4:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
    3ac6:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    3aca:	f361 1247 	bfi	r2, r1, #5, #3
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    3ace:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1)) {
    3ad2:	280f      	cmp	r0, #15
	p_attr->mair_idx = attr->mair_idx;
    3ad4:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    3ad8:	9303      	str	r3, [sp, #12]
    3ada:	4604      	mov	r4, r0
    3adc:	d805      	bhi.n	3aea <mpu_configure_region+0x3e>
	region_init(index, region_conf);
    3ade:	4669      	mov	r1, sp
    3ae0:	f7fd fc50 	bl	1384 <region_init>
}
    3ae4:	4620      	mov	r0, r4
    3ae6:	b005      	add	sp, #20
    3ae8:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
    3aea:	f06f 0415 	mvn.w	r4, #21
	return region_allocate_and_init(index,
    3aee:	e7f9      	b.n	3ae4 <mpu_configure_region+0x38>

00003af0 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    3af0:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(u32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    3af4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3af8:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    3afa:	bf08      	it	eq
    3afc:	f06f 0015 	mvneq.w	r0, #21
    3b00:	4770      	bx	lr

00003b02 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    3b02:	3801      	subs	r0, #1
    3b04:	3901      	subs	r1, #1
    3b06:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    3b0a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    3b0e:	4293      	cmp	r3, r2
    3b10:	d101      	bne.n	3b16 <strcmp+0x14>
    3b12:	2b00      	cmp	r3, #0
    3b14:	d1f7      	bne.n	3b06 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    3b16:	1a98      	subs	r0, r3, r2
    3b18:	4770      	bx	lr

00003b1a <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
    3b1a:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    3b1c:	b15a      	cbz	r2, 3b36 <memcmp+0x1c>
    3b1e:	3901      	subs	r1, #1
    3b20:	1884      	adds	r4, r0, r2
    3b22:	f810 2b01 	ldrb.w	r2, [r0], #1
    3b26:	f811 3f01 	ldrb.w	r3, [r1, #1]!
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    3b2a:	42a0      	cmp	r0, r4
    3b2c:	d001      	beq.n	3b32 <memcmp+0x18>
    3b2e:	429a      	cmp	r2, r3
    3b30:	d0f7      	beq.n	3b22 <memcmp+0x8>
		c1++;
		c2++;
	}

	return *c1 - *c2;
    3b32:	1ad0      	subs	r0, r2, r3
}
    3b34:	bd10      	pop	{r4, pc}
		return 0;
    3b36:	4610      	mov	r0, r2
    3b38:	e7fc      	b.n	3b34 <memcmp+0x1a>

00003b3a <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
    3b3a:	1a43      	subs	r3, r0, r1
    3b3c:	4293      	cmp	r3, r2
{
    3b3e:	b510      	push	{r4, lr}
    3b40:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
    3b44:	d308      	bcc.n	3b58 <memmove+0x1e>
	char *dest = d;
    3b46:	4602      	mov	r2, r0
    3b48:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
    3b4a:	429a      	cmp	r2, r3
    3b4c:	d00b      	beq.n	3b66 <memmove+0x2c>
			*dest = *src;
    3b4e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    3b52:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
    3b56:	e7f8      	b.n	3b4a <memmove+0x10>
    3b58:	440a      	add	r2, r1
			dest[n] = src[n];
    3b5a:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
    3b5e:	428a      	cmp	r2, r1
			dest[n] = src[n];
    3b60:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
    3b64:	d1f9      	bne.n	3b5a <memmove+0x20>
		}
	}

	return d;
}
    3b66:	bd10      	pop	{r4, pc}

00003b68 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    3b68:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    3b6a:	ea81 0400 	eor.w	r4, r1, r0
    3b6e:	07a5      	lsls	r5, r4, #30
    3b70:	4603      	mov	r3, r0
    3b72:	d00b      	beq.n	3b8c <memcpy+0x24>
    3b74:	3b01      	subs	r3, #1
    3b76:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    3b78:	4291      	cmp	r1, r2
    3b7a:	d11a      	bne.n	3bb2 <memcpy+0x4a>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    3b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    3b7e:	2a00      	cmp	r2, #0
    3b80:	d0fc      	beq.n	3b7c <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    3b82:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
    3b86:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
    3b88:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
    3b8c:	079c      	lsls	r4, r3, #30
    3b8e:	d1f6      	bne.n	3b7e <memcpy+0x16>
    3b90:	0895      	lsrs	r5, r2, #2
    3b92:	00ac      	lsls	r4, r5, #2
    3b94:	1f1e      	subs	r6, r3, #4
    3b96:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
    3b98:	42b9      	cmp	r1, r7
    3b9a:	d105      	bne.n	3ba8 <memcpy+0x40>
    3b9c:	f06f 0603 	mvn.w	r6, #3
    3ba0:	4423      	add	r3, r4
    3ba2:	fb06 2205 	mla	r2, r6, r5, r2
    3ba6:	e7e5      	b.n	3b74 <memcpy+0xc>
			*(d_word++) = *(s_word++);
    3ba8:	f851 cb04 	ldr.w	ip, [r1], #4
    3bac:	f846 cf04 	str.w	ip, [r6, #4]!
			n -= sizeof(mem_word_t);
    3bb0:	e7f2      	b.n	3b98 <memcpy+0x30>
		*(d_byte++) = *(s_byte++);
    3bb2:	f811 4b01 	ldrb.w	r4, [r1], #1
    3bb6:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    3bba:	e7dd      	b.n	3b78 <memcpy+0x10>

00003bbc <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    3bbc:	4603      	mov	r3, r0
{
    3bbe:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
    3bc0:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    3bc2:	079c      	lsls	r4, r3, #30
    3bc4:	d110      	bne.n	3be8 <memset+0x2c>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
    3bc6:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    3bca:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    3bce:	0894      	lsrs	r4, r2, #2
    3bd0:	eb03 0684 	add.w	r6, r3, r4, lsl #2
    3bd4:	42b3      	cmp	r3, r6
    3bd6:	d10d      	bne.n	3bf4 <memset+0x38>
    3bd8:	f06f 0503 	mvn.w	r5, #3
    3bdc:	fb05 2404 	mla	r4, r5, r4, r2
    3be0:	441c      	add	r4, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    3be2:	42a3      	cmp	r3, r4
    3be4:	d109      	bne.n	3bfa <memset+0x3e>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    3be6:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
    3be8:	2a00      	cmp	r2, #0
    3bea:	d0fc      	beq.n	3be6 <memset+0x2a>
		*(d_byte++) = c_byte;
    3bec:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    3bf0:	3a01      	subs	r2, #1
    3bf2:	e7e6      	b.n	3bc2 <memset+0x6>
		*(d_word++) = c_word;
    3bf4:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
    3bf8:	e7ec      	b.n	3bd4 <memset+0x18>
		*(d_byte++) = c_byte;
    3bfa:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    3bfe:	e7f0      	b.n	3be2 <memset+0x26>

00003c00 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    3c00:	b508      	push	{r3, lr}
	ARG_UNUSED(reason);

	LOG_PANIC();

	LOG_ERR("Resetting system");
	sys_arch_reboot(0);
    3c02:	2000      	movs	r0, #0
    3c04:	f7fd fb50 	bl	12a8 <sys_arch_reboot>

00003c08 <hw_cc310_init>:
#include <nrf_cc310_platform.h>

#if CONFIG_HW_CC310

static int hw_cc310_init(struct device *dev)
{
    3c08:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc310_platform_abort_init();
    3c0a:	f7fd f86f 	bl	cec <nrf_cc310_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc310_platform_mutex_init();
    3c0e:	f7fd f8ed 	bl	dec <nrf_cc310_platform_mutex_init>
	res = nrf_cc310_platform_init();
#else
	res = nrf_cc310_platform_init_no_rng();
#endif
	return res;
}
    3c12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc310_platform_init_no_rng();
    3c16:	f7fe bec5 	b.w	29a4 <nrf_cc310_platform_init_no_rng>

00003c1a <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    3c1a:	b570      	push	{r4, r5, r6, lr}
    3c1c:	4605      	mov	r5, r0
    3c1e:	460e      	mov	r6, r1
	return z_impl_k_current_get();
    3c20:	f7fe fb6c 	bl	22fc <z_impl_k_current_get>
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
    3c24:	4631      	mov	r1, r6
    3c26:	4604      	mov	r4, r0
    3c28:	4628      	mov	r0, r5
    3c2a:	f7ff ffe9 	bl	3c00 <k_sys_fatal_error_handler>
	z_impl_k_thread_abort(thread);
    3c2e:	4620      	mov	r0, r4
			}
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	k_thread_abort(thread);
}
    3c30:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3c34:	f7fd bb56 	b.w	12e4 <z_impl_k_thread_abort>

00003c38 <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
    3c38:	f7ff bea9 	b.w	398e <z_clock_idle_exit>

00003c3c <k_mem_slab_init>:
{
    3c3c:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    3c3e:	2400      	movs	r4, #0
    3c40:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    3c42:	ea41 0402 	orr.w	r4, r1, r2
    3c46:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    3c4a:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    3c4e:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    3c50:	d10c      	bne.n	3c6c <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    3c52:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    3c54:	42a3      	cmp	r3, r4
    3c56:	d103      	bne.n	3c60 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    3c58:	e9c0 0000 	strd	r0, r0, [r0]
    3c5c:	2000      	movs	r0, #0
}
    3c5e:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    3c60:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    3c62:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    3c64:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    3c66:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    3c68:	4411      	add	r1, r2
    3c6a:	e7f3      	b.n	3c54 <k_mem_slab_init+0x18>
		return -EINVAL;
    3c6c:	f06f 0015 	mvn.w	r0, #21
	return rc;
    3c70:	e7f5      	b.n	3c5e <k_mem_slab_init+0x22>

00003c72 <z_impl_k_mutex_init>:
{
    3c72:	4603      	mov	r3, r0
	mutex->owner = NULL;
    3c74:	2000      	movs	r0, #0
    3c76:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
    3c7a:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
    3c7e:	4770      	bx	lr

00003c80 <z_is_thread_ready>:
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    3c80:	7b43      	ldrb	r3, [r0, #13]
    3c82:	06db      	lsls	r3, r3, #27
    3c84:	bf03      	ittte	eq
    3c86:	6980      	ldreq	r0, [r0, #24]
    3c88:	fab0 f080 	clzeq	r0, r0
    3c8c:	0940      	lsreq	r0, r0, #5
    3c8e:	2000      	movne	r0, #0
}
    3c90:	4770      	bx	lr

00003c92 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3c92:	b921      	cbnz	r1, 3c9e <z_reschedule+0xc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3c94:	f3ef 8005 	mrs	r0, IPSR
    3c98:	b908      	cbnz	r0, 3c9e <z_reschedule+0xc>
    3c9a:	f7fd b8cb 	b.w	e34 <arch_swap>
    3c9e:	f381 8811 	msr	BASEPRI, r1
    3ca2:	f3bf 8f6f 	isb	sy
}
    3ca6:	4770      	bx	lr

00003ca8 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3ca8:	4603      	mov	r3, r0
    3caa:	b920      	cbnz	r0, 3cb6 <z_reschedule_irqlock+0xe>
    3cac:	f3ef 8205 	mrs	r2, IPSR
    3cb0:	b90a      	cbnz	r2, 3cb6 <z_reschedule_irqlock+0xe>
    3cb2:	f7fd b8bf 	b.w	e34 <arch_swap>
    3cb6:	f383 8811 	msr	BASEPRI, r3
    3cba:	f3bf 8f6f 	isb	sy
}
    3cbe:	4770      	bx	lr

00003cc0 <z_reschedule_unlocked>:
	__asm__ volatile(
    3cc0:	f04f 0320 	mov.w	r3, #32
    3cc4:	f3ef 8011 	mrs	r0, BASEPRI
    3cc8:	f383 8811 	msr	BASEPRI, r3
    3ccc:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    3cd0:	f7ff bfea 	b.w	3ca8 <z_reschedule_irqlock>

00003cd4 <z_priq_dumb_best>:
	return list->head == list;
    3cd4:	6803      	ldr	r3, [r0, #0]
}
    3cd6:	4298      	cmp	r0, r3
    3cd8:	bf14      	ite	ne
    3cda:	4618      	movne	r0, r3
    3cdc:	2000      	moveq	r0, #0
    3cde:	4770      	bx	lr

00003ce0 <z_thread_timeout>:
	if (thread->base.pended_on != NULL) {
    3ce0:	f850 3c10 	ldr.w	r3, [r0, #-16]
{
    3ce4:	b570      	push	{r4, r5, r6, lr}
    3ce6:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    3ce8:	f1a0 0518 	sub.w	r5, r0, #24
	if (thread->base.pended_on != NULL) {
    3cec:	b1cb      	cbz	r3, 3d22 <z_thread_timeout+0x42>
    3cee:	f04f 0320 	mov.w	r3, #32
    3cf2:	f3ef 8611 	mrs	r6, BASEPRI
    3cf6:	f383 8811 	msr	BASEPRI, r3
    3cfa:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    3cfe:	4629      	mov	r1, r5
    3d00:	f850 0c10 	ldr.w	r0, [r0, #-16]
    3d04:	f7fe f8ea 	bl	1edc <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3d08:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    3d0c:	f023 0302 	bic.w	r3, r3, #2
    3d10:	f804 3c0b 	strb.w	r3, [r4, #-11]
	__asm__ volatile(
    3d14:	f386 8811 	msr	BASEPRI, r6
    3d18:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    3d1c:	2300      	movs	r3, #0
    3d1e:	f844 3c10 	str.w	r3, [r4, #-16]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    3d22:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	if (z_is_thread_ready(thread)) {
    3d26:	4628      	mov	r0, r5
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    3d28:	f023 0314 	bic.w	r3, r3, #20
    3d2c:	f804 3c0b 	strb.w	r3, [r4, #-11]
	if (z_is_thread_ready(thread)) {
    3d30:	f7ff ffa6 	bl	3c80 <z_is_thread_ready>
    3d34:	b120      	cbz	r0, 3d40 <z_thread_timeout+0x60>
		z_add_thread_to_ready_q(thread);
    3d36:	4628      	mov	r0, r5
}
    3d38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3d3c:	f7fe b91e 	b.w	1f7c <z_add_thread_to_ready_q>
    3d40:	bd70      	pop	{r4, r5, r6, pc}

00003d42 <z_unpend_first_thread>:
{
    3d42:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    3d44:	f04f 0320 	mov.w	r3, #32
    3d48:	f3ef 8211 	mrs	r2, BASEPRI
    3d4c:	f383 8811 	msr	BASEPRI, r3
    3d50:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
    3d54:	f7ff ffbe 	bl	3cd4 <z_priq_dumb_best>
    3d58:	4604      	mov	r4, r0
	__asm__ volatile(
    3d5a:	f382 8811 	msr	BASEPRI, r2
    3d5e:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    3d62:	b1c8      	cbz	r0, 3d98 <z_unpend_first_thread+0x56>
	__asm__ volatile(
    3d64:	f04f 0320 	mov.w	r3, #32
    3d68:	f3ef 8511 	mrs	r5, BASEPRI
    3d6c:	f383 8811 	msr	BASEPRI, r3
    3d70:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    3d74:	4601      	mov	r1, r0
    3d76:	6880      	ldr	r0, [r0, #8]
    3d78:	f7fe f8b0 	bl	1edc <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3d7c:	7b63      	ldrb	r3, [r4, #13]
    3d7e:	f023 0302 	bic.w	r3, r3, #2
    3d82:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    3d84:	f385 8811 	msr	BASEPRI, r5
    3d88:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    3d8c:	2300      	movs	r3, #0
	return z_abort_timeout(&thread->base.timeout);
    3d8e:	f104 0018 	add.w	r0, r4, #24
    3d92:	60a3      	str	r3, [r4, #8]
    3d94:	f000 f811 	bl	3dba <z_abort_timeout>
}
    3d98:	4620      	mov	r0, r4
    3d9a:	bd38      	pop	{r3, r4, r5, pc}

00003d9c <z_new_thread_init>:
{
    3d9c:	b510      	push	{r4, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       u32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (u8_t)options;
    3d9e:	9c02      	ldr	r4, [sp, #8]
	thread_base->thread_state = (u8_t)initial_state;

	thread_base->prio = priority;
    3da0:	7383      	strb	r3, [r0, #14]
	thread_base->user_options = (u8_t)options;
    3da2:	7304      	strb	r4, [r0, #12]

	thread_base->sched_locked = 0U;
    3da4:	2300      	movs	r3, #0
	thread_base->thread_state = (u8_t)initial_state;
    3da6:	2404      	movs	r4, #4
	thread_base->sched_locked = 0U;
    3da8:	73c3      	strb	r3, [r0, #15]
	thread_base->thread_state = (u8_t)initial_state;
    3daa:	7344      	strb	r4, [r0, #13]
	node->prev = NULL;
    3dac:	e9c0 3306 	strd	r3, r3, [r0, #24]
	thread->fn_abort = NULL;
    3db0:	e9c0 3313 	strd	r3, r3, [r0, #76]	; 0x4c
	thread->stack_info.size = (u32_t)stackSize;
    3db4:	e9c0 1216 	strd	r1, r2, [r0, #88]	; 0x58
}
    3db8:	bd10      	pop	{r4, pc}

00003dba <z_abort_timeout>:
{
    3dba:	b510      	push	{r4, lr}
	__asm__ volatile(
    3dbc:	f04f 0220 	mov.w	r2, #32
    3dc0:	f3ef 8411 	mrs	r4, BASEPRI
    3dc4:	f382 8811 	msr	BASEPRI, r2
    3dc8:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    3dcc:	6803      	ldr	r3, [r0, #0]
    3dce:	b13b      	cbz	r3, 3de0 <z_abort_timeout+0x26>
			remove_timeout(to);
    3dd0:	f7fe fb3a 	bl	2448 <remove_timeout>
			ret = 0;
    3dd4:	2000      	movs	r0, #0
	__asm__ volatile(
    3dd6:	f384 8811 	msr	BASEPRI, r4
    3dda:	f3bf 8f6f 	isb	sy
}
    3dde:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    3de0:	f06f 0015 	mvn.w	r0, #21
    3de4:	e7f7      	b.n	3dd6 <z_abort_timeout+0x1c>

00003de6 <z_get_next_timeout_expiry>:
{
    3de6:	b510      	push	{r4, lr}
	__asm__ volatile(
    3de8:	f04f 0320 	mov.w	r3, #32
    3dec:	f3ef 8411 	mrs	r4, BASEPRI
    3df0:	f383 8811 	msr	BASEPRI, r3
    3df4:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    3df8:	f7fe fb3a 	bl	2470 <next_timeout>
	__asm__ volatile(
    3dfc:	f384 8811 	msr	BASEPRI, r4
    3e00:	f3bf 8f6f 	isb	sy
}
    3e04:	bd10      	pop	{r4, pc}

00003e06 <z_set_timeout_expiry>:
{
    3e06:	b570      	push	{r4, r5, r6, lr}
    3e08:	4604      	mov	r4, r0
    3e0a:	460e      	mov	r6, r1
	__asm__ volatile(
    3e0c:	f04f 0320 	mov.w	r3, #32
    3e10:	f3ef 8511 	mrs	r5, BASEPRI
    3e14:	f383 8811 	msr	BASEPRI, r3
    3e18:	f3bf 8f6f 	isb	sy
		int next = next_timeout();
    3e1c:	f7fe fb28 	bl	2470 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    3e20:	2801      	cmp	r0, #1
    3e22:	dd05      	ble.n	3e30 <z_set_timeout_expiry+0x2a>
    3e24:	42a0      	cmp	r0, r4
    3e26:	dd03      	ble.n	3e30 <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, idle);
    3e28:	4631      	mov	r1, r6
    3e2a:	4620      	mov	r0, r4
    3e2c:	f7fc fca8 	bl	780 <z_clock_set_timeout>
	__asm__ volatile(
    3e30:	f385 8811 	msr	BASEPRI, r5
    3e34:	f3bf 8f6f 	isb	sy
}
    3e38:	bd70      	pop	{r4, r5, r6, pc}

00003e3a <_OffsetAbsSyms>:
					    sizeof(struct _preempt_float));
#else
GEN_ABSOLUTE_SYM(_K_THREAD_NO_FLOAT_SIZEOF, sizeof(struct k_thread));
#endif

GEN_ABS_SYM_END
    3e3a:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

00004820 <spm_request_read-0x37c0>:
	...

00007fe0 <spm_request_read>:
    7fe0:	e97f e97f 	sg
    7fe4:	f7f8 bdc4 	b.w	b70 <__acle_se_spm_request_read>

00007fe8 <spm_firmware_info>:
    7fe8:	e97f e97f 	sg
    7fec:	f7f8 be18 	b.w	c20 <__acle_se_spm_firmware_info>

00007ff0 <spm_request_random_number>:
    7ff0:	e97f e97f 	sg
    7ff4:	f7fb bcd6 	b.w	39a4 <__acle_se_spm_request_random_number>
	...
