

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_86_87'
================================================================
* Date:           Tue May 20 14:38:26 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      655|     1077|  6.550 us|  10.770 us|  655|  1077|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1_fu_58     |fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1     |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_86_87_Pipeline_5_fu_68                    |fp2sqr503_mont_86_87_Pipeline_5                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_86_87_Pipeline_6_fu_74                    |fp2sqr503_mont_86_87_Pipeline_6                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_47_1_fu_80      |fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_47_1      |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_53_2_fu_90      |fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_53_2      |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1125_fu_98  |fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1125  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_152_fu_107                                        |mp_mul_152                                         |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_mp_mul_67_69_fu_114                                      |mp_mul_67_69                                       |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_rdc_mont_140_fu_124                                      |rdc_mont_140                                       |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   32|   11285|  15469|    -|
|Memory           |        4|    -|     256|     24|    0|
|Multiplexer      |        -|    -|       0|    590|    -|
|Register         |        -|    -|      21|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   32|   11562|  16089|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   14|      10|     30|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |grp_fp2sqr503_mont_86_87_Pipeline_5_fu_68                    |fp2sqr503_mont_86_87_Pipeline_5                    |        0|   0|     7|    54|    0|
    |grp_fp2sqr503_mont_86_87_Pipeline_6_fu_74                    |fp2sqr503_mont_86_87_Pipeline_6                    |        0|   0|     7|    54|    0|
    |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1_fu_58     |fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1     |        0|   0|   276|   761|    0|
    |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1125_fu_98  |fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1125  |        0|   0|   212|   697|    0|
    |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_47_1_fu_80      |fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_47_1      |        0|   0|   280|   772|    0|
    |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_53_2_fu_90      |fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_53_2      |        0|   0|   334|   700|    0|
    |grp_mp_mul_152_fu_107                                        |mp_mul_152                                         |        0|  16|  3331|  3486|    0|
    |grp_mp_mul_67_69_fu_114                                      |mp_mul_67_69                                       |        0|   0|  2670|  3450|    0|
    |grp_rdc_mont_140_fu_124                                      |rdc_mont_140                                       |        0|  16|  4168|  5495|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                   |        0|  32| 11285| 15469|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |   Memory  |                 Module                | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |t1_U       |fp2sqr503_mont_86_87_t1_RAM_AUTO_1R1W  |        0|   64|   8|    0|     8|   64|     1|          512|
    |t3_U       |fp2sqr503_mont_86_87_t1_RAM_AUTO_1R1W  |        0|   64|   8|    0|     8|   64|     1|          512|
    |t2_U       |fp2sqr503_mont_86_87_t2_RAM_AUTO_1R1W  |        0|  128|   8|    0|     8|   64|     1|          512|
    |temp_U     |fpsqr503_mont_1_temp_RAM_AUTO_1R1W     |        2|    0|   0|    0|    16|   64|     1|         1024|
    |temp_58_U  |fpsqr503_mont_1_temp_RAM_AUTO_1R1W     |        2|    0|   0|    0|    16|   64|     1|         1024|
    +-----------+---------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total      |                                       |        4|  256|  24|    0|    56|  320|     5|         3584|
    +-----------+---------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |a_0_address0                       |  25|          5|    3|         15|
    |a_0_address1                       |  14|          3|    3|          9|
    |a_0_ce0                            |  25|          5|    1|          5|
    |a_0_ce1                            |  14|          3|    1|          3|
    |a_1_address0                       |  25|          5|    3|         15|
    |a_1_address1                       |  14|          3|    3|          9|
    |a_1_ce0                            |  25|          5|    1|          5|
    |a_1_ce1                            |  14|          3|    1|          3|
    |ap_NS_fsm                          |  65|         13|    1|         13|
    |c_ce0                              |   9|          2|    1|          2|
    |c_we0                              |   9|          2|    1|          2|
    |grp_fu_149_ce                      |   9|          2|    1|          2|
    |grp_fu_153_ce                      |   9|          2|    1|          2|
    |grp_fu_157_ce                      |   9|          2|    1|          2|
    |grp_fu_161_ce                      |   9|          2|    1|          2|
    |grp_rdc_mont_140_fu_124_ma_q0      |  14|          3|   64|        192|
    |grp_rdc_mont_140_fu_124_mc_offset  |  14|          3|    1|          3|
    |t1_address0                        |  14|          3|    3|          9|
    |t1_ce0                             |  14|          3|    1|          3|
    |t1_we0                             |   9|          2|    1|          2|
    |t2_address0                        |  20|          4|    3|         12|
    |t2_ce0                             |  20|          4|    1|          4|
    |t2_ce1                             |   9|          2|    1|          2|
    |t2_d0                              |  14|          3|   64|        192|
    |t2_we0                             |  14|          3|    1|          3|
    |t3_address0                        |  14|          3|    3|          9|
    |t3_ce0                             |  14|          3|    1|          3|
    |t3_we0                             |   9|          2|    1|          2|
    |temp_58_address0                   |  20|          4|    4|         16|
    |temp_58_ce0                        |  20|          4|    1|          4|
    |temp_58_d0                         |  14|          3|   64|        192|
    |temp_58_we0                        |  14|          3|    1|          3|
    |temp_address0                      |  20|          4|    4|         16|
    |temp_ce0                           |  20|          4|    1|          4|
    |temp_d0                            |  14|          3|   64|        192|
    |temp_we0                           |  14|          3|    1|          3|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 590|        123|  308|        955|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  12|   0|   12|          0|
    |grp_fp2sqr503_mont_86_87_Pipeline_5_fu_68_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_86_87_Pipeline_6_fu_74_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1125_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1_fu_58_ap_start_reg     |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_47_1_fu_80_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start_reg      |   1|   0|    1|          0|
    |grp_mp_mul_152_fu_107_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_mp_mul_67_69_fu_114_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_rdc_mont_140_fu_124_ap_start_reg                                      |   1|   0|    1|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  21|   0|   21|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1254_p_din0   |  out|   32|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1254_p_din1   |  out|   32|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1254_p_dout0  |   in|   64|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1254_p_ce     |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1258_p_din0   |  out|   32|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1258_p_din1   |  out|   32|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1258_p_dout0  |   in|   64|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1258_p_ce     |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1262_p_din0   |  out|   32|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1262_p_din1   |  out|   32|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1262_p_dout0  |   in|   64|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1262_p_ce     |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1266_p_din0   |  out|   32|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1266_p_din1   |  out|   32|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1266_p_dout0  |   in|   64|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|grp_fu_1266_p_ce     |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87|  return value|
|a_0_address0         |  out|    3|   ap_memory|                   a_0|         array|
|a_0_ce0              |  out|    1|   ap_memory|                   a_0|         array|
|a_0_q0               |   in|   64|   ap_memory|                   a_0|         array|
|a_0_address1         |  out|    3|   ap_memory|                   a_0|         array|
|a_0_ce1              |  out|    1|   ap_memory|                   a_0|         array|
|a_0_q1               |   in|   64|   ap_memory|                   a_0|         array|
|a_1_address0         |  out|    3|   ap_memory|                   a_1|         array|
|a_1_ce0              |  out|    1|   ap_memory|                   a_1|         array|
|a_1_q0               |   in|   64|   ap_memory|                   a_1|         array|
|a_1_address1         |  out|    3|   ap_memory|                   a_1|         array|
|a_1_ce1              |  out|    1|   ap_memory|                   a_1|         array|
|a_1_q1               |   in|   64|   ap_memory|                   a_1|         array|
|c_address0           |  out|    4|   ap_memory|                     c|         array|
|c_ce0                |  out|    1|   ap_memory|                     c|         array|
|c_we0                |  out|    1|   ap_memory|                     c|         array|
|c_d0                 |  out|   64|   ap_memory|                     c|         array|
|c_q0                 |   in|   64|   ap_memory|                     c|         array|
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%borrow_loc = alloca i32 1"   --->   Operation 13 'alloca' 'borrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%temp = alloca i32 1" [src/fpx.c:60->src/fpx.c:161]   --->   Operation 14 'alloca' 'temp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%temp_58 = alloca i32 1" [src/fpx.c:60->src/fpx.c:160]   --->   Operation 15 'alloca' 'temp_58' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%t1 = alloca i32 1" [src/fpx.c:155]   --->   Operation 16 'alloca' 't1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%t2 = alloca i32 1" [src/fpx.c:155]   --->   Operation 17 'alloca' 't2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%t3 = alloca i32 1" [src/fpx.c:155]   --->   Operation 18 'alloca' 't3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1, i64 %a_0, i64 %a_1, i64 %t1"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_5, i64 %temp_58"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_6, i64 %temp"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1, i64 %a_0, i64 %a_1, i64 %t1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 23 [1/2] (4.95ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_5, i64 %temp_58"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 24 [1/2] (4.95ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_6, i64 %temp"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1, i64 %a_0, i64 %a_1, i64 %t2, i1 %borrow_loc"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1, i64 %a_0, i64 %a_1, i64 %t2, i1 %borrow_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%borrow_loc_load = load i1 %borrow_loc"   --->   Operation 27 'load' 'borrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (0.99ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_53_2, i64 %t2, i1 %borrow_loc_load, i64 %p503x2_1"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1125, i64 %a_0, i64 %a_1, i64 %t3"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_53_2, i64 %t2, i1 %borrow_loc_load, i64 %p503x2_1"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1125, i64 %a_0, i64 %a_1, i64 %t3"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln62 = call void @mp_mul.152, i64 %t1, i64 %t2, i64 %temp_58" [src/fpx.c:62->src/fpx.c:160]   --->   Operation 32 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln62 = call void @mp_mul.67.69, i64 %t3, i64 %a_0, i64 %a_1, i64 %temp" [src/fpx.c:62->src/fpx.c:161]   --->   Operation 33 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 1.73>
ST_8 : Operation 34 [1/2] (1.73ns)   --->   "%call_ln62 = call void @mp_mul.152, i64 %t1, i64 %t2, i64 %temp_58" [src/fpx.c:62->src/fpx.c:160]   --->   Operation 34 'call' 'call_ln62' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 35 [1/2] (1.73ns)   --->   "%call_ln62 = call void @mp_mul.67.69, i64 %t3, i64 %a_0, i64 %a_1, i64 %temp" [src/fpx.c:62->src/fpx.c:161]   --->   Operation 35 'call' 'call_ln62' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 36 [2/2] (3.25ns)   --->   "%call_ln63 = call void @rdc_mont.140, i64 %temp_58, i64 %c, i1 0, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:160]   --->   Operation 36 'call' 'call_ln63' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln63 = call void @rdc_mont.140, i64 %temp_58, i64 %c, i1 0, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:160]   --->   Operation 37 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 38 [2/2] (3.25ns)   --->   "%call_ln63 = call void @rdc_mont.140, i64 %temp, i64 %c, i1 1, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:161]   --->   Operation 38 'call' 'call_ln63' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln63 = call void @rdc_mont.140, i64 %temp, i64 %c, i1 1, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:161]   --->   Operation 39 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [src/fpx.c:162]   --->   Operation 40 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
borrow_loc      (alloca) [ 0011110000000]
temp            (alloca) [ 0011111111111]
temp_58         (alloca) [ 0011111111100]
t1              (alloca) [ 0011111110000]
t2              (alloca) [ 0011111110000]
t3              (alloca) [ 0011111110000]
call_ln0        (call  ) [ 0000000000000]
call_ln0        (call  ) [ 0000000000000]
call_ln0        (call  ) [ 0000000000000]
call_ln0        (call  ) [ 0000000000000]
borrow_loc_load (load  ) [ 0000001000000]
call_ln0        (call  ) [ 0000000000000]
call_ln0        (call  ) [ 0000000000000]
call_ln62       (call  ) [ 0000000000000]
call_ln62       (call  ) [ 0000000000000]
call_ln63       (call  ) [ 0000000000000]
call_ln63       (call  ) [ 0000000000000]
ret_ln162       (ret   ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503x2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p503p1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.86.87_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.86.87_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_53_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1125"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.152"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.67.69"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.140"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="borrow_loc_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borrow_loc/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="temp_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="temp_58_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_58/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="t1_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="t2_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="t3_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="0" index="3" bw="64" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fp2sqr503_mont_86_87_Pipeline_5_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fp2sqr503_mont_86_87_Pipeline_6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_47_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="85" dir="0" index="4" bw="1" slack="2"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_53_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="64" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1125_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_mp_mul_152_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_mp_mul_67_69_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="0" index="3" bw="64" slack="0"/>
<pin id="119" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="120" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_rdc_mont_140_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="0" index="4" bw="64" slack="0"/>
<pin id="130" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/9 call_ln63/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="borrow_loc_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="4"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="borrow_loc_load/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="borrow_loc_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="2"/>
<pin id="142" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="borrow_loc "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 albl/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 albh/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 ahbl/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 ahbh/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="67"><net_src comp="46" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="42" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="38" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="143"><net_src comp="34" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {9 10 11 12 }
	Port: p503x2_1 | {}
	Port: p503p1_1 | {}
 - Input state : 
	Port: fp2sqr503_mont.86.87 : a_0 | {1 2 3 4 5 6 7 8 }
	Port: fp2sqr503_mont.86.87 : a_1 | {1 2 3 4 5 6 7 8 }
	Port: fp2sqr503_mont.86.87 : c | {9 10 11 12 }
	Port: fp2sqr503_mont.86.87 : p503x2_1 | {5 6 }
	Port: fp2sqr503_mont.86.87 : p503p1_1 | {9 10 11 12 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1_fu_58  |    0    |  6.352  |   282   |   718   |
|          |          grp_fp2sqr503_mont_86_87_Pipeline_5_fu_68          |    0    |    0    |    5    |    26   |
|          |          grp_fp2sqr503_mont_86_87_Pipeline_6_fu_74          |    0    |    0    |    5    |    26   |
|          |   grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_47_1_fu_80   |    0    |   7.94  |   219   |   738   |
|   call   |   grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_53_2_fu_90   |    0    |  3.176  |   269   |   700   |
|          | grp_fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1125_fu_98 |    0    |  3.176  |   212   |   636   |
|          |                    grp_mp_mul_152_fu_107                    |    48   | 39.9386 |   4493  |   3385  |
|          |                   grp_mp_mul_67_69_fu_114                   |    48   | 41.5266 |   4498  |   3530  |
|          |                   grp_rdc_mont_140_fu_124                   |    48   | 49.9438 |   5271  |   5214  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_fu_149                         |    4    |    0    |   165   |    50   |
|    mul   |                          grp_fu_153                         |    4    |    0    |   165   |    50   |
|          |                          grp_fu_157                         |    4    |    0    |   165   |    50   |
|          |                          grp_fu_161                         |    4    |    0    |   165   |    50   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |   160   | 152.053 |  15914  |  15173  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|   t1  |    0   |   64   |    8   |    0   |
|   t2  |    0   |   128  |    8   |    0   |
|   t3  |    0   |   64   |    8   |    0   |
|  temp |    2   |    0   |    0   |    0   |
|temp_58|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    4   |   256  |   24   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|borrow_loc_reg_140|    1   |
+------------------+--------+
|       Total      |    1   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  |
|-------------------------|------|------|------|--------||---------|
| grp_rdc_mont_140_fu_124 |  p3  |   2  |   1  |    2   |
|-------------------------|------|------|------|--------||---------|
|          Total          |      |      |      |    2   ||  1.588  |
|-------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   160  |   152  |  15914 |  15173 |    -   |
|   Memory  |    4   |    -   |    -   |   256  |   24   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    1   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   160  |   153  |  16171 |  15197 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
