{"Source Block": ["serv/rtl/riscv_timer.v@9:19@HdlStmAssign", "   output wire [31:0] o_wb_dat);\n\n   reg [15:0] \t     mtime;\n   reg [15:0] \t     mtimecmp;\n\n   assign o_wb_dat = mtime;\n\n   always @(posedge i_clk) begin\n      if (i_wb_cyc & i_wb_we)\n\tmtimecmp <= i_wb_dat;\n      mtime <= mtime + 16'd1;\n"], "Clone Blocks": [["serv/rtl/riscv_timer.v@7:17", "   input wire \t      i_wb_we,\n   input wire \t      i_wb_cyc,\n   output wire [31:0] o_wb_dat);\n\n   reg [15:0] \t     mtime;\n   reg [15:0] \t     mtimecmp;\n\n   assign o_wb_dat = mtime;\n\n   always @(posedge i_clk) begin\n      if (i_wb_cyc & i_wb_we)\n"], ["serv/rtl/riscv_timer.v@6:16", "   input wire [31:0]  i_wb_dat,\n   input wire \t      i_wb_we,\n   input wire \t      i_wb_cyc,\n   output wire [31:0] o_wb_dat);\n\n   reg [15:0] \t     mtime;\n   reg [15:0] \t     mtimecmp;\n\n   assign o_wb_dat = mtime;\n\n   always @(posedge i_clk) begin\n"]], "Diff Content": {"Delete": [[14, "   assign o_wb_dat = mtime;\n"]], "Add": [[14, "   assign o_wb_dat = {16'd0,mtime};\n"]]}}