// Seed: 3238633539
module module_0;
  logic id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    inout  tri   id_3,
    input  tri0  id_4
);
  wire id_6;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
endmodule
module module_2 #(
    parameter id_12 = 32'd58,
    parameter id_13 = 32'd1,
    parameter id_5  = 32'd2
) (
    output tri0 id_0,
    output tri0 id_1,
    output logic id_2,
    output supply0 id_3,
    output uwire id_4,
    input supply0 _id_5
    , id_9,
    output supply1 id_6,
    output tri0 id_7
);
  parameter [id_5 : 1] id_10 = 1;
  if (-1 + "") begin : LABEL_0
    wire id_11;
  end else wire _id_12;
  ;
  always @(posedge (id_12) or posedge -1'h0) id_2 <= {-1, -1'b0} == ~id_9;
  assign id_7 = -1'b0;
  wire _id_13;
  always_latch @(posedge id_13 ? id_13 : -1 ? 1 & id_13 : id_13) $clog2(27);
  ;
  module_0 modCall_1 ();
  logic [1 : 1 'b0] id_14 = 1;
  wire [1  !=  id_13 : id_12] id_15;
endmodule
