
WheelMotorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003bc0  08003bc0  00013bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003c9c  08003c9c  00013c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003ca4  08003ca4  00013ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003ca8  08003ca8  00013ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000008  20000000  08003cac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
  8 .bss          00003edc  20000008  20000008  00020008  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003ee4  20003ee4  00020008  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 11 .debug_info   00024c11  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000497b  00000000  00000000  00044c49  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000a77c  00000000  00000000  000495c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f60  00000000  00000000  00053d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001390  00000000  00000000  00054ca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008f31  00000000  00000000  00056030  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005ef9  00000000  00000000  0005ef61  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00064e5a  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002d10  00000000  00000000  00064ed8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000008 	.word	0x20000008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003ba8 	.word	0x08003ba8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000000c 	.word	0x2000000c
 80001cc:	08003ba8 	.word	0x08003ba8

080001d0 <__aeabi_ldivmod>:
 80001d0:	b97b      	cbnz	r3, 80001f2 <__aeabi_ldivmod+0x22>
 80001d2:	b972      	cbnz	r2, 80001f2 <__aeabi_ldivmod+0x22>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bfbe      	ittt	lt
 80001d8:	2000      	movlt	r0, #0
 80001da:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80001de:	e006      	blt.n	80001ee <__aeabi_ldivmod+0x1e>
 80001e0:	bf08      	it	eq
 80001e2:	2800      	cmpeq	r0, #0
 80001e4:	bf1c      	itt	ne
 80001e6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80001ea:	f04f 30ff 	movne.w	r0, #4294967295
 80001ee:	f000 b9c5 	b.w	800057c <__aeabi_idiv0>
 80001f2:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fa:	2900      	cmp	r1, #0
 80001fc:	db09      	blt.n	8000212 <__aeabi_ldivmod+0x42>
 80001fe:	2b00      	cmp	r3, #0
 8000200:	db1a      	blt.n	8000238 <__aeabi_ldivmod+0x68>
 8000202:	f000 f84d 	bl	80002a0 <__udivmoddi4>
 8000206:	f8dd e004 	ldr.w	lr, [sp, #4]
 800020a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020e:	b004      	add	sp, #16
 8000210:	4770      	bx	lr
 8000212:	4240      	negs	r0, r0
 8000214:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000218:	2b00      	cmp	r3, #0
 800021a:	db1b      	blt.n	8000254 <__aeabi_ldivmod+0x84>
 800021c:	f000 f840 	bl	80002a0 <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4240      	negs	r0, r0
 800022c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000230:	4252      	negs	r2, r2
 8000232:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000236:	4770      	bx	lr
 8000238:	4252      	negs	r2, r2
 800023a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800023e:	f000 f82f 	bl	80002a0 <__udivmoddi4>
 8000242:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000246:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024a:	b004      	add	sp, #16
 800024c:	4240      	negs	r0, r0
 800024e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000252:	4770      	bx	lr
 8000254:	4252      	negs	r2, r2
 8000256:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800025a:	f000 f821 	bl	80002a0 <__udivmoddi4>
 800025e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000262:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000266:	b004      	add	sp, #16
 8000268:	4252      	negs	r2, r2
 800026a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026e:	4770      	bx	lr

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_Init+0x30>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800058a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000592:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800059a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f817 	bl	80005d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f003 fa2a 	bl	80039fc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f003 f9f8 	bl	800399c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 80005ac:	2000      	movs	r0, #0
 80005ae:	bd08      	pop	{r3, pc}
 80005b0:	40023c00 	.word	0x40023c00

080005b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005b4:	4a02      	ldr	r2, [pc, #8]	; (80005c0 <HAL_IncTick+0xc>)
 80005b6:	6813      	ldr	r3, [r2, #0]
 80005b8:	3301      	adds	r3, #1
 80005ba:	6013      	str	r3, [r2, #0]
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20003db0 	.word	0x20003db0

080005c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005c4:	4b01      	ldr	r3, [pc, #4]	; (80005cc <HAL_GetTick+0x8>)
 80005c6:	6818      	ldr	r0, [r3, #0]
}
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	20003db0 	.word	0x20003db0

080005d0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d0:	4a07      	ldr	r2, [pc, #28]	; (80005f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005d2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005d8:	041b      	lsls	r3, r3, #16
 80005da:	0c1b      	lsrs	r3, r3, #16
 80005dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005e0:	0200      	lsls	r0, r0, #8
 80005e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005e6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005ea:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005ec:	60d3      	str	r3, [r2, #12]
 80005ee:	4770      	bx	lr
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f4:	4b17      	ldr	r3, [pc, #92]	; (8000654 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005f6:	b530      	push	{r4, r5, lr}
 80005f8:	68dc      	ldr	r4, [r3, #12]
 80005fa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005fe:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000602:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000604:	2b04      	cmp	r3, #4
 8000606:	bf28      	it	cs
 8000608:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800060c:	f04f 0501 	mov.w	r5, #1
 8000610:	fa05 f303 	lsl.w	r3, r5, r3
 8000614:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000618:	bf8c      	ite	hi
 800061a:	3c03      	subhi	r4, #3
 800061c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800061e:	4019      	ands	r1, r3
 8000620:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000622:	fa05 f404 	lsl.w	r4, r5, r4
 8000626:	3c01      	subs	r4, #1
 8000628:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800062a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800062c:	ea42 0201 	orr.w	r2, r2, r1
 8000630:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	bfaf      	iteee	ge
 8000636:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063a:	f000 000f 	andlt.w	r0, r0, #15
 800063e:	4b06      	ldrlt	r3, [pc, #24]	; (8000658 <HAL_NVIC_SetPriority+0x64>)
 8000640:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000642:	bfa5      	ittet	ge
 8000644:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000648:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	bf00      	nop
 8000654:	e000ed00 	.word	0xe000ed00
 8000658:	e000ed14 	.word	0xe000ed14

0800065c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800065c:	0942      	lsrs	r2, r0, #5
 800065e:	2301      	movs	r3, #1
 8000660:	f000 001f 	and.w	r0, r0, #31
 8000664:	fa03 f000 	lsl.w	r0, r3, r0
 8000668:	4b01      	ldr	r3, [pc, #4]	; (8000670 <HAL_NVIC_EnableIRQ+0x14>)
 800066a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800066e:	4770      	bx	lr
 8000670:	e000e100 	.word	0xe000e100

08000674 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000674:	3801      	subs	r0, #1
 8000676:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800067a:	d20a      	bcs.n	8000692 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067e:	4a07      	ldr	r2, [pc, #28]	; (800069c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000680:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000682:	21f0      	movs	r1, #240	; 0xf0
 8000684:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000688:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800068a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800068c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000692:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	e000e010 	.word	0xe000e010
 800069c:	e000ed00 	.word	0xe000ed00

080006a0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80006a0:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006a2:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80006a4:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006a6:	bf0c      	ite	eq
 80006a8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80006ac:	f022 0204 	bicne.w	r2, r2, #4
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	4770      	bx	lr
 80006b4:	e000e010 	.word	0xe000e010

080006b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006bc:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006be:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000870 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006c4:	4a68      	ldr	r2, [pc, #416]	; (8000868 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006c6:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000874 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006ca:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006cc:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80006ce:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006d2:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80006d4:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006d8:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80006dc:	45b6      	cmp	lr, r6
 80006de:	f040 80ae 	bne.w	800083e <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006e2:	684c      	ldr	r4, [r1, #4]
 80006e4:	f024 0710 	bic.w	r7, r4, #16
 80006e8:	2f02      	cmp	r7, #2
 80006ea:	d116      	bne.n	800071a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80006ec:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80006f0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006f4:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80006f8:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006fc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000700:	f04f 0c0f 	mov.w	ip, #15
 8000704:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000708:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800070c:	690d      	ldr	r5, [r1, #16]
 800070e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000712:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000716:	f8ca 5020 	str.w	r5, [sl, #32]
 800071a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800071e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000720:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000724:	fa05 f50a 	lsl.w	r5, r5, sl
 8000728:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800072a:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800072e:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000732:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000736:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000738:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800073c:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800073e:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000742:	d811      	bhi.n	8000768 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000744:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000746:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800074a:	68cf      	ldr	r7, [r1, #12]
 800074c:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000750:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000754:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000756:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000758:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800075c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000760:	409f      	lsls	r7, r3
 8000762:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000766:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000768:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800076a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800076c:	688f      	ldr	r7, [r1, #8]
 800076e:	fa07 f70a 	lsl.w	r7, r7, sl
 8000772:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000774:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000776:	00e5      	lsls	r5, r4, #3
 8000778:	d561      	bpl.n	800083e <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800077a:	f04f 0b00 	mov.w	fp, #0
 800077e:	f8cd b00c 	str.w	fp, [sp, #12]
 8000782:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000786:	4d39      	ldr	r5, [pc, #228]	; (800086c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000788:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800078c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000790:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000794:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000798:	9703      	str	r7, [sp, #12]
 800079a:	9f03      	ldr	r7, [sp, #12]
 800079c:	f023 0703 	bic.w	r7, r3, #3
 80007a0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80007a4:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007a8:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80007ac:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007b0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80007b4:	f04f 0e0f 	mov.w	lr, #15
 80007b8:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007bc:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007be:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007c2:	d043      	beq.n	800084c <HAL_GPIO_Init+0x194>
 80007c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007c8:	42a8      	cmp	r0, r5
 80007ca:	d041      	beq.n	8000850 <HAL_GPIO_Init+0x198>
 80007cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007d0:	42a8      	cmp	r0, r5
 80007d2:	d03f      	beq.n	8000854 <HAL_GPIO_Init+0x19c>
 80007d4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007d8:	42a8      	cmp	r0, r5
 80007da:	d03d      	beq.n	8000858 <HAL_GPIO_Init+0x1a0>
 80007dc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007e0:	42a8      	cmp	r0, r5
 80007e2:	d03b      	beq.n	800085c <HAL_GPIO_Init+0x1a4>
 80007e4:	4548      	cmp	r0, r9
 80007e6:	d03b      	beq.n	8000860 <HAL_GPIO_Init+0x1a8>
 80007e8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80007ec:	42a8      	cmp	r0, r5
 80007ee:	d039      	beq.n	8000864 <HAL_GPIO_Init+0x1ac>
 80007f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007f4:	42a8      	cmp	r0, r5
 80007f6:	bf14      	ite	ne
 80007f8:	2508      	movne	r5, #8
 80007fa:	2507      	moveq	r5, #7
 80007fc:	fa05 f50c 	lsl.w	r5, r5, ip
 8000800:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000804:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000806:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000808:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800080a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800080e:	bf0c      	ite	eq
 8000810:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000812:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000814:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000816:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000818:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800081c:	bf0c      	ite	eq
 800081e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000820:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000822:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000824:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000826:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800082a:	bf0c      	ite	eq
 800082c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800082e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000830:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000832:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000834:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000836:	bf54      	ite	pl
 8000838:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800083a:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800083c:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800083e:	3301      	adds	r3, #1
 8000840:	2b10      	cmp	r3, #16
 8000842:	f47f af44 	bne.w	80006ce <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000846:	b005      	add	sp, #20
 8000848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800084c:	465d      	mov	r5, fp
 800084e:	e7d5      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000850:	2501      	movs	r5, #1
 8000852:	e7d3      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000854:	2502      	movs	r5, #2
 8000856:	e7d1      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000858:	2503      	movs	r5, #3
 800085a:	e7cf      	b.n	80007fc <HAL_GPIO_Init+0x144>
 800085c:	2504      	movs	r5, #4
 800085e:	e7cd      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000860:	2505      	movs	r5, #5
 8000862:	e7cb      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000864:	2506      	movs	r5, #6
 8000866:	e7c9      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000868:	40013c00 	.word	0x40013c00
 800086c:	40020000 	.word	0x40020000
 8000870:	40023800 	.word	0x40023800
 8000874:	40021400 	.word	0x40021400

08000878 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000878:	b10a      	cbz	r2, 800087e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800087a:	6181      	str	r1, [r0, #24]
 800087c:	4770      	bx	lr
 800087e:	0409      	lsls	r1, r1, #16
 8000880:	e7fb      	b.n	800087a <HAL_GPIO_WritePin+0x2>
	...

08000884 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000884:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000886:	4604      	mov	r4, r0
 8000888:	b910      	cbnz	r0, 8000890 <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 800088a:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800088c:	b003      	add	sp, #12
 800088e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000890:	6803      	ldr	r3, [r0, #0]
 8000892:	07d8      	lsls	r0, r3, #31
 8000894:	d43b      	bmi.n	800090e <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000896:	6823      	ldr	r3, [r4, #0]
 8000898:	0799      	lsls	r1, r3, #30
 800089a:	f100 8084 	bmi.w	80009a6 <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800089e:	6823      	ldr	r3, [r4, #0]
 80008a0:	071e      	lsls	r6, r3, #28
 80008a2:	f100 80c6 	bmi.w	8000a32 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008a6:	6823      	ldr	r3, [r4, #0]
 80008a8:	075d      	lsls	r5, r3, #29
 80008aa:	d52a      	bpl.n	8000902 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 80008ac:	2300      	movs	r3, #0
 80008ae:	9301      	str	r3, [sp, #4]
 80008b0:	4baa      	ldr	r3, [pc, #680]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 80008b2:	4dab      	ldr	r5, [pc, #684]	; (8000b60 <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80008b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80008ba:	641a      	str	r2, [r3, #64]	; 0x40
 80008bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c2:	9301      	str	r3, [sp, #4]
 80008c4:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80008c6:	682b      	ldr	r3, [r5, #0]
 80008c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008cc:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80008ce:	f7ff fe79 	bl	80005c4 <HAL_GetTick>
 80008d2:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80008d4:	682b      	ldr	r3, [r5, #0]
 80008d6:	05da      	lsls	r2, r3, #23
 80008d8:	f140 80cd 	bpl.w	8000a76 <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008dc:	68a3      	ldr	r3, [r4, #8]
 80008de:	4d9f      	ldr	r5, [pc, #636]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	f040 80cf 	bne.w	8000a84 <HAL_RCC_OscConfig+0x200>
 80008e6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80008ee:	f7ff fe69 	bl	80005c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008f2:	4d9a      	ldr	r5, [pc, #616]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 80008f4:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008f6:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008fa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80008fc:	079b      	lsls	r3, r3, #30
 80008fe:	f140 80e2 	bpl.w	8000ac6 <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000902:	69a2      	ldr	r2, [r4, #24]
 8000904:	2a00      	cmp	r2, #0
 8000906:	f040 80e5 	bne.w	8000ad4 <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 800090a:	2000      	movs	r0, #0
 800090c:	e7be      	b.n	800088c <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800090e:	4b93      	ldr	r3, [pc, #588]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
 8000910:	689a      	ldr	r2, [r3, #8]
 8000912:	f002 020c 	and.w	r2, r2, #12
 8000916:	2a04      	cmp	r2, #4
 8000918:	d007      	beq.n	800092a <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800091a:	689a      	ldr	r2, [r3, #8]
 800091c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000920:	2a08      	cmp	r2, #8
 8000922:	d10a      	bne.n	800093a <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	025a      	lsls	r2, r3, #9
 8000928:	d507      	bpl.n	800093a <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800092a:	4b8c      	ldr	r3, [pc, #560]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	039b      	lsls	r3, r3, #14
 8000930:	d5b1      	bpl.n	8000896 <HAL_RCC_OscConfig+0x12>
 8000932:	6863      	ldr	r3, [r4, #4]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d1ae      	bne.n	8000896 <HAL_RCC_OscConfig+0x12>
 8000938:	e7a7      	b.n	800088a <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800093a:	6863      	ldr	r3, [r4, #4]
 800093c:	4d87      	ldr	r5, [pc, #540]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
 800093e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000942:	d111      	bne.n	8000968 <HAL_RCC_OscConfig+0xe4>
 8000944:	682b      	ldr	r3, [r5, #0]
 8000946:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800094a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800094c:	f7ff fe3a 	bl	80005c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000950:	4d82      	ldr	r5, [pc, #520]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8000952:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000954:	682b      	ldr	r3, [r5, #0]
 8000956:	039f      	lsls	r7, r3, #14
 8000958:	d49d      	bmi.n	8000896 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800095a:	f7ff fe33 	bl	80005c4 <HAL_GetTick>
 800095e:	1b80      	subs	r0, r0, r6
 8000960:	2864      	cmp	r0, #100	; 0x64
 8000962:	d9f7      	bls.n	8000954 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8000964:	2003      	movs	r0, #3
 8000966:	e791      	b.n	800088c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000968:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800096c:	d104      	bne.n	8000978 <HAL_RCC_OscConfig+0xf4>
 800096e:	682b      	ldr	r3, [r5, #0]
 8000970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000974:	602b      	str	r3, [r5, #0]
 8000976:	e7e5      	b.n	8000944 <HAL_RCC_OscConfig+0xc0>
 8000978:	682a      	ldr	r2, [r5, #0]
 800097a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800097e:	602a      	str	r2, [r5, #0]
 8000980:	682a      	ldr	r2, [r5, #0]
 8000982:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000986:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000988:	2b00      	cmp	r3, #0
 800098a:	d1df      	bne.n	800094c <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 800098c:	f7ff fe1a 	bl	80005c4 <HAL_GetTick>
 8000990:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000992:	682b      	ldr	r3, [r5, #0]
 8000994:	0398      	lsls	r0, r3, #14
 8000996:	f57f af7e 	bpl.w	8000896 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800099a:	f7ff fe13 	bl	80005c4 <HAL_GetTick>
 800099e:	1b80      	subs	r0, r0, r6
 80009a0:	2864      	cmp	r0, #100	; 0x64
 80009a2:	d9f6      	bls.n	8000992 <HAL_RCC_OscConfig+0x10e>
 80009a4:	e7de      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009a6:	4b6d      	ldr	r3, [pc, #436]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
 80009a8:	689a      	ldr	r2, [r3, #8]
 80009aa:	f012 0f0c 	tst.w	r2, #12
 80009ae:	d007      	beq.n	80009c0 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009b0:	689a      	ldr	r2, [r3, #8]
 80009b2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009b6:	2a08      	cmp	r2, #8
 80009b8:	d112      	bne.n	80009e0 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	0259      	lsls	r1, r3, #9
 80009be:	d40f      	bmi.n	80009e0 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009c0:	4b66      	ldr	r3, [pc, #408]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	0792      	lsls	r2, r2, #30
 80009c6:	d503      	bpl.n	80009d0 <HAL_RCC_OscConfig+0x14c>
 80009c8:	68e2      	ldr	r2, [r4, #12]
 80009ca:	2a01      	cmp	r2, #1
 80009cc:	f47f af5d 	bne.w	800088a <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	6921      	ldr	r1, [r4, #16]
 80009d4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80009d8:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80009dc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009de:	e75e      	b.n	800089e <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009e0:	68e2      	ldr	r2, [r4, #12]
 80009e2:	4b60      	ldr	r3, [pc, #384]	; (8000b64 <HAL_RCC_OscConfig+0x2e0>)
 80009e4:	b1b2      	cbz	r2, 8000a14 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 80009e6:	2201      	movs	r2, #1
 80009e8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009ea:	f7ff fdeb 	bl	80005c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009ee:	4d5b      	ldr	r5, [pc, #364]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 80009f0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009f2:	682b      	ldr	r3, [r5, #0]
 80009f4:	079b      	lsls	r3, r3, #30
 80009f6:	d507      	bpl.n	8000a08 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009f8:	682b      	ldr	r3, [r5, #0]
 80009fa:	6922      	ldr	r2, [r4, #16]
 80009fc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a00:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a04:	602b      	str	r3, [r5, #0]
 8000a06:	e74a      	b.n	800089e <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a08:	f7ff fddc 	bl	80005c4 <HAL_GetTick>
 8000a0c:	1b80      	subs	r0, r0, r6
 8000a0e:	2802      	cmp	r0, #2
 8000a10:	d9ef      	bls.n	80009f2 <HAL_RCC_OscConfig+0x16e>
 8000a12:	e7a7      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8000a14:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a16:	f7ff fdd5 	bl	80005c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a1a:	4d50      	ldr	r5, [pc, #320]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8000a1c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a1e:	682b      	ldr	r3, [r5, #0]
 8000a20:	079f      	lsls	r7, r3, #30
 8000a22:	f57f af3c 	bpl.w	800089e <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a26:	f7ff fdcd 	bl	80005c4 <HAL_GetTick>
 8000a2a:	1b80      	subs	r0, r0, r6
 8000a2c:	2802      	cmp	r0, #2
 8000a2e:	d9f6      	bls.n	8000a1e <HAL_RCC_OscConfig+0x19a>
 8000a30:	e798      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a32:	6962      	ldr	r2, [r4, #20]
 8000a34:	4b4c      	ldr	r3, [pc, #304]	; (8000b68 <HAL_RCC_OscConfig+0x2e4>)
 8000a36:	b17a      	cbz	r2, 8000a58 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 8000a38:	2201      	movs	r2, #1
 8000a3a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a3c:	f7ff fdc2 	bl	80005c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a40:	4d46      	ldr	r5, [pc, #280]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000a42:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a44:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a46:	0798      	lsls	r0, r3, #30
 8000a48:	f53f af2d 	bmi.w	80008a6 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a4c:	f7ff fdba 	bl	80005c4 <HAL_GetTick>
 8000a50:	1b80      	subs	r0, r0, r6
 8000a52:	2802      	cmp	r0, #2
 8000a54:	d9f6      	bls.n	8000a44 <HAL_RCC_OscConfig+0x1c0>
 8000a56:	e785      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 8000a58:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a5a:	f7ff fdb3 	bl	80005c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a5e:	4d3f      	ldr	r5, [pc, #252]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000a60:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a62:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a64:	0799      	lsls	r1, r3, #30
 8000a66:	f57f af1e 	bpl.w	80008a6 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a6a:	f7ff fdab 	bl	80005c4 <HAL_GetTick>
 8000a6e:	1b80      	subs	r0, r0, r6
 8000a70:	2802      	cmp	r0, #2
 8000a72:	d9f6      	bls.n	8000a62 <HAL_RCC_OscConfig+0x1de>
 8000a74:	e776      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000a76:	f7ff fda5 	bl	80005c4 <HAL_GetTick>
 8000a7a:	1b80      	subs	r0, r0, r6
 8000a7c:	2802      	cmp	r0, #2
 8000a7e:	f67f af29 	bls.w	80008d4 <HAL_RCC_OscConfig+0x50>
 8000a82:	e76f      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a84:	2b05      	cmp	r3, #5
 8000a86:	d104      	bne.n	8000a92 <HAL_RCC_OscConfig+0x20e>
 8000a88:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a8a:	f043 0304 	orr.w	r3, r3, #4
 8000a8e:	672b      	str	r3, [r5, #112]	; 0x70
 8000a90:	e729      	b.n	80008e6 <HAL_RCC_OscConfig+0x62>
 8000a92:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000a94:	f022 0201 	bic.w	r2, r2, #1
 8000a98:	672a      	str	r2, [r5, #112]	; 0x70
 8000a9a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000a9c:	f022 0204 	bic.w	r2, r2, #4
 8000aa0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	f47f af23 	bne.w	80008ee <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 8000aa8:	f7ff fd8c 	bl	80005c4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aac:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ab0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ab2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ab4:	0798      	lsls	r0, r3, #30
 8000ab6:	f57f af24 	bpl.w	8000902 <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aba:	f7ff fd83 	bl	80005c4 <HAL_GetTick>
 8000abe:	1b80      	subs	r0, r0, r6
 8000ac0:	42b8      	cmp	r0, r7
 8000ac2:	d9f6      	bls.n	8000ab2 <HAL_RCC_OscConfig+0x22e>
 8000ac4:	e74e      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ac6:	f7ff fd7d 	bl	80005c4 <HAL_GetTick>
 8000aca:	1b80      	subs	r0, r0, r6
 8000acc:	42b8      	cmp	r0, r7
 8000ace:	f67f af14 	bls.w	80008fa <HAL_RCC_OscConfig+0x76>
 8000ad2:	e747      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000ad4:	4d21      	ldr	r5, [pc, #132]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
 8000ad6:	68ab      	ldr	r3, [r5, #8]
 8000ad8:	f003 030c 	and.w	r3, r3, #12
 8000adc:	2b08      	cmp	r3, #8
 8000ade:	f43f aed4 	beq.w	800088a <HAL_RCC_OscConfig+0x6>
 8000ae2:	4e22      	ldr	r6, [pc, #136]	; (8000b6c <HAL_RCC_OscConfig+0x2e8>)
 8000ae4:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ae6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000ae8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000aea:	d12a      	bne.n	8000b42 <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 8000aec:	f7ff fd6a 	bl	80005c4 <HAL_GetTick>
 8000af0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000af2:	682b      	ldr	r3, [r5, #0]
 8000af4:	0199      	lsls	r1, r3, #6
 8000af6:	d41e      	bmi.n	8000b36 <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000af8:	6a22      	ldr	r2, [r4, #32]
 8000afa:	69e3      	ldr	r3, [r4, #28]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b00:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b04:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b06:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b0a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b0c:	4c13      	ldr	r4, [pc, #76]	; (8000b5c <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b0e:	0852      	lsrs	r2, r2, #1
 8000b10:	3a01      	subs	r2, #1
 8000b12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b16:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b18:	2301      	movs	r3, #1
 8000b1a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b1c:	f7ff fd52 	bl	80005c4 <HAL_GetTick>
 8000b20:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b22:	6823      	ldr	r3, [r4, #0]
 8000b24:	019a      	lsls	r2, r3, #6
 8000b26:	f53f aef0 	bmi.w	800090a <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b2a:	f7ff fd4b 	bl	80005c4 <HAL_GetTick>
 8000b2e:	1b40      	subs	r0, r0, r5
 8000b30:	2802      	cmp	r0, #2
 8000b32:	d9f6      	bls.n	8000b22 <HAL_RCC_OscConfig+0x29e>
 8000b34:	e716      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b36:	f7ff fd45 	bl	80005c4 <HAL_GetTick>
 8000b3a:	1bc0      	subs	r0, r0, r7
 8000b3c:	2802      	cmp	r0, #2
 8000b3e:	d9d8      	bls.n	8000af2 <HAL_RCC_OscConfig+0x26e>
 8000b40:	e710      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8000b42:	f7ff fd3f 	bl	80005c4 <HAL_GetTick>
 8000b46:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b48:	682b      	ldr	r3, [r5, #0]
 8000b4a:	019b      	lsls	r3, r3, #6
 8000b4c:	f57f aedd 	bpl.w	800090a <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b50:	f7ff fd38 	bl	80005c4 <HAL_GetTick>
 8000b54:	1b00      	subs	r0, r0, r4
 8000b56:	2802      	cmp	r0, #2
 8000b58:	d9f6      	bls.n	8000b48 <HAL_RCC_OscConfig+0x2c4>
 8000b5a:	e703      	b.n	8000964 <HAL_RCC_OscConfig+0xe0>
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40007000 	.word	0x40007000
 8000b64:	42470000 	.word	0x42470000
 8000b68:	42470e80 	.word	0x42470e80
 8000b6c:	42470060 	.word	0x42470060

08000b70 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b70:	4913      	ldr	r1, [pc, #76]	; (8000bc0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000b72:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b74:	688b      	ldr	r3, [r1, #8]
 8000b76:	f003 030c 	and.w	r3, r3, #12
 8000b7a:	2b04      	cmp	r3, #4
 8000b7c:	d003      	beq.n	8000b86 <HAL_RCC_GetSysClockFreq+0x16>
 8000b7e:	2b08      	cmp	r3, #8
 8000b80:	d003      	beq.n	8000b8a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000b82:	4810      	ldr	r0, [pc, #64]	; (8000bc4 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000b84:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000b86:	4810      	ldr	r0, [pc, #64]	; (8000bc8 <HAL_RCC_GetSysClockFreq+0x58>)
 8000b88:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b8a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b8c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b8e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b90:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b94:	bf14      	ite	ne
 8000b96:	480c      	ldrne	r0, [pc, #48]	; (8000bc8 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b98:	480a      	ldreq	r0, [pc, #40]	; (8000bc4 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b9a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000b9e:	bf18      	it	ne
 8000ba0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ba2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ba6:	fba1 0100 	umull	r0, r1, r1, r0
 8000baa:	f7ff fb61 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000bae:	4b04      	ldr	r3, [pc, #16]	; (8000bc0 <HAL_RCC_GetSysClockFreq+0x50>)
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000bba:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bbe:	bd08      	pop	{r3, pc}
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	00f42400 	.word	0x00f42400
 8000bc8:	017d7840 	.word	0x017d7840

08000bcc <HAL_RCC_ClockConfig>:
{
 8000bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000bd0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000bd2:	4604      	mov	r4, r0
 8000bd4:	b910      	cbnz	r0, 8000bdc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000bdc:	4b44      	ldr	r3, [pc, #272]	; (8000cf0 <HAL_RCC_ClockConfig+0x124>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	f002 020f 	and.w	r2, r2, #15
 8000be4:	428a      	cmp	r2, r1
 8000be6:	d328      	bcc.n	8000c3a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000be8:	6821      	ldr	r1, [r4, #0]
 8000bea:	078f      	lsls	r7, r1, #30
 8000bec:	d42d      	bmi.n	8000c4a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000bee:	07c8      	lsls	r0, r1, #31
 8000bf0:	d440      	bmi.n	8000c74 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000bf2:	4b3f      	ldr	r3, [pc, #252]	; (8000cf0 <HAL_RCC_ClockConfig+0x124>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	f002 020f 	and.w	r2, r2, #15
 8000bfa:	4295      	cmp	r5, r2
 8000bfc:	d366      	bcc.n	8000ccc <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bfe:	6822      	ldr	r2, [r4, #0]
 8000c00:	0751      	lsls	r1, r2, #29
 8000c02:	d46c      	bmi.n	8000cde <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c04:	0713      	lsls	r3, r2, #28
 8000c06:	d507      	bpl.n	8000c18 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c08:	4a3a      	ldr	r2, [pc, #232]	; (8000cf4 <HAL_RCC_ClockConfig+0x128>)
 8000c0a:	6921      	ldr	r1, [r4, #16]
 8000c0c:	6893      	ldr	r3, [r2, #8]
 8000c0e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c12:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c16:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c18:	f7ff ffaa 	bl	8000b70 <HAL_RCC_GetSysClockFreq>
 8000c1c:	4b35      	ldr	r3, [pc, #212]	; (8000cf4 <HAL_RCC_ClockConfig+0x128>)
 8000c1e:	4a36      	ldr	r2, [pc, #216]	; (8000cf8 <HAL_RCC_ClockConfig+0x12c>)
 8000c20:	689b      	ldr	r3, [r3, #8]
 8000c22:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c26:	5cd3      	ldrb	r3, [r2, r3]
 8000c28:	40d8      	lsrs	r0, r3
 8000c2a:	4b34      	ldr	r3, [pc, #208]	; (8000cfc <HAL_RCC_ClockConfig+0x130>)
 8000c2c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f002 fee4 	bl	80039fc <HAL_InitTick>
  return HAL_OK;
 8000c34:	2000      	movs	r0, #0
 8000c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c3a:	b2ca      	uxtb	r2, r1
 8000c3c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f003 030f 	and.w	r3, r3, #15
 8000c44:	4299      	cmp	r1, r3
 8000c46:	d1c6      	bne.n	8000bd6 <HAL_RCC_ClockConfig+0xa>
 8000c48:	e7ce      	b.n	8000be8 <HAL_RCC_ClockConfig+0x1c>
 8000c4a:	4b2a      	ldr	r3, [pc, #168]	; (8000cf4 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c4c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c50:	bf1e      	ittt	ne
 8000c52:	689a      	ldrne	r2, [r3, #8]
 8000c54:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000c58:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c5a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c5c:	bf42      	ittt	mi
 8000c5e:	689a      	ldrmi	r2, [r3, #8]
 8000c60:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000c64:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c66:	689a      	ldr	r2, [r3, #8]
 8000c68:	68a0      	ldr	r0, [r4, #8]
 8000c6a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000c6e:	4302      	orrs	r2, r0
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	e7bc      	b.n	8000bee <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c74:	6862      	ldr	r2, [r4, #4]
 8000c76:	4b1f      	ldr	r3, [pc, #124]	; (8000cf4 <HAL_RCC_ClockConfig+0x128>)
 8000c78:	2a01      	cmp	r2, #1
 8000c7a:	d11d      	bne.n	8000cb8 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c82:	d0a8      	beq.n	8000bd6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c84:	4e1b      	ldr	r6, [pc, #108]	; (8000cf4 <HAL_RCC_ClockConfig+0x128>)
 8000c86:	68b3      	ldr	r3, [r6, #8]
 8000c88:	f023 0303 	bic.w	r3, r3, #3
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000c90:	f7ff fc98 	bl	80005c4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c94:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000c98:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c9a:	68b3      	ldr	r3, [r6, #8]
 8000c9c:	6862      	ldr	r2, [r4, #4]
 8000c9e:	f003 030c 	and.w	r3, r3, #12
 8000ca2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000ca6:	d0a4      	beq.n	8000bf2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ca8:	f7ff fc8c 	bl	80005c4 <HAL_GetTick>
 8000cac:	1bc0      	subs	r0, r0, r7
 8000cae:	4540      	cmp	r0, r8
 8000cb0:	d9f3      	bls.n	8000c9a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000cb2:	2003      	movs	r0, #3
}
 8000cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cb8:	1e91      	subs	r1, r2, #2
 8000cba:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cbc:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cbe:	d802      	bhi.n	8000cc6 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cc0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000cc4:	e7dd      	b.n	8000c82 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cc6:	f013 0f02 	tst.w	r3, #2
 8000cca:	e7da      	b.n	8000c82 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ccc:	b2ea      	uxtb	r2, r5
 8000cce:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	429d      	cmp	r5, r3
 8000cd8:	f47f af7d 	bne.w	8000bd6 <HAL_RCC_ClockConfig+0xa>
 8000cdc:	e78f      	b.n	8000bfe <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000cde:	4905      	ldr	r1, [pc, #20]	; (8000cf4 <HAL_RCC_ClockConfig+0x128>)
 8000ce0:	68e0      	ldr	r0, [r4, #12]
 8000ce2:	688b      	ldr	r3, [r1, #8]
 8000ce4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000ce8:	4303      	orrs	r3, r0
 8000cea:	608b      	str	r3, [r1, #8]
 8000cec:	e78a      	b.n	8000c04 <HAL_RCC_ClockConfig+0x38>
 8000cee:	bf00      	nop
 8000cf0:	40023c00 	.word	0x40023c00
 8000cf4:	40023800 	.word	0x40023800
 8000cf8:	08003c81 	.word	0x08003c81
 8000cfc:	20000004 	.word	0x20000004

08000d00 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000d00:	4b01      	ldr	r3, [pc, #4]	; (8000d08 <HAL_RCC_GetHCLKFreq+0x8>)
 8000d02:	6818      	ldr	r0, [r3, #0]
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	20000004 	.word	0x20000004

08000d0c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000d0c:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000d0e:	4a05      	ldr	r2, [pc, #20]	; (8000d24 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000d16:	5cd3      	ldrb	r3, [r2, r3]
 8000d18:	4a03      	ldr	r2, [pc, #12]	; (8000d28 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000d1a:	6810      	ldr	r0, [r2, #0]
}
 8000d1c:	40d8      	lsrs	r0, r3
 8000d1e:	4770      	bx	lr
 8000d20:	40023800 	.word	0x40023800
 8000d24:	08003c91 	.word	0x08003c91
 8000d28:	20000004 	.word	0x20000004

08000d2c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000d30:	4b0b      	ldr	r3, [pc, #44]	; (8000d60 <HAL_RCC_GetClockConfig+0x34>)
 8000d32:	689a      	ldr	r2, [r3, #8]
 8000d34:	f002 0203 	and.w	r2, r2, #3
 8000d38:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000d3a:	689a      	ldr	r2, [r3, #8]
 8000d3c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000d40:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000d42:	689a      	ldr	r2, [r3, #8]
 8000d44:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8000d48:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	08db      	lsrs	r3, r3, #3
 8000d4e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000d52:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000d54:	4b03      	ldr	r3, [pc, #12]	; (8000d64 <HAL_RCC_GetClockConfig+0x38>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 030f 	and.w	r3, r3, #15
 8000d5c:	600b      	str	r3, [r1, #0]
 8000d5e:	4770      	bx	lr
 8000d60:	40023800 	.word	0x40023800
 8000d64:	40023c00 	.word	0x40023c00

08000d68 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8000d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d6c:	9e06      	ldr	r6, [sp, #24]
 8000d6e:	4604      	mov	r4, r0
 8000d70:	4688      	mov	r8, r1
 8000d72:	4617      	mov	r7, r2
 8000d74:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8000d76:	6822      	ldr	r2, [r4, #0]
 8000d78:	6893      	ldr	r3, [r2, #8]
 8000d7a:	ea38 0303 	bics.w	r3, r8, r3
 8000d7e:	bf0c      	ite	eq
 8000d80:	2301      	moveq	r3, #1
 8000d82:	2300      	movne	r3, #0
 8000d84:	429f      	cmp	r7, r3
 8000d86:	d102      	bne.n	8000d8e <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000d88:	2000      	movs	r0, #0
}
 8000d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000d8e:	1c6b      	adds	r3, r5, #1
 8000d90:	d0f2      	beq.n	8000d78 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000d92:	bb55      	cbnz	r5, 8000dea <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000d94:	6823      	ldr	r3, [r4, #0]
 8000d96:	685a      	ldr	r2, [r3, #4]
 8000d98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000d9c:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000d9e:	6862      	ldr	r2, [r4, #4]
 8000da0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000da4:	d10a      	bne.n	8000dbc <SPI_WaitFlagStateUntilTimeout+0x54>
 8000da6:	68a2      	ldr	r2, [r4, #8]
 8000da8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000dac:	d002      	beq.n	8000db4 <SPI_WaitFlagStateUntilTimeout+0x4c>
 8000dae:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000db2:	d103      	bne.n	8000dbc <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000dba:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000dbc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000dbe:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000dc2:	d109      	bne.n	8000dd8 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000dca:	0412      	lsls	r2, r2, #16
 8000dcc:	0c12      	lsrs	r2, r2, #16
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000dd6:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000dde:	2300      	movs	r3, #0
 8000de0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000de4:	2003      	movs	r0, #3
 8000de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000dea:	f7ff fbeb 	bl	80005c4 <HAL_GetTick>
 8000dee:	1b80      	subs	r0, r0, r6
 8000df0:	4285      	cmp	r5, r0
 8000df2:	d8c0      	bhi.n	8000d76 <SPI_WaitFlagStateUntilTimeout+0xe>
 8000df4:	e7ce      	b.n	8000d94 <SPI_WaitFlagStateUntilTimeout+0x2c>

08000df6 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000df6:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000df8:	460b      	mov	r3, r1
 8000dfa:	9200      	str	r2, [sp, #0]
 8000dfc:	2180      	movs	r1, #128	; 0x80
 8000dfe:	2200      	movs	r2, #0
{
 8000e00:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e02:	f7ff ffb1 	bl	8000d68 <SPI_WaitFlagStateUntilTimeout>
 8000e06:	b120      	cbz	r0, 8000e12 <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000e08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e0a:	f043 0320 	orr.w	r3, r3, #32
 8000e0e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8000e10:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8000e12:	b002      	add	sp, #8
 8000e14:	bd10      	pop	{r4, pc}

08000e16 <HAL_SPI_Init>:
{
 8000e16:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8000e18:	4604      	mov	r4, r0
 8000e1a:	2800      	cmp	r0, #0
 8000e1c:	d036      	beq.n	8000e8c <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8000e22:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000e26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e2a:	b91b      	cbnz	r3, 8000e34 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000e2c:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000e30:	f002 fae0 	bl	80033f4 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8000e34:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e36:	68a0      	ldr	r0, [r4, #8]
 8000e38:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000e40:	680b      	ldr	r3, [r1, #0]
 8000e42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e46:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e48:	6863      	ldr	r3, [r4, #4]
 8000e4a:	4303      	orrs	r3, r0
 8000e4c:	68e0      	ldr	r0, [r4, #12]
 8000e4e:	4303      	orrs	r3, r0
 8000e50:	6920      	ldr	r0, [r4, #16]
 8000e52:	4303      	orrs	r3, r0
 8000e54:	6960      	ldr	r0, [r4, #20]
 8000e56:	4303      	orrs	r3, r0
 8000e58:	69e0      	ldr	r0, [r4, #28]
 8000e5a:	4303      	orrs	r3, r0
 8000e5c:	6a20      	ldr	r0, [r4, #32]
 8000e5e:	4303      	orrs	r3, r0
 8000e60:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000e62:	4303      	orrs	r3, r0
 8000e64:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8000e68:	4303      	orrs	r3, r0
 8000e6a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000e6c:	0c12      	lsrs	r2, r2, #16
 8000e6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e70:	f002 0204 	and.w	r2, r2, #4
 8000e74:	431a      	orrs	r2, r3
 8000e76:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000e78:	69cb      	ldr	r3, [r1, #28]
 8000e7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e7e:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000e80:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8000e82:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000e84:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000e86:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000e8a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e8c:	2001      	movs	r0, #1
}
 8000e8e:	bd10      	pop	{r4, pc}

08000e90 <HAL_SPI_Transmit>:
{
 8000e90:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000e94:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000e96:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000e9a:	2b01      	cmp	r3, #1
{
 8000e9c:	4604      	mov	r4, r0
 8000e9e:	460d      	mov	r5, r1
 8000ea0:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000ea2:	f000 809c 	beq.w	8000fde <HAL_SPI_Transmit+0x14e>
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000eac:	f7ff fb8a 	bl	80005c4 <HAL_GetTick>
 8000eb0:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8000eb2:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000eb6:	b2c0      	uxtb	r0, r0
 8000eb8:	2801      	cmp	r0, #1
 8000eba:	f040 808e 	bne.w	8000fda <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0))
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d04e      	beq.n	8000f60 <HAL_SPI_Transmit+0xd0>
 8000ec2:	f1b8 0f00 	cmp.w	r8, #0
 8000ec6:	d04b      	beq.n	8000f60 <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000ed2:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000ed4:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000ed8:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000eda:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000edc:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000ede:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ee0:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000ee2:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ee4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ee8:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8000eea:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000eee:	bf02      	ittt	eq
 8000ef0:	681a      	ldreq	r2, [r3, #0]
 8000ef2:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8000ef6:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000efc:	bf5e      	ittt	pl
 8000efe:	681a      	ldrpl	r2, [r3, #0]
 8000f00:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000f04:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000f06:	68e2      	ldr	r2, [r4, #12]
 8000f08:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8000f0c:	6862      	ldr	r2, [r4, #4]
 8000f0e:	d138      	bne.n	8000f82 <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8000f10:	b11a      	cbz	r2, 8000f1a <HAL_SPI_Transmit+0x8a>
 8000f12:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000f14:	b292      	uxth	r2, r2
 8000f16:	2a01      	cmp	r2, #1
 8000f18:	d106      	bne.n	8000f28 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8000f1a:	f835 2b02 	ldrh.w	r2, [r5], #2
 8000f1e:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8000f20:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f22:	3b01      	subs	r3, #1
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f28:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	b993      	cbnz	r3, 8000f54 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8000f2e:	9700      	str	r7, [sp, #0]
 8000f30:	4633      	mov	r3, r6
 8000f32:	2201      	movs	r2, #1
 8000f34:	2102      	movs	r1, #2
 8000f36:	4620      	mov	r0, r4
 8000f38:	f7ff ff16 	bl	8000d68 <SPI_WaitFlagStateUntilTimeout>
 8000f3c:	b978      	cbnz	r0, 8000f5e <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8000f3e:	463a      	mov	r2, r7
 8000f40:	4631      	mov	r1, r6
 8000f42:	4620      	mov	r0, r4
 8000f44:	f7ff ff57 	bl	8000df6 <SPI_CheckFlag_BSY>
 8000f48:	2800      	cmp	r0, #0
 8000f4a:	d038      	beq.n	8000fbe <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000f4c:	2320      	movs	r3, #32
 8000f4e:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8000f50:	2001      	movs	r0, #1
    goto error;
 8000f52:	e005      	b.n	8000f60 <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f54:	6823      	ldr	r3, [r4, #0]
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	0790      	lsls	r0, r2, #30
 8000f5a:	d4de      	bmi.n	8000f1a <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f5c:	b94e      	cbnz	r6, 8000f72 <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 8000f5e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000f60:	2301      	movs	r3, #1
 8000f62:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000f66:	2300      	movs	r3, #0
 8000f68:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000f6c:	b004      	add	sp, #16
 8000f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f72:	1c71      	adds	r1, r6, #1
 8000f74:	d0d8      	beq.n	8000f28 <HAL_SPI_Transmit+0x98>
 8000f76:	f7ff fb25 	bl	80005c4 <HAL_GetTick>
 8000f7a:	1bc0      	subs	r0, r0, r7
 8000f7c:	4286      	cmp	r6, r0
 8000f7e:	d8d3      	bhi.n	8000f28 <HAL_SPI_Transmit+0x98>
 8000f80:	e7ed      	b.n	8000f5e <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8000f82:	b11a      	cbz	r2, 8000f8c <HAL_SPI_Transmit+0xfc>
 8000f84:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000f86:	b292      	uxth	r2, r2
 8000f88:	2a01      	cmp	r2, #1
 8000f8a:	d106      	bne.n	8000f9a <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8000f8c:	f815 2b01 	ldrb.w	r2, [r5], #1
 8000f90:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8000f92:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f94:	3b01      	subs	r3, #1
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f9a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d0c5      	beq.n	8000f2e <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000fa2:	6823      	ldr	r3, [r4, #0]
 8000fa4:	689a      	ldr	r2, [r3, #8]
 8000fa6:	0792      	lsls	r2, r2, #30
 8000fa8:	d4f0      	bmi.n	8000f8c <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000faa:	2e00      	cmp	r6, #0
 8000fac:	d0d7      	beq.n	8000f5e <HAL_SPI_Transmit+0xce>
 8000fae:	1c73      	adds	r3, r6, #1
 8000fb0:	d0f3      	beq.n	8000f9a <HAL_SPI_Transmit+0x10a>
 8000fb2:	f7ff fb07 	bl	80005c4 <HAL_GetTick>
 8000fb6:	1bc0      	subs	r0, r0, r7
 8000fb8:	4286      	cmp	r6, r0
 8000fba:	d8ee      	bhi.n	8000f9a <HAL_SPI_Transmit+0x10a>
 8000fbc:	e7cf      	b.n	8000f5e <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000fbe:	68a3      	ldr	r3, [r4, #8]
 8000fc0:	b933      	cbnz	r3, 8000fd0 <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000fc2:	9303      	str	r3, [sp, #12]
 8000fc4:	6823      	ldr	r3, [r4, #0]
 8000fc6:	68da      	ldr	r2, [r3, #12]
 8000fc8:	9203      	str	r2, [sp, #12]
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	9303      	str	r3, [sp, #12]
 8000fce:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000fd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000fd2:	3000      	adds	r0, #0
 8000fd4:	bf18      	it	ne
 8000fd6:	2001      	movne	r0, #1
 8000fd8:	e7c2      	b.n	8000f60 <HAL_SPI_Transmit+0xd0>
 8000fda:	2002      	movs	r0, #2
 8000fdc:	e7c0      	b.n	8000f60 <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8000fde:	2002      	movs	r0, #2
 8000fe0:	e7c4      	b.n	8000f6c <HAL_SPI_Transmit+0xdc>

08000fe2 <HAL_SPI_TransmitReceive>:
{
 8000fe2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fe6:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8000fe8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000fec:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8000fee:	2b01      	cmp	r3, #1
{
 8000ff0:	4604      	mov	r4, r0
 8000ff2:	460d      	mov	r5, r1
 8000ff4:	4616      	mov	r6, r2
 8000ff6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8000ff8:	f000 80ed 	beq.w	80011d6 <HAL_SPI_TransmitReceive+0x1f4>
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001002:	f7ff fadf 	bl	80005c4 <HAL_GetTick>
  tmp  = hspi->State;
 8001006:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 800100a:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 800100c:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800100e:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8001010:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8001012:	d00a      	beq.n	800102a <HAL_SPI_TransmitReceive+0x48>
 8001014:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001018:	f040 80db 	bne.w	80011d2 <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800101c:	68a2      	ldr	r2, [r4, #8]
 800101e:	2a00      	cmp	r2, #0
 8001020:	f040 80d7 	bne.w	80011d2 <HAL_SPI_TransmitReceive+0x1f0>
 8001024:	2b04      	cmp	r3, #4
 8001026:	f040 80d4 	bne.w	80011d2 <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 800102a:	2d00      	cmp	r5, #0
 800102c:	d04e      	beq.n	80010cc <HAL_SPI_TransmitReceive+0xea>
 800102e:	2e00      	cmp	r6, #0
 8001030:	d04c      	beq.n	80010cc <HAL_SPI_TransmitReceive+0xea>
 8001032:	f1b9 0f00 	cmp.w	r9, #0
 8001036:	d049      	beq.n	80010cc <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8001038:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800103c:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 800103e:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001040:	bf04      	itt	eq
 8001042:	2305      	moveq	r3, #5
 8001044:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001048:	2300      	movs	r3, #0
 800104a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800104c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800104e:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001050:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001052:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001056:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800105a:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800105c:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001060:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001062:	bf58      	it	pl
 8001064:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001066:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001068:	bf58      	it	pl
 800106a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800106e:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001072:	bf58      	it	pl
 8001074:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001076:	68e2      	ldr	r2, [r4, #12]
 8001078:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800107c:	d15d      	bne.n	800113a <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800107e:	b119      	cbz	r1, 8001088 <HAL_SPI_TransmitReceive+0xa6>
 8001080:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001082:	b292      	uxth	r2, r2
 8001084:	2a01      	cmp	r2, #1
 8001086:	d106      	bne.n	8001096 <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001088:	f835 2b02 	ldrh.w	r2, [r5], #2
 800108c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800108e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001090:	3b01      	subs	r3, #1
 8001092:	b29b      	uxth	r3, r3
 8001094:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001096:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800109a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800109c:	b29b      	uxth	r3, r3
 800109e:	b9bb      	cbnz	r3, 80010d0 <HAL_SPI_TransmitReceive+0xee>
 80010a0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	b9a3      	cbnz	r3, 80010d0 <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80010a6:	f8cd 8000 	str.w	r8, [sp]
 80010aa:	463b      	mov	r3, r7
 80010ac:	2201      	movs	r2, #1
 80010ae:	2102      	movs	r1, #2
 80010b0:	4620      	mov	r0, r4
 80010b2:	f7ff fe59 	bl	8000d68 <SPI_WaitFlagStateUntilTimeout>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	d135      	bne.n	8001126 <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80010ba:	4642      	mov	r2, r8
 80010bc:	4639      	mov	r1, r7
 80010be:	4620      	mov	r0, r4
 80010c0:	f7ff fe99 	bl	8000df6 <SPI_CheckFlag_BSY>
 80010c4:	2800      	cmp	r0, #0
 80010c6:	d079      	beq.n	80011bc <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80010c8:	2320      	movs	r3, #32
 80010ca:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80010cc:	2001      	movs	r0, #1
 80010ce:	e02b      	b.n	8001128 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80010d0:	f1b9 0f00 	cmp.w	r9, #0
 80010d4:	d00f      	beq.n	80010f6 <HAL_SPI_TransmitReceive+0x114>
 80010d6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010d8:	b29b      	uxth	r3, r3
 80010da:	b163      	cbz	r3, 80010f6 <HAL_SPI_TransmitReceive+0x114>
 80010dc:	6823      	ldr	r3, [r4, #0]
 80010de:	689a      	ldr	r2, [r3, #8]
 80010e0:	0791      	lsls	r1, r2, #30
 80010e2:	d508      	bpl.n	80010f6 <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80010e4:	f835 2b02 	ldrh.w	r2, [r5], #2
 80010e8:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80010ea:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010ec:	3b01      	subs	r3, #1
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80010f2:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80010f6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	b163      	cbz	r3, 8001116 <HAL_SPI_TransmitReceive+0x134>
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	07d2      	lsls	r2, r2, #31
 8001102:	d508      	bpl.n	8001116 <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 800110a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800110c:	3b01      	subs	r3, #1
 800110e:	b29b      	uxth	r3, r3
 8001110:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001112:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001116:	1c78      	adds	r0, r7, #1
 8001118:	d0bf      	beq.n	800109a <HAL_SPI_TransmitReceive+0xb8>
 800111a:	f7ff fa53 	bl	80005c4 <HAL_GetTick>
 800111e:	eba0 0008 	sub.w	r0, r0, r8
 8001122:	4287      	cmp	r7, r0
 8001124:	d8b9      	bhi.n	800109a <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 8001126:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001128:	2301      	movs	r3, #1
 800112a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800112e:	2300      	movs	r3, #0
 8001130:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001134:	b005      	add	sp, #20
 8001136:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800113a:	b119      	cbz	r1, 8001144 <HAL_SPI_TransmitReceive+0x162>
 800113c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800113e:	b292      	uxth	r2, r2
 8001140:	2a01      	cmp	r2, #1
 8001142:	d106      	bne.n	8001152 <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8001144:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001148:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 800114a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800114c:	3b01      	subs	r3, #1
 800114e:	b29b      	uxth	r3, r3
 8001150:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001152:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001156:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001158:	b29b      	uxth	r3, r3
 800115a:	b91b      	cbnz	r3, 8001164 <HAL_SPI_TransmitReceive+0x182>
 800115c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800115e:	b29b      	uxth	r3, r3
 8001160:	2b00      	cmp	r3, #0
 8001162:	d0a0      	beq.n	80010a6 <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001164:	f1b9 0f00 	cmp.w	r9, #0
 8001168:	d00f      	beq.n	800118a <HAL_SPI_TransmitReceive+0x1a8>
 800116a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800116c:	b29b      	uxth	r3, r3
 800116e:	b163      	cbz	r3, 800118a <HAL_SPI_TransmitReceive+0x1a8>
 8001170:	6823      	ldr	r3, [r4, #0]
 8001172:	689a      	ldr	r2, [r3, #8]
 8001174:	0791      	lsls	r1, r2, #30
 8001176:	d508      	bpl.n	800118a <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001178:	782a      	ldrb	r2, [r5, #0]
 800117a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800117c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800117e:	3b01      	subs	r3, #1
 8001180:	b29b      	uxth	r3, r3
 8001182:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001184:	3501      	adds	r5, #1
        txallowed = 0U;
 8001186:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800118a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800118c:	b29b      	uxth	r3, r3
 800118e:	b163      	cbz	r3, 80011aa <HAL_SPI_TransmitReceive+0x1c8>
 8001190:	6823      	ldr	r3, [r4, #0]
 8001192:	689a      	ldr	r2, [r3, #8]
 8001194:	07d2      	lsls	r2, r2, #31
 8001196:	d508      	bpl.n	80011aa <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 800119c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800119e:	3b01      	subs	r3, #1
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80011a4:	3601      	adds	r6, #1
        txallowed = 1U;
 80011a6:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80011aa:	1c7b      	adds	r3, r7, #1
 80011ac:	d0d3      	beq.n	8001156 <HAL_SPI_TransmitReceive+0x174>
 80011ae:	f7ff fa09 	bl	80005c4 <HAL_GetTick>
 80011b2:	eba0 0008 	sub.w	r0, r0, r8
 80011b6:	4287      	cmp	r7, r0
 80011b8:	d8cd      	bhi.n	8001156 <HAL_SPI_TransmitReceive+0x174>
 80011ba:	e7b4      	b.n	8001126 <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80011bc:	68a3      	ldr	r3, [r4, #8]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d1b2      	bne.n	8001128 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80011c2:	6823      	ldr	r3, [r4, #0]
 80011c4:	9003      	str	r0, [sp, #12]
 80011c6:	68da      	ldr	r2, [r3, #12]
 80011c8:	9203      	str	r2, [sp, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	9303      	str	r3, [sp, #12]
 80011ce:	9b03      	ldr	r3, [sp, #12]
 80011d0:	e7aa      	b.n	8001128 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 80011d2:	2002      	movs	r0, #2
 80011d4:	e7a8      	b.n	8001128 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 80011d6:	2002      	movs	r0, #2
 80011d8:	e7ac      	b.n	8001134 <HAL_SPI_TransmitReceive+0x152>

080011da <HAL_SPI_Receive>:
{
 80011da:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80011de:	461e      	mov	r6, r3
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80011e0:	6843      	ldr	r3, [r0, #4]
 80011e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 80011e6:	4604      	mov	r4, r0
 80011e8:	460d      	mov	r5, r1
 80011ea:	4690      	mov	r8, r2
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80011ec:	d10c      	bne.n	8001208 <HAL_SPI_Receive+0x2e>
 80011ee:	6883      	ldr	r3, [r0, #8]
 80011f0:	b953      	cbnz	r3, 8001208 <HAL_SPI_Receive+0x2e>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80011f2:	2304      	movs	r3, #4
 80011f4:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 80011f8:	4613      	mov	r3, r2
 80011fa:	9600      	str	r6, [sp, #0]
 80011fc:	460a      	mov	r2, r1
 80011fe:	f7ff fef0 	bl	8000fe2 <HAL_SPI_TransmitReceive>
}
 8001202:	b002      	add	sp, #8
 8001204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8001208:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 800120c:	2b01      	cmp	r3, #1
 800120e:	f000 8081 	beq.w	8001314 <HAL_SPI_Receive+0x13a>
 8001212:	2301      	movs	r3, #1
 8001214:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001218:	f7ff f9d4 	bl	80005c4 <HAL_GetTick>
 800121c:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 800121e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001222:	b2c0      	uxtb	r0, r0
 8001224:	2801      	cmp	r0, #1
 8001226:	d173      	bne.n	8001310 <HAL_SPI_Receive+0x136>
  if((pData == NULL ) || (Size == 0))
 8001228:	2d00      	cmp	r5, #0
 800122a:	d058      	beq.n	80012de <HAL_SPI_Receive+0x104>
 800122c:	f1b8 0f00 	cmp.w	r8, #0
 8001230:	d055      	beq.n	80012de <HAL_SPI_Receive+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001232:	2304      	movs	r3, #4
 8001234:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001238:	2300      	movs	r3, #0
 800123a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800123c:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 800123e:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8001242:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001244:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001246:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001248:	6463      	str	r3, [r4, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800124a:	68a3      	ldr	r3, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800124c:	63a5      	str	r5, [r4, #56]	; 0x38
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800124e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001252:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 8001254:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 8001258:	bf02      	ittt	eq
 800125a:	681a      	ldreq	r2, [r3, #0]
 800125c:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8001260:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001266:	bf5e      	ittt	pl
 8001268:	681a      	ldrpl	r2, [r3, #0]
 800126a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800126e:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001270:	68e3      	ldr	r3, [r4, #12]
 8001272:	b1cb      	cbz	r3, 80012a8 <HAL_SPI_Receive+0xce>
    while(hspi->RxXferCount > 0U)
 8001274:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001276:	b29b      	uxth	r3, r3
 8001278:	b1d3      	cbz	r3, 80012b0 <HAL_SPI_Receive+0xd6>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	689a      	ldr	r2, [r3, #8]
 800127e:	07d2      	lsls	r2, r2, #31
 8001280:	d53c      	bpl.n	80012fc <HAL_SPI_Receive+0x122>
        *((uint16_t*)pData) = hspi->Instance->DR;
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 8001288:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800128a:	3b01      	subs	r3, #1
 800128c:	b29b      	uxth	r3, r3
 800128e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001290:	e7f0      	b.n	8001274 <HAL_SPI_Receive+0x9a>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001292:	6823      	ldr	r3, [r4, #0]
 8001294:	689a      	ldr	r2, [r3, #8]
 8001296:	07d0      	lsls	r0, r2, #31
 8001298:	d51f      	bpl.n	80012da <HAL_SPI_Receive+0x100>
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 800129a:	7b1b      	ldrb	r3, [r3, #12]
 800129c:	f805 3b01 	strb.w	r3, [r5], #1
        hspi->RxXferCount--;
 80012a0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012a2:	3b01      	subs	r3, #1
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while(hspi->RxXferCount > 0U)
 80012a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1f0      	bne.n	8001292 <HAL_SPI_Receive+0xb8>
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80012b0:	6863      	ldr	r3, [r4, #4]
 80012b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80012b6:	d10b      	bne.n	80012d0 <HAL_SPI_Receive+0xf6>
 80012b8:	68a3      	ldr	r3, [r4, #8]
 80012ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012be:	d002      	beq.n	80012c6 <HAL_SPI_Receive+0xec>
 80012c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012c4:	d104      	bne.n	80012d0 <HAL_SPI_Receive+0xf6>
    __HAL_SPI_DISABLE(hspi);
 80012c6:	6822      	ldr	r2, [r4, #0]
 80012c8:	6813      	ldr	r3, [r2, #0]
 80012ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012ce:	6013      	str	r3, [r2, #0]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80012d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80012d2:	3000      	adds	r0, #0
 80012d4:	bf18      	it	ne
 80012d6:	2001      	movne	r0, #1
 80012d8:	e001      	b.n	80012de <HAL_SPI_Receive+0x104>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80012da:	b93e      	cbnz	r6, 80012ec <HAL_SPI_Receive+0x112>
          errorcode = HAL_TIMEOUT;
 80012dc:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80012de:	2301      	movs	r3, #1
 80012e0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80012e4:	2300      	movs	r3, #0
 80012e6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80012ea:	e78a      	b.n	8001202 <HAL_SPI_Receive+0x28>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80012ec:	1c71      	adds	r1, r6, #1
 80012ee:	d0db      	beq.n	80012a8 <HAL_SPI_Receive+0xce>
 80012f0:	f7ff f968 	bl	80005c4 <HAL_GetTick>
 80012f4:	1bc0      	subs	r0, r0, r7
 80012f6:	4286      	cmp	r6, r0
 80012f8:	d8d6      	bhi.n	80012a8 <HAL_SPI_Receive+0xce>
 80012fa:	e7ef      	b.n	80012dc <HAL_SPI_Receive+0x102>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80012fc:	2e00      	cmp	r6, #0
 80012fe:	d0ed      	beq.n	80012dc <HAL_SPI_Receive+0x102>
 8001300:	1c73      	adds	r3, r6, #1
 8001302:	d0b7      	beq.n	8001274 <HAL_SPI_Receive+0x9a>
 8001304:	f7ff f95e 	bl	80005c4 <HAL_GetTick>
 8001308:	1bc0      	subs	r0, r0, r7
 800130a:	4286      	cmp	r6, r0
 800130c:	d8b2      	bhi.n	8001274 <HAL_SPI_Receive+0x9a>
 800130e:	e7e5      	b.n	80012dc <HAL_SPI_Receive+0x102>
    errorcode = HAL_BUSY;
 8001310:	2002      	movs	r0, #2
 8001312:	e7e4      	b.n	80012de <HAL_SPI_Receive+0x104>
  __HAL_LOCK(hspi);
 8001314:	2002      	movs	r0, #2
 8001316:	e774      	b.n	8001202 <HAL_SPI_Receive+0x28>

08001318 <HAL_SPI_GetState>:
  return hspi->State;
 8001318:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 800131c:	4770      	bx	lr
	...

08001320 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001320:	6a03      	ldr	r3, [r0, #32]
 8001322:	f023 0301 	bic.w	r3, r3, #1
 8001326:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001328:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800132a:	6842      	ldr	r2, [r0, #4]
{
 800132c:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800132e:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001330:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001332:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001336:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001338:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800133a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800133e:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001340:	4c0c      	ldr	r4, [pc, #48]	; (8001374 <TIM_OC1_SetConfig+0x54>)
 8001342:	42a0      	cmp	r0, r4
 8001344:	d009      	beq.n	800135a <TIM_OC1_SetConfig+0x3a>
 8001346:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800134a:	42a0      	cmp	r0, r4
 800134c:	d005      	beq.n	800135a <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800134e:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001350:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001352:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001354:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001356:	6203      	str	r3, [r0, #32]
} 
 8001358:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 800135a:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 800135c:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800135e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001362:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001364:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001366:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800136a:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800136c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001370:	4322      	orrs	r2, r4
 8001372:	e7ec      	b.n	800134e <TIM_OC1_SetConfig+0x2e>
 8001374:	40010000 	.word	0x40010000

08001378 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001378:	6a03      	ldr	r3, [r0, #32]
 800137a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800137e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001380:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001382:	6842      	ldr	r2, [r0, #4]
{
 8001384:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001386:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001388:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800138a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800138e:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001390:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001392:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001396:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800139a:	4c0e      	ldr	r4, [pc, #56]	; (80013d4 <TIM_OC3_SetConfig+0x5c>)
 800139c:	42a0      	cmp	r0, r4
 800139e:	d009      	beq.n	80013b4 <TIM_OC3_SetConfig+0x3c>
 80013a0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013a4:	42a0      	cmp	r0, r4
 80013a6:	d005      	beq.n	80013b4 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013a8:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80013aa:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80013ac:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80013ae:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013b0:	6203      	str	r3, [r0, #32]
}
 80013b2:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80013b4:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013b6:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80013b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80013bc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80013c0:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80013c2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013c6:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80013c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013cc:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80013d0:	e7ea      	b.n	80013a8 <TIM_OC3_SetConfig+0x30>
 80013d2:	bf00      	nop
 80013d4:	40010000 	.word	0x40010000

080013d8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80013d8:	6a03      	ldr	r3, [r0, #32]
 80013da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013de:	6203      	str	r3, [r0, #32]
{
 80013e0:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013e2:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80013e4:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80013e6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013e8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80013ea:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013ee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80013f2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80013f4:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80013f8:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80013fc:	4d09      	ldr	r5, [pc, #36]	; (8001424 <TIM_OC4_SetConfig+0x4c>)
 80013fe:	42a8      	cmp	r0, r5
 8001400:	d009      	beq.n	8001416 <TIM_OC4_SetConfig+0x3e>
 8001402:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001406:	42a8      	cmp	r0, r5
 8001408:	d005      	beq.n	8001416 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800140a:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800140c:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800140e:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001410:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001412:	6204      	str	r4, [r0, #32]
}
 8001414:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001416:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001418:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800141c:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001420:	e7f3      	b.n	800140a <TIM_OC4_SetConfig+0x32>
 8001422:	bf00      	nop
 8001424:	40010000 	.word	0x40010000

08001428 <HAL_TIM_Base_MspInit>:
 8001428:	4770      	bx	lr

0800142a <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 800142a:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800142c:	2302      	movs	r3, #2
 800142e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8001432:	6813      	ldr	r3, [r2, #0]
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 800143a:	2301      	movs	r3, #1
 800143c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 8001440:	2000      	movs	r0, #0
 8001442:	4770      	bx	lr

08001444 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001444:	6803      	ldr	r3, [r0, #0]
 8001446:	68da      	ldr	r2, [r3, #12]
 8001448:	f042 0201 	orr.w	r2, r2, #1
 800144c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	f042 0201 	orr.w	r2, r2, #1
 8001454:	601a      	str	r2, [r3, #0]
}
 8001456:	2000      	movs	r0, #0
 8001458:	4770      	bx	lr

0800145a <HAL_TIM_OC_DelayElapsedCallback>:
 800145a:	4770      	bx	lr

0800145c <HAL_TIM_IC_CaptureCallback>:
 800145c:	4770      	bx	lr

0800145e <HAL_TIM_PWM_PulseFinishedCallback>:
 800145e:	4770      	bx	lr

08001460 <HAL_TIM_TriggerCallback>:
 8001460:	4770      	bx	lr

08001462 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001462:	6803      	ldr	r3, [r0, #0]
 8001464:	691a      	ldr	r2, [r3, #16]
 8001466:	0791      	lsls	r1, r2, #30
{
 8001468:	b510      	push	{r4, lr}
 800146a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800146c:	d50e      	bpl.n	800148c <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800146e:	68da      	ldr	r2, [r3, #12]
 8001470:	0792      	lsls	r2, r2, #30
 8001472:	d50b      	bpl.n	800148c <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001474:	f06f 0202 	mvn.w	r2, #2
 8001478:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800147a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800147c:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800147e:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001480:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001482:	d077      	beq.n	8001574 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001484:	f7ff ffea 	bl	800145c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001488:	2300      	movs	r3, #0
 800148a:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800148c:	6823      	ldr	r3, [r4, #0]
 800148e:	691a      	ldr	r2, [r3, #16]
 8001490:	0750      	lsls	r0, r2, #29
 8001492:	d510      	bpl.n	80014b6 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001494:	68da      	ldr	r2, [r3, #12]
 8001496:	0751      	lsls	r1, r2, #29
 8001498:	d50d      	bpl.n	80014b6 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800149a:	f06f 0204 	mvn.w	r2, #4
 800149e:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014a0:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014a2:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014a4:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014a8:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80014aa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014ac:	d068      	beq.n	8001580 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80014ae:	f7ff ffd5 	bl	800145c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014b2:	2300      	movs	r3, #0
 80014b4:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014b6:	6823      	ldr	r3, [r4, #0]
 80014b8:	691a      	ldr	r2, [r3, #16]
 80014ba:	0712      	lsls	r2, r2, #28
 80014bc:	d50f      	bpl.n	80014de <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80014be:	68da      	ldr	r2, [r3, #12]
 80014c0:	0710      	lsls	r0, r2, #28
 80014c2:	d50c      	bpl.n	80014de <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80014c4:	f06f 0208 	mvn.w	r2, #8
 80014c8:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014ca:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014cc:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014ce:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014d0:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80014d2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014d4:	d05a      	beq.n	800158c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80014d6:	f7ff ffc1 	bl	800145c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014da:	2300      	movs	r3, #0
 80014dc:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80014de:	6823      	ldr	r3, [r4, #0]
 80014e0:	691a      	ldr	r2, [r3, #16]
 80014e2:	06d2      	lsls	r2, r2, #27
 80014e4:	d510      	bpl.n	8001508 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80014e6:	68da      	ldr	r2, [r3, #12]
 80014e8:	06d0      	lsls	r0, r2, #27
 80014ea:	d50d      	bpl.n	8001508 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80014ec:	f06f 0210 	mvn.w	r2, #16
 80014f0:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014f2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014f4:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014f6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014fa:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80014fc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014fe:	d04b      	beq.n	8001598 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001500:	f7ff ffac 	bl	800145c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001504:	2300      	movs	r3, #0
 8001506:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001508:	6823      	ldr	r3, [r4, #0]
 800150a:	691a      	ldr	r2, [r3, #16]
 800150c:	07d1      	lsls	r1, r2, #31
 800150e:	d508      	bpl.n	8001522 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	07d2      	lsls	r2, r2, #31
 8001514:	d505      	bpl.n	8001522 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001516:	f06f 0201 	mvn.w	r2, #1
 800151a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800151c:	4620      	mov	r0, r4
 800151e:	f002 fa0b 	bl	8003938 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001522:	6823      	ldr	r3, [r4, #0]
 8001524:	691a      	ldr	r2, [r3, #16]
 8001526:	0610      	lsls	r0, r2, #24
 8001528:	d508      	bpl.n	800153c <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800152a:	68da      	ldr	r2, [r3, #12]
 800152c:	0611      	lsls	r1, r2, #24
 800152e:	d505      	bpl.n	800153c <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001530:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001534:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001536:	4620      	mov	r0, r4
 8001538:	f000 f9cf 	bl	80018da <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800153c:	6823      	ldr	r3, [r4, #0]
 800153e:	691a      	ldr	r2, [r3, #16]
 8001540:	0652      	lsls	r2, r2, #25
 8001542:	d508      	bpl.n	8001556 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001544:	68da      	ldr	r2, [r3, #12]
 8001546:	0650      	lsls	r0, r2, #25
 8001548:	d505      	bpl.n	8001556 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800154a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800154e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001550:	4620      	mov	r0, r4
 8001552:	f7ff ff85 	bl	8001460 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001556:	6823      	ldr	r3, [r4, #0]
 8001558:	691a      	ldr	r2, [r3, #16]
 800155a:	0691      	lsls	r1, r2, #26
 800155c:	d522      	bpl.n	80015a4 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800155e:	68da      	ldr	r2, [r3, #12]
 8001560:	0692      	lsls	r2, r2, #26
 8001562:	d51f      	bpl.n	80015a4 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001564:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001568:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800156a:	611a      	str	r2, [r3, #16]
}
 800156c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8001570:	f000 b9b2 	b.w	80018d8 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001574:	f7ff ff71 	bl	800145a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001578:	4620      	mov	r0, r4
 800157a:	f7ff ff70 	bl	800145e <HAL_TIM_PWM_PulseFinishedCallback>
 800157e:	e783      	b.n	8001488 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001580:	f7ff ff6b 	bl	800145a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001584:	4620      	mov	r0, r4
 8001586:	f7ff ff6a 	bl	800145e <HAL_TIM_PWM_PulseFinishedCallback>
 800158a:	e792      	b.n	80014b2 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800158c:	f7ff ff65 	bl	800145a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001590:	4620      	mov	r0, r4
 8001592:	f7ff ff64 	bl	800145e <HAL_TIM_PWM_PulseFinishedCallback>
 8001596:	e7a0      	b.n	80014da <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001598:	f7ff ff5f 	bl	800145a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800159c:	4620      	mov	r0, r4
 800159e:	f7ff ff5e 	bl	800145e <HAL_TIM_PWM_PulseFinishedCallback>
 80015a2:	e7af      	b.n	8001504 <HAL_TIM_IRQHandler+0xa2>
 80015a4:	bd10      	pop	{r4, pc}
	...

080015a8 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80015a8:	4a2e      	ldr	r2, [pc, #184]	; (8001664 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 80015aa:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80015ac:	4290      	cmp	r0, r2
 80015ae:	d012      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015b0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015b4:	d00f      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015b6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80015ba:	4290      	cmp	r0, r2
 80015bc:	d00b      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015c2:	4290      	cmp	r0, r2
 80015c4:	d007      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ca:	4290      	cmp	r0, r2
 80015cc:	d003      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015ce:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80015d2:	4290      	cmp	r0, r2
 80015d4:	d11d      	bne.n	8001612 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 80015d6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80015dc:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80015de:	4a21      	ldr	r2, [pc, #132]	; (8001664 <TIM_Base_SetConfig+0xbc>)
 80015e0:	4290      	cmp	r0, r2
 80015e2:	d104      	bne.n	80015ee <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015e4:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80015e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015ea:	4313      	orrs	r3, r2
 80015ec:	e028      	b.n	8001640 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80015ee:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015f2:	d0f7      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 80015f4:	4a1c      	ldr	r2, [pc, #112]	; (8001668 <TIM_Base_SetConfig+0xc0>)
 80015f6:	4290      	cmp	r0, r2
 80015f8:	d0f4      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 80015fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015fe:	4290      	cmp	r0, r2
 8001600:	d0f0      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 8001602:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001606:	4290      	cmp	r0, r2
 8001608:	d0ec      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 800160a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800160e:	4290      	cmp	r0, r2
 8001610:	d0e8      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 8001612:	4a16      	ldr	r2, [pc, #88]	; (800166c <TIM_Base_SetConfig+0xc4>)
 8001614:	4290      	cmp	r0, r2
 8001616:	d0e5      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 8001618:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800161c:	4290      	cmp	r0, r2
 800161e:	d0e1      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 8001620:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001624:	4290      	cmp	r0, r2
 8001626:	d0dd      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 8001628:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800162c:	4290      	cmp	r0, r2
 800162e:	d0d9      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 8001630:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001634:	4290      	cmp	r0, r2
 8001636:	d0d5      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
 8001638:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800163c:	4290      	cmp	r0, r2
 800163e:	d0d1      	beq.n	80015e4 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8001640:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001642:	688b      	ldr	r3, [r1, #8]
 8001644:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001646:	680b      	ldr	r3, [r1, #0]
 8001648:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800164a:	4b06      	ldr	r3, [pc, #24]	; (8001664 <TIM_Base_SetConfig+0xbc>)
 800164c:	4298      	cmp	r0, r3
 800164e:	d006      	beq.n	800165e <TIM_Base_SetConfig+0xb6>
 8001650:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001654:	4298      	cmp	r0, r3
 8001656:	d002      	beq.n	800165e <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8001658:	2301      	movs	r3, #1
 800165a:	6143      	str	r3, [r0, #20]
}
 800165c:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800165e:	690b      	ldr	r3, [r1, #16]
 8001660:	6303      	str	r3, [r0, #48]	; 0x30
 8001662:	e7f9      	b.n	8001658 <TIM_Base_SetConfig+0xb0>
 8001664:	40010000 	.word	0x40010000
 8001668:	40000400 	.word	0x40000400
 800166c:	40014000 	.word	0x40014000

08001670 <HAL_TIM_Base_Init>:
{ 
 8001670:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001672:	4604      	mov	r4, r0
 8001674:	b1a0      	cbz	r0, 80016a0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001676:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800167a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800167e:	b91b      	cbnz	r3, 8001688 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001680:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8001684:	f7ff fed0 	bl	8001428 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001688:	2302      	movs	r3, #2
 800168a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800168e:	6820      	ldr	r0, [r4, #0]
 8001690:	1d21      	adds	r1, r4, #4
 8001692:	f7ff ff89 	bl	80015a8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001696:	2301      	movs	r3, #1
 8001698:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800169c:	2000      	movs	r0, #0
 800169e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016a0:	2001      	movs	r0, #1
}
 80016a2:	bd10      	pop	{r4, pc}

080016a4 <HAL_TIM_PWM_Init>:
{
 80016a4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80016a6:	4604      	mov	r4, r0
 80016a8:	b1a0      	cbz	r0, 80016d4 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80016aa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80016ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016b2:	b91b      	cbnz	r3, 80016bc <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80016b4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 80016b8:	f001 fef2 	bl	80034a0 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 80016bc:	2302      	movs	r3, #2
 80016be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80016c2:	6820      	ldr	r0, [r4, #0]
 80016c4:	1d21      	adds	r1, r4, #4
 80016c6:	f7ff ff6f 	bl	80015a8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80016ca:	2301      	movs	r3, #1
 80016cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80016d0:	2000      	movs	r0, #0
 80016d2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016d4:	2001      	movs	r0, #1
}  
 80016d6:	bd10      	pop	{r4, pc}

080016d8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016d8:	6a03      	ldr	r3, [r0, #32]
 80016da:	f023 0310 	bic.w	r3, r3, #16
 80016de:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80016e0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80016e2:	6842      	ldr	r2, [r0, #4]
{
 80016e4:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 80016e6:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016e8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80016ea:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016ee:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016f2:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80016f4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016f8:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80016fc:	4c0d      	ldr	r4, [pc, #52]	; (8001734 <TIM_OC2_SetConfig+0x5c>)
 80016fe:	42a0      	cmp	r0, r4
 8001700:	d009      	beq.n	8001716 <TIM_OC2_SetConfig+0x3e>
 8001702:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001706:	42a0      	cmp	r0, r4
 8001708:	d005      	beq.n	8001716 <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 800170a:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800170c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800170e:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001710:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001712:	6203      	str	r3, [r0, #32]
}
 8001714:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001716:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001718:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 800171a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800171e:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001722:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001724:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001728:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800172a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800172e:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8001732:	e7ea      	b.n	800170a <TIM_OC2_SetConfig+0x32>
 8001734:	40010000 	.word	0x40010000

08001738 <HAL_TIM_PWM_ConfigChannel>:
{
 8001738:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800173a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800173e:	2b01      	cmp	r3, #1
{
 8001740:	4604      	mov	r4, r0
 8001742:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001746:	d025      	beq.n	8001794 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001748:	2301      	movs	r3, #1
 800174a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 800174e:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 8001752:	2a0c      	cmp	r2, #12
 8001754:	d818      	bhi.n	8001788 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001756:	e8df f002 	tbb	[pc, r2]
 800175a:	1707      	.short	0x1707
 800175c:	171e1717 	.word	0x171e1717
 8001760:	172f1717 	.word	0x172f1717
 8001764:	1717      	.short	0x1717
 8001766:	40          	.byte	0x40
 8001767:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001768:	6820      	ldr	r0, [r4, #0]
 800176a:	f7ff fdd9 	bl	8001320 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800176e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001770:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001772:	699a      	ldr	r2, [r3, #24]
 8001774:	f042 0208 	orr.w	r2, r2, #8
 8001778:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800177a:	699a      	ldr	r2, [r3, #24]
 800177c:	f022 0204 	bic.w	r2, r2, #4
 8001780:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001782:	699a      	ldr	r2, [r3, #24]
 8001784:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001786:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001788:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800178a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800178c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8001790:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8001794:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001796:	6820      	ldr	r0, [r4, #0]
 8001798:	f7ff ff9e 	bl	80016d8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800179c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800179e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017a0:	699a      	ldr	r2, [r3, #24]
 80017a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80017a8:	699a      	ldr	r2, [r3, #24]
 80017aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017b0:	699a      	ldr	r2, [r3, #24]
 80017b2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017b6:	e7e6      	b.n	8001786 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80017b8:	6820      	ldr	r0, [r4, #0]
 80017ba:	f7ff fddd 	bl	8001378 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017be:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80017c0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017c2:	69da      	ldr	r2, [r3, #28]
 80017c4:	f042 0208 	orr.w	r2, r2, #8
 80017c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80017ca:	69da      	ldr	r2, [r3, #28]
 80017cc:	f022 0204 	bic.w	r2, r2, #4
 80017d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80017d2:	69da      	ldr	r2, [r3, #28]
 80017d4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80017d6:	61da      	str	r2, [r3, #28]
    break;
 80017d8:	e7d6      	b.n	8001788 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80017da:	6820      	ldr	r0, [r4, #0]
 80017dc:	f7ff fdfc 	bl	80013d8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017e0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80017e2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017e4:	69da      	ldr	r2, [r3, #28]
 80017e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80017ec:	69da      	ldr	r2, [r3, #28]
 80017ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017f2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80017f4:	69da      	ldr	r2, [r3, #28]
 80017f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017fa:	e7ec      	b.n	80017d6 <HAL_TIM_PWM_ConfigChannel+0x9e>

080017fc <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 80017fc:	6a03      	ldr	r3, [r0, #32]
{
 80017fe:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8001800:	2401      	movs	r4, #1
 8001802:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001804:	ea23 0304 	bic.w	r3, r3, r4
 8001808:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800180a:	6a03      	ldr	r3, [r0, #32]
 800180c:	408a      	lsls	r2, r1
 800180e:	431a      	orrs	r2, r3
 8001810:	6202      	str	r2, [r0, #32]
 8001812:	bd10      	pop	{r4, pc}

08001814 <HAL_TIM_PWM_Start>:
{
 8001814:	b510      	push	{r4, lr}
 8001816:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001818:	2201      	movs	r2, #1
 800181a:	6800      	ldr	r0, [r0, #0]
 800181c:	f7ff ffee 	bl	80017fc <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001820:	6823      	ldr	r3, [r4, #0]
 8001822:	4a08      	ldr	r2, [pc, #32]	; (8001844 <HAL_TIM_PWM_Start+0x30>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d003      	beq.n	8001830 <HAL_TIM_PWM_Start+0x1c>
 8001828:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800182c:	4293      	cmp	r3, r2
 800182e:	d103      	bne.n	8001838 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8001830:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001832:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001836:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	f042 0201 	orr.w	r2, r2, #1
 800183e:	601a      	str	r2, [r3, #0]
} 
 8001840:	2000      	movs	r0, #0
 8001842:	bd10      	pop	{r4, pc}
 8001844:	40010000 	.word	0x40010000

08001848 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001848:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800184c:	2b01      	cmp	r3, #1
{
 800184e:	b510      	push	{r4, lr}
 8001850:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001854:	d018      	beq.n	8001888 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001856:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800185a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800185c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800185e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001860:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001862:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001866:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	4322      	orrs	r2, r4
 800186c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001874:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	430a      	orrs	r2, r1
 800187a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800187c:	2301      	movs	r3, #1
 800187e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001882:	2300      	movs	r3, #0
 8001884:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001888:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 800188a:	bd10      	pop	{r4, pc}

0800188c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800188c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001890:	2b01      	cmp	r3, #1
 8001892:	d01f      	beq.n	80018d4 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001894:	68cb      	ldr	r3, [r1, #12]
 8001896:	688a      	ldr	r2, [r1, #8]
 8001898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800189c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800189e:	684a      	ldr	r2, [r1, #4]
 80018a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018a4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80018a6:	680a      	ldr	r2, [r1, #0]
 80018a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018ac:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80018ae:	690a      	ldr	r2, [r1, #16]
 80018b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018b4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80018b6:	694a      	ldr	r2, [r1, #20]
 80018b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018bc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80018be:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80018c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80018c4:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80018c6:	6802      	ldr	r2, [r0, #0]
 80018c8:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 80018ca:	2300      	movs	r3, #0
 80018cc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 80018d0:	4618      	mov	r0, r3
 80018d2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80018d4:	2002      	movs	r0, #2
}
 80018d6:	4770      	bx	lr

080018d8 <HAL_TIMEx_CommutationCallback>:
 80018d8:	4770      	bx	lr

080018da <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018da:	4770      	bx	lr

080018dc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80018dc:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80018de:	f000 ff07 	bl	80026f0 <vTaskStartScheduler>
  
  return osOK;
}
 80018e2:	2000      	movs	r0, #0
 80018e4:	bd08      	pop	{r3, pc}

080018e6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80018e6:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80018e8:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 80018ec:	8a02      	ldrh	r2, [r0, #16]
{
 80018ee:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80018f0:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 80018f4:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 80018f6:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80018f8:	bf14      	ite	ne
 80018fa:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80018fc:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80018fe:	a803      	add	r0, sp, #12
 8001900:	9001      	str	r0, [sp, #4]
 8001902:	9400      	str	r4, [sp, #0]
 8001904:	4628      	mov	r0, r5
 8001906:	f000 fe23 	bl	8002550 <xTaskCreate>
 800190a:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800190c:	bf0c      	ite	eq
 800190e:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8001910:	2000      	movne	r0, #0
}
 8001912:	b005      	add	sp, #20
 8001914:	bd30      	pop	{r4, r5, pc}

08001916 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8001916:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001918:	f001 f980 	bl	8002c1c <xTaskGetSchedulerState>
 800191c:	2801      	cmp	r0, #1
 800191e:	d003      	beq.n	8001928 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8001920:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8001924:	f000 b906 	b.w	8001b34 <xPortSysTickHandler>
 8001928:	bd08      	pop	{r3, pc}

0800192a <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800192a:	f100 0308 	add.w	r3, r0, #8
 800192e:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001930:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001934:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001936:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001938:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800193a:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800193c:	6003      	str	r3, [r0, #0]
 800193e:	4770      	bx	lr

08001940 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001940:	2300      	movs	r3, #0
 8001942:	6103      	str	r3, [r0, #16]
 8001944:	4770      	bx	lr

08001946 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001946:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001948:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001952:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001954:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001956:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001958:	3301      	adds	r3, #1
 800195a:	6003      	str	r3, [r0, #0]
 800195c:	4770      	bx	lr

0800195e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800195e:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001960:	1c53      	adds	r3, r2, #1
{
 8001962:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001964:	d10a      	bne.n	800197c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001966:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001968:	685a      	ldr	r2, [r3, #4]
 800196a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800196c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800196e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001970:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001972:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001974:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001976:	3301      	adds	r3, #1
 8001978:	6003      	str	r3, [r0, #0]
 800197a:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800197c:	f100 0308 	add.w	r3, r0, #8
 8001980:	685c      	ldr	r4, [r3, #4]
 8001982:	6825      	ldr	r5, [r4, #0]
 8001984:	42aa      	cmp	r2, r5
 8001986:	d3ef      	bcc.n	8001968 <vListInsert+0xa>
 8001988:	4623      	mov	r3, r4
 800198a:	e7f9      	b.n	8001980 <vListInsert+0x22>

0800198c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800198c:	6841      	ldr	r1, [r0, #4]
 800198e:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001990:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001992:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001994:	6882      	ldr	r2, [r0, #8]
 8001996:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001998:	6859      	ldr	r1, [r3, #4]
 800199a:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800199c:	bf08      	it	eq
 800199e:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80019a0:	2200      	movs	r2, #0
 80019a2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80019a4:	6818      	ldr	r0, [r3, #0]
 80019a6:	3801      	subs	r0, #1
 80019a8:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80019aa:	4770      	bx	lr

080019ac <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <prvTaskExitError+0x2c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	3301      	adds	r3, #1
 80019b2:	d008      	beq.n	80019c6 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80019b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019b8:	f383 8811 	msr	BASEPRI, r3
 80019bc:	f3bf 8f6f 	isb	sy
 80019c0:	f3bf 8f4f 	dsb	sy
 80019c4:	e7fe      	b.n	80019c4 <prvTaskExitError+0x18>
 80019c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019ca:	f383 8811 	msr	BASEPRI, r3
 80019ce:	f3bf 8f6f 	isb	sy
 80019d2:	f3bf 8f4f 	dsb	sy
 80019d6:	e7fe      	b.n	80019d6 <prvTaskExitError+0x2a>
 80019d8:	20000000 	.word	0x20000000

080019dc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80019dc:	4806      	ldr	r0, [pc, #24]	; (80019f8 <prvPortStartFirstTask+0x1c>)
 80019de:	6800      	ldr	r0, [r0, #0]
 80019e0:	6800      	ldr	r0, [r0, #0]
 80019e2:	f380 8808 	msr	MSP, r0
 80019e6:	b662      	cpsie	i
 80019e8:	b661      	cpsie	f
 80019ea:	f3bf 8f4f 	dsb	sy
 80019ee:	f3bf 8f6f 	isb	sy
 80019f2:	df00      	svc	0
 80019f4:	bf00      	nop
 80019f6:	0000      	.short	0x0000
 80019f8:	e000ed08 	.word	0xe000ed08

080019fc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80019fc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001a0c <vPortEnableVFP+0x10>
 8001a00:	6801      	ldr	r1, [r0, #0]
 8001a02:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001a06:	6001      	str	r1, [r0, #0]
 8001a08:	4770      	bx	lr
 8001a0a:	0000      	.short	0x0000
 8001a0c:	e000ed88 	.word	0xe000ed88

08001a10 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001a10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a14:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001a18:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <pxPortInitialiseStack+0x28>)
 8001a1a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001a1e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001a22:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001a26:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001a2a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001a2e:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8001a32:	3844      	subs	r0, #68	; 0x44
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	080019ad 	.word	0x080019ad
 8001a3c:	00000000 	.word	0x00000000

08001a40 <SVC_Handler>:
	__asm volatile (
 8001a40:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <pxCurrentTCBConst2>)
 8001a42:	6819      	ldr	r1, [r3, #0]
 8001a44:	6808      	ldr	r0, [r1, #0]
 8001a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a4a:	f380 8809 	msr	PSP, r0
 8001a4e:	f3bf 8f6f 	isb	sy
 8001a52:	f04f 0000 	mov.w	r0, #0
 8001a56:	f380 8811 	msr	BASEPRI, r0
 8001a5a:	4770      	bx	lr
 8001a5c:	f3af 8000 	nop.w

08001a60 <pxCurrentTCBConst2>:
 8001a60:	20003c44 	.word	0x20003c44

08001a64 <vPortEnterCritical>:
 8001a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a68:	f383 8811 	msr	BASEPRI, r3
 8001a6c:	f3bf 8f6f 	isb	sy
 8001a70:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001a74:	4a0a      	ldr	r2, [pc, #40]	; (8001aa0 <vPortEnterCritical+0x3c>)
 8001a76:	6813      	ldr	r3, [r2, #0]
 8001a78:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8001a7a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8001a7c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8001a7e:	d10d      	bne.n	8001a9c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001a80:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <vPortEnterCritical+0x40>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001a88:	d008      	beq.n	8001a9c <vPortEnterCritical+0x38>
 8001a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a8e:	f383 8811 	msr	BASEPRI, r3
 8001a92:	f3bf 8f6f 	isb	sy
 8001a96:	f3bf 8f4f 	dsb	sy
 8001a9a:	e7fe      	b.n	8001a9a <vPortEnterCritical+0x36>
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000000 	.word	0x20000000
 8001aa4:	e000ed04 	.word	0xe000ed04

08001aa8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001aa8:	4a08      	ldr	r2, [pc, #32]	; (8001acc <vPortExitCritical+0x24>)
 8001aaa:	6813      	ldr	r3, [r2, #0]
 8001aac:	b943      	cbnz	r3, 8001ac0 <vPortExitCritical+0x18>
 8001aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ab2:	f383 8811 	msr	BASEPRI, r3
 8001ab6:	f3bf 8f6f 	isb	sy
 8001aba:	f3bf 8f4f 	dsb	sy
 8001abe:	e7fe      	b.n	8001abe <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001ac0:	3b01      	subs	r3, #1
 8001ac2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001ac4:	b90b      	cbnz	r3, 8001aca <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001ac6:	f383 8811 	msr	BASEPRI, r3
 8001aca:	4770      	bx	lr
 8001acc:	20000000 	.word	0x20000000

08001ad0 <PendSV_Handler>:
	__asm volatile
 8001ad0:	f3ef 8009 	mrs	r0, PSP
 8001ad4:	f3bf 8f6f 	isb	sy
 8001ad8:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <pxCurrentTCBConst>)
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	f01e 0f10 	tst.w	lr, #16
 8001ae0:	bf08      	it	eq
 8001ae2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001ae6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001aea:	6010      	str	r0, [r2, #0]
 8001aec:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8001af0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001af4:	f380 8811 	msr	BASEPRI, r0
 8001af8:	f3bf 8f4f 	dsb	sy
 8001afc:	f3bf 8f6f 	isb	sy
 8001b00:	f000 ff88 	bl	8002a14 <vTaskSwitchContext>
 8001b04:	f04f 0000 	mov.w	r0, #0
 8001b08:	f380 8811 	msr	BASEPRI, r0
 8001b0c:	bc08      	pop	{r3}
 8001b0e:	6819      	ldr	r1, [r3, #0]
 8001b10:	6808      	ldr	r0, [r1, #0]
 8001b12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b16:	f01e 0f10 	tst.w	lr, #16
 8001b1a:	bf08      	it	eq
 8001b1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001b20:	f380 8809 	msr	PSP, r0
 8001b24:	f3bf 8f6f 	isb	sy
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	f3af 8000 	nop.w

08001b30 <pxCurrentTCBConst>:
 8001b30:	20003c44 	.word	0x20003c44

08001b34 <xPortSysTickHandler>:
{
 8001b34:	b508      	push	{r3, lr}
	__asm volatile
 8001b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b3a:	f383 8811 	msr	BASEPRI, r3
 8001b3e:	f3bf 8f6f 	isb	sy
 8001b42:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001b46:	f000 fe21 	bl	800278c <xTaskIncrementTick>
 8001b4a:	b118      	cbz	r0, 8001b54 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001b4c:	4b03      	ldr	r3, [pc, #12]	; (8001b5c <xPortSysTickHandler+0x28>)
 8001b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b52:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001b54:	2300      	movs	r3, #0
 8001b56:	f383 8811 	msr	BASEPRI, r3
 8001b5a:	bd08      	pop	{r3, pc}
 8001b5c:	e000ed04 	.word	0xe000ed04

08001b60 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <vPortSetupTimerInterrupt+0x1c>)
 8001b62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	fbb3 f3f2 	udiv	r3, r3, r2
 8001b6c:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <vPortSetupTimerInterrupt+0x20>)
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001b72:	4b04      	ldr	r3, [pc, #16]	; (8001b84 <vPortSetupTimerInterrupt+0x24>)
 8001b74:	2207      	movs	r2, #7
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000004 	.word	0x20000004
 8001b80:	e000e014 	.word	0xe000e014
 8001b84:	e000e010 	.word	0xe000e010

08001b88 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001b88:	4b31      	ldr	r3, [pc, #196]	; (8001c50 <xPortStartScheduler+0xc8>)
 8001b8a:	4a32      	ldr	r2, [pc, #200]	; (8001c54 <xPortStartScheduler+0xcc>)
{
 8001b8c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001b8e:	6819      	ldr	r1, [r3, #0]
 8001b90:	4291      	cmp	r1, r2
 8001b92:	d108      	bne.n	8001ba6 <xPortStartScheduler+0x1e>
	__asm volatile
 8001b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b98:	f383 8811 	msr	BASEPRI, r3
 8001b9c:	f3bf 8f6f 	isb	sy
 8001ba0:	f3bf 8f4f 	dsb	sy
 8001ba4:	e7fe      	b.n	8001ba4 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	4b2b      	ldr	r3, [pc, #172]	; (8001c58 <xPortStartScheduler+0xd0>)
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d108      	bne.n	8001bc0 <xPortStartScheduler+0x38>
 8001bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bb2:	f383 8811 	msr	BASEPRI, r3
 8001bb6:	f3bf 8f6f 	isb	sy
 8001bba:	f3bf 8f4f 	dsb	sy
 8001bbe:	e7fe      	b.n	8001bbe <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001bc0:	4b26      	ldr	r3, [pc, #152]	; (8001c5c <xPortStartScheduler+0xd4>)
 8001bc2:	781a      	ldrb	r2, [r3, #0]
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001bc8:	22ff      	movs	r2, #255	; 0xff
 8001bca:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001bcc:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001bce:	4a24      	ldr	r2, [pc, #144]	; (8001c60 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001bd6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001bda:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001bde:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001be0:	4b20      	ldr	r3, [pc, #128]	; (8001c64 <xPortStartScheduler+0xdc>)
 8001be2:	2207      	movs	r2, #7
 8001be4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001be6:	2100      	movs	r1, #0
 8001be8:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001bec:	0600      	lsls	r0, r0, #24
 8001bee:	f102 34ff 	add.w	r4, r2, #4294967295
 8001bf2:	d423      	bmi.n	8001c3c <xPortStartScheduler+0xb4>
 8001bf4:	b101      	cbz	r1, 8001bf8 <xPortStartScheduler+0x70>
 8001bf6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001bfc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001c00:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001c02:	9b01      	ldr	r3, [sp, #4]
 8001c04:	4a15      	ldr	r2, [pc, #84]	; (8001c5c <xPortStartScheduler+0xd4>)
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001c0a:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <xPortStartScheduler+0xe0>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001c12:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001c1a:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001c1c:	f7ff ffa0 	bl	8001b60 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001c20:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <xPortStartScheduler+0xe4>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 8001c26:	f7ff fee9 	bl	80019fc <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001c2a:	4a11      	ldr	r2, [pc, #68]	; (8001c70 <xPortStartScheduler+0xe8>)
 8001c2c:	6813      	ldr	r3, [r2, #0]
 8001c2e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001c32:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001c34:	f7ff fed2 	bl	80019dc <prvPortStartFirstTask>
	prvTaskExitError();
 8001c38:	f7ff feb8 	bl	80019ac <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001c3c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001c40:	0052      	lsls	r2, r2, #1
 8001c42:	b2d2      	uxtb	r2, r2
 8001c44:	f88d 2003 	strb.w	r2, [sp, #3]
 8001c48:	2101      	movs	r1, #1
 8001c4a:	4622      	mov	r2, r4
 8001c4c:	e7cc      	b.n	8001be8 <xPortStartScheduler+0x60>
 8001c4e:	bf00      	nop
 8001c50:	e000ed00 	.word	0xe000ed00
 8001c54:	410fc271 	.word	0x410fc271
 8001c58:	410fc270 	.word	0x410fc270
 8001c5c:	e000e400 	.word	0xe000e400
 8001c60:	20000024 	.word	0x20000024
 8001c64:	20000028 	.word	0x20000028
 8001c68:	e000ed20 	.word	0xe000ed20
 8001c6c:	20000000 	.word	0x20000000
 8001c70:	e000ef34 	.word	0xe000ef34

08001c74 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8001c74:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001c78:	2b0f      	cmp	r3, #15
 8001c7a:	d90e      	bls.n	8001c9a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001c7c:	4a10      	ldr	r2, [pc, #64]	; (8001cc0 <vPortValidateInterruptPriority+0x4c>)
 8001c7e:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001c80:	4a10      	ldr	r2, [pc, #64]	; (8001cc4 <vPortValidateInterruptPriority+0x50>)
 8001c82:	7812      	ldrb	r2, [r2, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d908      	bls.n	8001c9a <vPortValidateInterruptPriority+0x26>
 8001c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c8c:	f383 8811 	msr	BASEPRI, r3
 8001c90:	f3bf 8f6f 	isb	sy
 8001c94:	f3bf 8f4f 	dsb	sy
 8001c98:	e7fe      	b.n	8001c98 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	; (8001cc8 <vPortValidateInterruptPriority+0x54>)
 8001c9c:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <vPortValidateInterruptPriority+0x58>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6812      	ldr	r2, [r2, #0]
 8001ca2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d908      	bls.n	8001cbc <vPortValidateInterruptPriority+0x48>
 8001caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cae:	f383 8811 	msr	BASEPRI, r3
 8001cb2:	f3bf 8f6f 	isb	sy
 8001cb6:	f3bf 8f4f 	dsb	sy
 8001cba:	e7fe      	b.n	8001cba <vPortValidateInterruptPriority+0x46>
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000e3f0 	.word	0xe000e3f0
 8001cc4:	20000024 	.word	0x20000024
 8001cc8:	e000ed0c 	.word	0xe000ed0c
 8001ccc:	20000028 	.word	0x20000028

08001cd0 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001cd0:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001cd2:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <prvInsertBlockIntoFreeList+0x40>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	4282      	cmp	r2, r0
 8001cd8:	d318      	bcc.n	8001d0c <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001cda:	685c      	ldr	r4, [r3, #4]
 8001cdc:	1919      	adds	r1, r3, r4
 8001cde:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001ce0:	bf01      	itttt	eq
 8001ce2:	6841      	ldreq	r1, [r0, #4]
 8001ce4:	4618      	moveq	r0, r3
 8001ce6:	1909      	addeq	r1, r1, r4
 8001ce8:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001cea:	6844      	ldr	r4, [r0, #4]
 8001cec:	1901      	adds	r1, r0, r4
 8001cee:	428a      	cmp	r2, r1
 8001cf0:	d107      	bne.n	8001d02 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001cf2:	4908      	ldr	r1, [pc, #32]	; (8001d14 <prvInsertBlockIntoFreeList+0x44>)
 8001cf4:	6809      	ldr	r1, [r1, #0]
 8001cf6:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001cf8:	bf1f      	itttt	ne
 8001cfa:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001cfc:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001cfe:	1909      	addne	r1, r1, r4
 8001d00:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001d02:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001d04:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001d06:	bf18      	it	ne
 8001d08:	6018      	strne	r0, [r3, #0]
 8001d0a:	bd10      	pop	{r4, pc}
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	e7e1      	b.n	8001cd4 <prvInsertBlockIntoFreeList+0x4>
 8001d10:	20003c3c 	.word	0x20003c3c
 8001d14:	2000002c 	.word	0x2000002c

08001d18 <pvPortMalloc>:
{
 8001d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d1c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001d1e:	f000 fd27 	bl	8002770 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001d22:	493e      	ldr	r1, [pc, #248]	; (8001e1c <pvPortMalloc+0x104>)
 8001d24:	4d3e      	ldr	r5, [pc, #248]	; (8001e20 <pvPortMalloc+0x108>)
 8001d26:	680b      	ldr	r3, [r1, #0]
 8001d28:	bb0b      	cbnz	r3, 8001d6e <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8001d2a:	4a3e      	ldr	r2, [pc, #248]	; (8001e24 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001d2c:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001d2e:	bf1f      	itttt	ne
 8001d30:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001d32:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001d36:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 8001d3a:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001d3c:	bf14      	ite	ne
 8001d3e:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001d40:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001d44:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8001d46:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001d48:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001d4c:	4e36      	ldr	r6, [pc, #216]	; (8001e28 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8001d4e:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001d50:	2000      	movs	r0, #0
 8001d52:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001d54:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8001d56:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001d58:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001d5a:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001d5c:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d5e:	4b33      	ldr	r3, [pc, #204]	; (8001e2c <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001d60:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d62:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d64:	4b32      	ldr	r3, [pc, #200]	; (8001e30 <pvPortMalloc+0x118>)
 8001d66:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001d68:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001d6c:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001d6e:	682f      	ldr	r7, [r5, #0]
 8001d70:	4227      	tst	r7, r4
 8001d72:	d116      	bne.n	8001da2 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001d74:	2c00      	cmp	r4, #0
 8001d76:	d041      	beq.n	8001dfc <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8001d78:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001d7c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001d7e:	bf1c      	itt	ne
 8001d80:	f023 0307 	bicne.w	r3, r3, #7
 8001d84:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001d86:	b163      	cbz	r3, 8001da2 <pvPortMalloc+0x8a>
 8001d88:	4a29      	ldr	r2, [pc, #164]	; (8001e30 <pvPortMalloc+0x118>)
 8001d8a:	6816      	ldr	r6, [r2, #0]
 8001d8c:	42b3      	cmp	r3, r6
 8001d8e:	4690      	mov	r8, r2
 8001d90:	d807      	bhi.n	8001da2 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8001d92:	4a25      	ldr	r2, [pc, #148]	; (8001e28 <pvPortMalloc+0x110>)
 8001d94:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001d96:	6868      	ldr	r0, [r5, #4]
 8001d98:	4283      	cmp	r3, r0
 8001d9a:	d804      	bhi.n	8001da6 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001d9c:	6809      	ldr	r1, [r1, #0]
 8001d9e:	428d      	cmp	r5, r1
 8001da0:	d107      	bne.n	8001db2 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8001da2:	2400      	movs	r4, #0
 8001da4:	e02a      	b.n	8001dfc <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001da6:	682c      	ldr	r4, [r5, #0]
 8001da8:	2c00      	cmp	r4, #0
 8001daa:	d0f7      	beq.n	8001d9c <pvPortMalloc+0x84>
 8001dac:	462a      	mov	r2, r5
 8001dae:	4625      	mov	r5, r4
 8001db0:	e7f1      	b.n	8001d96 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001db2:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001db4:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001db6:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001db8:	1ac2      	subs	r2, r0, r3
 8001dba:	2a10      	cmp	r2, #16
 8001dbc:	d90f      	bls.n	8001dde <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001dbe:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001dc0:	0741      	lsls	r1, r0, #29
 8001dc2:	d008      	beq.n	8001dd6 <pvPortMalloc+0xbe>
 8001dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dc8:	f383 8811 	msr	BASEPRI, r3
 8001dcc:	f3bf 8f6f 	isb	sy
 8001dd0:	f3bf 8f4f 	dsb	sy
 8001dd4:	e7fe      	b.n	8001dd4 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001dd6:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001dd8:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001dda:	f7ff ff79 	bl	8001cd0 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001dde:	4913      	ldr	r1, [pc, #76]	; (8001e2c <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001de0:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001de2:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001de4:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001de6:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001de8:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8001dea:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001dee:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001df2:	bf38      	it	cc
 8001df4:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001df6:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001df8:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001dfa:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001dfc:	f000 fd58 	bl	80028b0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001e00:	0763      	lsls	r3, r4, #29
 8001e02:	d008      	beq.n	8001e16 <pvPortMalloc+0xfe>
 8001e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e08:	f383 8811 	msr	BASEPRI, r3
 8001e0c:	f3bf 8f6f 	isb	sy
 8001e10:	f3bf 8f4f 	dsb	sy
 8001e14:	e7fe      	b.n	8001e14 <pvPortMalloc+0xfc>
}
 8001e16:	4620      	mov	r0, r4
 8001e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e1c:	2000002c 	.word	0x2000002c
 8001e20:	20003c30 	.word	0x20003c30
 8001e24:	20000030 	.word	0x20000030
 8001e28:	20003c3c 	.word	0x20003c3c
 8001e2c:	20003c38 	.word	0x20003c38
 8001e30:	20003c34 	.word	0x20003c34

08001e34 <vPortFree>:
{
 8001e34:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001e36:	4604      	mov	r4, r0
 8001e38:	b370      	cbz	r0, 8001e98 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001e3a:	4a18      	ldr	r2, [pc, #96]	; (8001e9c <vPortFree+0x68>)
 8001e3c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001e40:	6812      	ldr	r2, [r2, #0]
 8001e42:	4213      	tst	r3, r2
 8001e44:	d108      	bne.n	8001e58 <vPortFree+0x24>
 8001e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e4a:	f383 8811 	msr	BASEPRI, r3
 8001e4e:	f3bf 8f6f 	isb	sy
 8001e52:	f3bf 8f4f 	dsb	sy
 8001e56:	e7fe      	b.n	8001e56 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001e58:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8001e5c:	b141      	cbz	r1, 8001e70 <vPortFree+0x3c>
 8001e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e62:	f383 8811 	msr	BASEPRI, r3
 8001e66:	f3bf 8f6f 	isb	sy
 8001e6a:	f3bf 8f4f 	dsb	sy
 8001e6e:	e7fe      	b.n	8001e6e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001e70:	ea23 0302 	bic.w	r3, r3, r2
 8001e74:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8001e78:	f000 fc7a 	bl	8002770 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001e7c:	4a08      	ldr	r2, [pc, #32]	; (8001ea0 <vPortFree+0x6c>)
 8001e7e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8001e82:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001e84:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001e88:	440b      	add	r3, r1
 8001e8a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001e8c:	f7ff ff20 	bl	8001cd0 <prvInsertBlockIntoFreeList>
}
 8001e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001e94:	f000 bd0c 	b.w	80028b0 <xTaskResumeAll>
 8001e98:	bd10      	pop	{r4, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20003c30 	.word	0x20003c30
 8001ea0:	20003c34 	.word	0x20003c34

08001ea4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001ea4:	b570      	push	{r4, r5, r6, lr}
 8001ea6:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001ea8:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001eaa:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 8001eac:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001eae:	b942      	cbnz	r2, 8001ec2 <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001eb0:	6805      	ldr	r5, [r0, #0]
 8001eb2:	b99d      	cbnz	r5, 8001edc <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001eb4:	6840      	ldr	r0, [r0, #4]
 8001eb6:	f000 ff07 	bl	8002cc8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001eba:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001ebc:	3601      	adds	r6, #1
 8001ebe:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8001ec0:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8001ec2:	b96d      	cbnz	r5, 8001ee0 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001ec4:	6880      	ldr	r0, [r0, #8]
 8001ec6:	f001 fe63 	bl	8003b90 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001eca:	68a3      	ldr	r3, [r4, #8]
 8001ecc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ece:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001ed0:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001ed2:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d301      	bcc.n	8001edc <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001ed8:	6823      	ldr	r3, [r4, #0]
 8001eda:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8001edc:	2000      	movs	r0, #0
 8001ede:	e7ed      	b.n	8001ebc <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ee0:	68c0      	ldr	r0, [r0, #12]
 8001ee2:	f001 fe55 	bl	8003b90 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001ee6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ee8:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001eea:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001eec:	425b      	negs	r3, r3
 8001eee:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001ef0:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001ef2:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001ef4:	bf3e      	ittt	cc
 8001ef6:	6862      	ldrcc	r2, [r4, #4]
 8001ef8:	189b      	addcc	r3, r3, r2
 8001efa:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8001efc:	2d02      	cmp	r5, #2
 8001efe:	d1ed      	bne.n	8001edc <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f00:	b10e      	cbz	r6, 8001f06 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8001f02:	3e01      	subs	r6, #1
 8001f04:	e7ea      	b.n	8001edc <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8001f06:	4630      	mov	r0, r6
 8001f08:	e7d8      	b.n	8001ebc <prvCopyDataToQueue+0x18>

08001f0a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001f0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8001f10:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001f12:	b162      	cbz	r2, 8001f2e <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001f14:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001f16:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001f18:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001f1a:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001f1c:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001f1e:	bf24      	itt	cs
 8001f20:	6819      	ldrcs	r1, [r3, #0]
 8001f22:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001f24:	68d9      	ldr	r1, [r3, #12]
	}
}
 8001f26:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001f2a:	f001 be31 	b.w	8003b90 <memcpy>
}
 8001f2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001f34:	b570      	push	{r4, r5, r6, lr}
 8001f36:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001f38:	f7ff fd94 	bl	8001a64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001f3c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001f40:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8001f44:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001f46:	2d00      	cmp	r5, #0
 8001f48:	dc14      	bgt.n	8001f74 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001f4a:	23ff      	movs	r3, #255	; 0xff
 8001f4c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001f50:	f7ff fdaa 	bl	8001aa8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001f54:	f7ff fd86 	bl	8001a64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001f58:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f5c:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8001f60:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001f62:	2d00      	cmp	r5, #0
 8001f64:	dc12      	bgt.n	8001f8c <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001f66:	23ff      	movs	r3, #255	; 0xff
 8001f68:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8001f6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8001f70:	f7ff bd9a 	b.w	8001aa8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001f74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d0e7      	beq.n	8001f4a <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001f7a:	4630      	mov	r0, r6
 8001f7c:	f000 fdbc 	bl	8002af8 <xTaskRemoveFromEventList>
 8001f80:	b108      	cbz	r0, 8001f86 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8001f82:	f000 fe45 	bl	8002c10 <vTaskMissedYield>
 8001f86:	3d01      	subs	r5, #1
 8001f88:	b26d      	sxtb	r5, r5
 8001f8a:	e7dc      	b.n	8001f46 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f8c:	6923      	ldr	r3, [r4, #16]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0e9      	beq.n	8001f66 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f92:	4630      	mov	r0, r6
 8001f94:	f000 fdb0 	bl	8002af8 <xTaskRemoveFromEventList>
 8001f98:	b108      	cbz	r0, 8001f9e <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8001f9a:	f000 fe39 	bl	8002c10 <vTaskMissedYield>
 8001f9e:	3d01      	subs	r5, #1
 8001fa0:	b26d      	sxtb	r5, r5
 8001fa2:	e7de      	b.n	8001f62 <prvUnlockQueue+0x2e>

08001fa4 <xQueueGenericReset>:
{
 8001fa4:	b538      	push	{r3, r4, r5, lr}
 8001fa6:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8001fa8:	4604      	mov	r4, r0
 8001faa:	b940      	cbnz	r0, 8001fbe <xQueueGenericReset+0x1a>
 8001fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fb0:	f383 8811 	msr	BASEPRI, r3
 8001fb4:	f3bf 8f6f 	isb	sy
 8001fb8:	f3bf 8f4f 	dsb	sy
 8001fbc:	e7fe      	b.n	8001fbc <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8001fbe:	f7ff fd51 	bl	8001a64 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001fc2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001fc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001fc6:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001fc8:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001fca:	4343      	muls	r3, r0
 8001fcc:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001fce:	1a1b      	subs	r3, r3, r0
 8001fd0:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001fd2:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001fd4:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001fd6:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001fd8:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001fda:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8001fdc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001fe0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8001fe4:	b995      	cbnz	r5, 800200c <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001fe6:	6923      	ldr	r3, [r4, #16]
 8001fe8:	b163      	cbz	r3, 8002004 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001fea:	f104 0010 	add.w	r0, r4, #16
 8001fee:	f000 fd83 	bl	8002af8 <xTaskRemoveFromEventList>
 8001ff2:	b138      	cbz	r0, 8002004 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8001ff4:	4b0a      	ldr	r3, [pc, #40]	; (8002020 <xQueueGenericReset+0x7c>)
 8001ff6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	f3bf 8f4f 	dsb	sy
 8002000:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8002004:	f7ff fd50 	bl	8001aa8 <vPortExitCritical>
}
 8002008:	2001      	movs	r0, #1
 800200a:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800200c:	f104 0010 	add.w	r0, r4, #16
 8002010:	f7ff fc8b 	bl	800192a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002014:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002018:	f7ff fc87 	bl	800192a <vListInitialise>
 800201c:	e7f2      	b.n	8002004 <xQueueGenericReset+0x60>
 800201e:	bf00      	nop
 8002020:	e000ed04 	.word	0xe000ed04

08002024 <xQueueGenericCreate>:
	{
 8002024:	b570      	push	{r4, r5, r6, lr}
 8002026:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002028:	4606      	mov	r6, r0
 800202a:	b940      	cbnz	r0, 800203e <xQueueGenericCreate+0x1a>
 800202c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002030:	f383 8811 	msr	BASEPRI, r3
 8002034:	f3bf 8f6f 	isb	sy
 8002038:	f3bf 8f4f 	dsb	sy
 800203c:	e7fe      	b.n	800203c <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800203e:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002040:	3048      	adds	r0, #72	; 0x48
 8002042:	f7ff fe69 	bl	8001d18 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8002046:	4604      	mov	r4, r0
 8002048:	b138      	cbz	r0, 800205a <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 800204a:	b945      	cbnz	r5, 800205e <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800204c:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800204e:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002050:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002052:	2101      	movs	r1, #1
 8002054:	4620      	mov	r0, r4
 8002056:	f7ff ffa5 	bl	8001fa4 <xQueueGenericReset>
	}
 800205a:	4620      	mov	r0, r4
 800205c:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800205e:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002062:	6003      	str	r3, [r0, #0]
 8002064:	e7f3      	b.n	800204e <xQueueGenericCreate+0x2a>
	...

08002068 <xQueueGenericSend>:
{
 8002068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800206c:	4689      	mov	r9, r1
 800206e:	9201      	str	r2, [sp, #4]
 8002070:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8002072:	4604      	mov	r4, r0
 8002074:	b940      	cbnz	r0, 8002088 <xQueueGenericSend+0x20>
 8002076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800207a:	f383 8811 	msr	BASEPRI, r3
 800207e:	f3bf 8f6f 	isb	sy
 8002082:	f3bf 8f4f 	dsb	sy
 8002086:	e7fe      	b.n	8002086 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002088:	2900      	cmp	r1, #0
 800208a:	f040 8088 	bne.w	800219e <xQueueGenericSend+0x136>
 800208e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 8084 	beq.w	800219e <xQueueGenericSend+0x136>
 8002096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800209a:	f383 8811 	msr	BASEPRI, r3
 800209e:	f3bf 8f6f 	isb	sy
 80020a2:	f3bf 8f4f 	dsb	sy
 80020a6:	e7fe      	b.n	80020a6 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80020a8:	9e01      	ldr	r6, [sp, #4]
 80020aa:	2e00      	cmp	r6, #0
 80020ac:	f000 8082 	beq.w	80021b4 <xQueueGenericSend+0x14c>
 80020b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020b4:	f383 8811 	msr	BASEPRI, r3
 80020b8:	f3bf 8f6f 	isb	sy
 80020bc:	f3bf 8f4f 	dsb	sy
 80020c0:	e7fe      	b.n	80020c0 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 80020c2:	9d01      	ldr	r5, [sp, #4]
 80020c4:	b91d      	cbnz	r5, 80020ce <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 80020c6:	f7ff fcef 	bl	8001aa8 <vPortExitCritical>
			return errQUEUE_FULL;
 80020ca:	2000      	movs	r0, #0
 80020cc:	e058      	b.n	8002180 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 80020ce:	b916      	cbnz	r6, 80020d6 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 80020d0:	a802      	add	r0, sp, #8
 80020d2:	f000 fd53 	bl	8002b7c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 80020d6:	f7ff fce7 	bl	8001aa8 <vPortExitCritical>
		vTaskSuspendAll();
 80020da:	f000 fb49 	bl	8002770 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80020de:	f7ff fcc1 	bl	8001a64 <vPortEnterCritical>
 80020e2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80020e6:	2bff      	cmp	r3, #255	; 0xff
 80020e8:	bf08      	it	eq
 80020ea:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 80020ee:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80020f2:	2bff      	cmp	r3, #255	; 0xff
 80020f4:	bf08      	it	eq
 80020f6:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 80020fa:	f7ff fcd5 	bl	8001aa8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80020fe:	a901      	add	r1, sp, #4
 8002100:	a802      	add	r0, sp, #8
 8002102:	f000 fd4b 	bl	8002b9c <xTaskCheckForTimeOut>
 8002106:	2800      	cmp	r0, #0
 8002108:	d143      	bne.n	8002192 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800210a:	f7ff fcab 	bl	8001a64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800210e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8002110:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8002112:	f7ff fcc9 	bl	8001aa8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002116:	42ae      	cmp	r6, r5
 8002118:	d135      	bne.n	8002186 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800211a:	9901      	ldr	r1, [sp, #4]
 800211c:	f104 0010 	add.w	r0, r4, #16
 8002120:	f000 fcb2 	bl	8002a88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002124:	4620      	mov	r0, r4
 8002126:	f7ff ff05 	bl	8001f34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800212a:	f000 fbc1 	bl	80028b0 <xTaskResumeAll>
 800212e:	b938      	cbnz	r0, 8002140 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8002130:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002134:	f8ca 3000 	str.w	r3, [sl]
 8002138:	f3bf 8f4f 	dsb	sy
 800213c:	f3bf 8f6f 	isb	sy
 8002140:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8002142:	f7ff fc8f 	bl	8001a64 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002146:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002148:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800214a:	429a      	cmp	r2, r3
 800214c:	d301      	bcc.n	8002152 <xQueueGenericSend+0xea>
 800214e:	2f02      	cmp	r7, #2
 8002150:	d1b7      	bne.n	80020c2 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002152:	463a      	mov	r2, r7
 8002154:	4649      	mov	r1, r9
 8002156:	4620      	mov	r0, r4
 8002158:	f7ff fea4 	bl	8001ea4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800215c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800215e:	b11b      	cbz	r3, 8002168 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002160:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002164:	f000 fcc8 	bl	8002af8 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8002168:	b138      	cbz	r0, 800217a <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 800216a:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <xQueueGenericSend+0x168>)
 800216c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	f3bf 8f4f 	dsb	sy
 8002176:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800217a:	f7ff fc95 	bl	8001aa8 <vPortExitCritical>
				return pdPASS;
 800217e:	2001      	movs	r0, #1
}
 8002180:	b004      	add	sp, #16
 8002182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8002186:	4620      	mov	r0, r4
 8002188:	f7ff fed4 	bl	8001f34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800218c:	f000 fb90 	bl	80028b0 <xTaskResumeAll>
 8002190:	e7d6      	b.n	8002140 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8002192:	4620      	mov	r0, r4
 8002194:	f7ff fece 	bl	8001f34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002198:	f000 fb8a 	bl	80028b0 <xTaskResumeAll>
 800219c:	e795      	b.n	80020ca <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800219e:	2f02      	cmp	r7, #2
 80021a0:	d102      	bne.n	80021a8 <xQueueGenericSend+0x140>
 80021a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d10a      	bne.n	80021be <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80021a8:	f000 fd38 	bl	8002c1c <xTaskGetSchedulerState>
 80021ac:	2800      	cmp	r0, #0
 80021ae:	f43f af7b 	beq.w	80020a8 <xQueueGenericSend+0x40>
 80021b2:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80021b4:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 80021b8:	f8df a014 	ldr.w	sl, [pc, #20]	; 80021d0 <xQueueGenericSend+0x168>
 80021bc:	e7c1      	b.n	8002142 <xQueueGenericSend+0xda>
 80021be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021c2:	f383 8811 	msr	BASEPRI, r3
 80021c6:	f3bf 8f6f 	isb	sy
 80021ca:	f3bf 8f4f 	dsb	sy
 80021ce:	e7fe      	b.n	80021ce <xQueueGenericSend+0x166>
 80021d0:	e000ed04 	.word	0xe000ed04

080021d4 <xQueueGenericSendFromISR>:
{
 80021d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80021d8:	4688      	mov	r8, r1
 80021da:	4691      	mov	r9, r2
 80021dc:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80021de:	4604      	mov	r4, r0
 80021e0:	b940      	cbnz	r0, 80021f4 <xQueueGenericSendFromISR+0x20>
 80021e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021e6:	f383 8811 	msr	BASEPRI, r3
 80021ea:	f3bf 8f6f 	isb	sy
 80021ee:	f3bf 8f4f 	dsb	sy
 80021f2:	e7fe      	b.n	80021f2 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80021f4:	bb09      	cbnz	r1, 800223a <xQueueGenericSendFromISR+0x66>
 80021f6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80021f8:	b1fb      	cbz	r3, 800223a <xQueueGenericSendFromISR+0x66>
 80021fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021fe:	f383 8811 	msr	BASEPRI, r3
 8002202:	f3bf 8f6f 	isb	sy
 8002206:	f3bf 8f4f 	dsb	sy
 800220a:	e7fe      	b.n	800220a <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800220c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002210:	f000 fc72 	bl	8002af8 <xTaskRemoveFromEventList>
 8002214:	2800      	cmp	r0, #0
 8002216:	d034      	beq.n	8002282 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8002218:	f1b9 0f00 	cmp.w	r9, #0
 800221c:	d031      	beq.n	8002282 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800221e:	2001      	movs	r0, #1
 8002220:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8002224:	f386 8811 	msr	BASEPRI, r6
}
 8002228:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800222c:	3501      	adds	r5, #1
 800222e:	b26d      	sxtb	r5, r5
 8002230:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8002234:	e025      	b.n	8002282 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 8002236:	2000      	movs	r0, #0
 8002238:	e7f4      	b.n	8002224 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800223a:	2f02      	cmp	r7, #2
 800223c:	d102      	bne.n	8002244 <xQueueGenericSendFromISR+0x70>
 800223e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002240:	2b01      	cmp	r3, #1
 8002242:	d120      	bne.n	8002286 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002244:	f7ff fd16 	bl	8001c74 <vPortValidateInterruptPriority>
	__asm volatile
 8002248:	f3ef 8611 	mrs	r6, BASEPRI
 800224c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002250:	f383 8811 	msr	BASEPRI, r3
 8002254:	f3bf 8f6f 	isb	sy
 8002258:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800225c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800225e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002260:	429a      	cmp	r2, r3
 8002262:	d301      	bcc.n	8002268 <xQueueGenericSendFromISR+0x94>
 8002264:	2f02      	cmp	r7, #2
 8002266:	d1e6      	bne.n	8002236 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8002268:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800226c:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 800226e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002270:	4641      	mov	r1, r8
 8002272:	4620      	mov	r0, r4
 8002274:	f7ff fe16 	bl	8001ea4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8002278:	1c6b      	adds	r3, r5, #1
 800227a:	d1d7      	bne.n	800222c <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800227c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1c4      	bne.n	800220c <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8002282:	2001      	movs	r0, #1
 8002284:	e7ce      	b.n	8002224 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8002286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800228a:	f383 8811 	msr	BASEPRI, r3
 800228e:	f3bf 8f6f 	isb	sy
 8002292:	f3bf 8f4f 	dsb	sy
 8002296:	e7fe      	b.n	8002296 <xQueueGenericSendFromISR+0xc2>

08002298 <xQueueGenericReceive>:
{
 8002298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800229c:	4688      	mov	r8, r1
 800229e:	9201      	str	r2, [sp, #4]
 80022a0:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 80022a2:	4604      	mov	r4, r0
 80022a4:	b940      	cbnz	r0, 80022b8 <xQueueGenericReceive+0x20>
 80022a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022aa:	f383 8811 	msr	BASEPRI, r3
 80022ae:	f3bf 8f6f 	isb	sy
 80022b2:	f3bf 8f4f 	dsb	sy
 80022b6:	e7fe      	b.n	80022b6 <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80022b8:	2900      	cmp	r1, #0
 80022ba:	f040 80a5 	bne.w	8002408 <xQueueGenericReceive+0x170>
 80022be:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 80a1 	beq.w	8002408 <xQueueGenericReceive+0x170>
 80022c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ca:	f383 8811 	msr	BASEPRI, r3
 80022ce:	f3bf 8f6f 	isb	sy
 80022d2:	f3bf 8f4f 	dsb	sy
 80022d6:	e7fe      	b.n	80022d6 <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80022d8:	9e01      	ldr	r6, [sp, #4]
 80022da:	2e00      	cmp	r6, #0
 80022dc:	f000 809a 	beq.w	8002414 <xQueueGenericReceive+0x17c>
 80022e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022e4:	f383 8811 	msr	BASEPRI, r3
 80022e8:	f3bf 8f6f 	isb	sy
 80022ec:	f3bf 8f4f 	dsb	sy
 80022f0:	e7fe      	b.n	80022f0 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80022f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80022f4:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d06d      	beq.n	80023d6 <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80022fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80022fe:	e05f      	b.n	80023c0 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002300:	9d01      	ldr	r5, [sp, #4]
 8002302:	b91d      	cbnz	r5, 800230c <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 8002304:	f7ff fbd0 	bl	8001aa8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8002308:	4628      	mov	r0, r5
 800230a:	e067      	b.n	80023dc <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 800230c:	b916      	cbnz	r6, 8002314 <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 800230e:	a802      	add	r0, sp, #8
 8002310:	f000 fc34 	bl	8002b7c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8002314:	f7ff fbc8 	bl	8001aa8 <vPortExitCritical>
		vTaskSuspendAll();
 8002318:	f000 fa2a 	bl	8002770 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800231c:	f7ff fba2 	bl	8001a64 <vPortEnterCritical>
 8002320:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002324:	2bff      	cmp	r3, #255	; 0xff
 8002326:	bf08      	it	eq
 8002328:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 800232c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002330:	2bff      	cmp	r3, #255	; 0xff
 8002332:	bf08      	it	eq
 8002334:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8002338:	f7ff fbb6 	bl	8001aa8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800233c:	a901      	add	r1, sp, #4
 800233e:	a802      	add	r0, sp, #8
 8002340:	f000 fc2c 	bl	8002b9c <xTaskCheckForTimeOut>
 8002344:	2800      	cmp	r0, #0
 8002346:	d152      	bne.n	80023ee <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8002348:	f7ff fb8c 	bl	8001a64 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800234c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 800234e:	f7ff fbab 	bl	8001aa8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002352:	2d00      	cmp	r5, #0
 8002354:	d145      	bne.n	80023e2 <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002356:	6823      	ldr	r3, [r4, #0]
 8002358:	b933      	cbnz	r3, 8002368 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 800235a:	f7ff fb83 	bl	8001a64 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800235e:	6860      	ldr	r0, [r4, #4]
 8002360:	f000 fc6c 	bl	8002c3c <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8002364:	f7ff fba0 	bl	8001aa8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002368:	9901      	ldr	r1, [sp, #4]
 800236a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800236e:	f000 fb8b 	bl	8002a88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002372:	4620      	mov	r0, r4
 8002374:	f7ff fdde 	bl	8001f34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002378:	f000 fa9a 	bl	80028b0 <xTaskResumeAll>
 800237c:	b938      	cbnz	r0, 800238e <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 800237e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002382:	f8ca 3000 	str.w	r3, [sl]
 8002386:	f3bf 8f4f 	dsb	sy
 800238a:	f3bf 8f6f 	isb	sy
 800238e:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8002390:	f7ff fb68 	bl	8001a64 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002394:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002396:	2d00      	cmp	r5, #0
 8002398:	d0b2      	beq.n	8002300 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800239a:	4641      	mov	r1, r8
 800239c:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800239e:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80023a0:	f7ff fdb3 	bl	8001f0a <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 80023a4:	f1b9 0f00 	cmp.w	r9, #0
 80023a8:	d1a3      	bne.n	80022f2 <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80023aa:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80023ac:	3d01      	subs	r5, #1
 80023ae:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80023b0:	b913      	cbnz	r3, 80023b8 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80023b2:	f000 fcd9 	bl	8002d68 <pvTaskIncrementMutexHeldCount>
 80023b6:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80023b8:	6923      	ldr	r3, [r4, #16]
 80023ba:	b163      	cbz	r3, 80023d6 <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80023bc:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80023c0:	f000 fb9a 	bl	8002af8 <xTaskRemoveFromEventList>
 80023c4:	b138      	cbz	r0, 80023d6 <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 80023c6:	4b15      	ldr	r3, [pc, #84]	; (800241c <xQueueGenericReceive+0x184>)
 80023c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	f3bf 8f4f 	dsb	sy
 80023d2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80023d6:	f7ff fb67 	bl	8001aa8 <vPortExitCritical>
				return pdPASS;
 80023da:	2001      	movs	r0, #1
}
 80023dc:	b004      	add	sp, #16
 80023de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80023e2:	4620      	mov	r0, r4
 80023e4:	f7ff fda6 	bl	8001f34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80023e8:	f000 fa62 	bl	80028b0 <xTaskResumeAll>
 80023ec:	e7cf      	b.n	800238e <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 80023ee:	4620      	mov	r0, r4
 80023f0:	f7ff fda0 	bl	8001f34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80023f4:	f000 fa5c 	bl	80028b0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80023f8:	f7ff fb34 	bl	8001a64 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80023fc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 80023fe:	f7ff fb53 	bl	8001aa8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002402:	2d00      	cmp	r5, #0
 8002404:	d1c3      	bne.n	800238e <xQueueGenericReceive+0xf6>
 8002406:	e77f      	b.n	8002308 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002408:	f000 fc08 	bl	8002c1c <xTaskGetSchedulerState>
 800240c:	2800      	cmp	r0, #0
 800240e:	f43f af63 	beq.w	80022d8 <xQueueGenericReceive+0x40>
 8002412:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002414:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8002416:	f8df a004 	ldr.w	sl, [pc, #4]	; 800241c <xQueueGenericReceive+0x184>
 800241a:	e7b9      	b.n	8002390 <xQueueGenericReceive+0xf8>
 800241c:	e000ed04 	.word	0xe000ed04

08002420 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002420:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002422:	4a07      	ldr	r2, [pc, #28]	; (8002440 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002424:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002426:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 800242a:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 800242e:	b91d      	cbnz	r5, 8002438 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002430:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002434:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002436:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002438:	3301      	adds	r3, #1
 800243a:	2b08      	cmp	r3, #8
 800243c:	d1f3      	bne.n	8002426 <vQueueAddToRegistry+0x6>
 800243e:	bd30      	pop	{r4, r5, pc}
 8002440:	20003db4 	.word	0x20003db4

08002444 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002444:	b570      	push	{r4, r5, r6, lr}
 8002446:	4604      	mov	r4, r0
 8002448:	460d      	mov	r5, r1
 800244a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800244c:	f7ff fb0a 	bl	8001a64 <vPortEnterCritical>
 8002450:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002454:	2bff      	cmp	r3, #255	; 0xff
 8002456:	bf04      	itt	eq
 8002458:	2300      	moveq	r3, #0
 800245a:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 800245e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002462:	2bff      	cmp	r3, #255	; 0xff
 8002464:	bf04      	itt	eq
 8002466:	2300      	moveq	r3, #0
 8002468:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 800246c:	f7ff fb1c 	bl	8001aa8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002470:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002472:	b92b      	cbnz	r3, 8002480 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002474:	4632      	mov	r2, r6
 8002476:	4629      	mov	r1, r5
 8002478:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800247c:	f000 fb1e 	bl	8002abc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002480:	4620      	mov	r0, r4
	}
 8002482:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8002486:	f7ff bd55 	b.w	8001f34 <prvUnlockQueue>
	...

0800248c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800248c:	4a06      	ldr	r2, [pc, #24]	; (80024a8 <prvResetNextTaskUnblockTime+0x1c>)
 800248e:	6813      	ldr	r3, [r2, #0]
 8002490:	6819      	ldr	r1, [r3, #0]
 8002492:	4b06      	ldr	r3, [pc, #24]	; (80024ac <prvResetNextTaskUnblockTime+0x20>)
 8002494:	b919      	cbnz	r1, 800249e <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002496:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800249e:	6812      	ldr	r2, [r2, #0]
 80024a0:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80024a2:	68d2      	ldr	r2, [r2, #12]
 80024a4:	6852      	ldr	r2, [r2, #4]
 80024a6:	e7f8      	b.n	800249a <prvResetNextTaskUnblockTime+0xe>
 80024a8:	20003c48 	.word	0x20003c48
 80024ac:	20003d20 	.word	0x20003d20

080024b0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80024b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80024b2:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024b4:	4e1b      	ldr	r6, [pc, #108]	; (8002524 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 80024b6:	681d      	ldr	r5, [r3, #0]
{
 80024b8:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024ba:	6830      	ldr	r0, [r6, #0]
 80024bc:	3004      	adds	r0, #4
{
 80024be:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024c0:	f7ff fa64 	bl	800198c <uxListRemove>
 80024c4:	4633      	mov	r3, r6
 80024c6:	b940      	cbnz	r0, 80024da <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80024c8:	6831      	ldr	r1, [r6, #0]
 80024ca:	4e17      	ldr	r6, [pc, #92]	; (8002528 <prvAddCurrentTaskToDelayedList+0x78>)
 80024cc:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80024ce:	6832      	ldr	r2, [r6, #0]
 80024d0:	2001      	movs	r0, #1
 80024d2:	4088      	lsls	r0, r1
 80024d4:	ea22 0200 	bic.w	r2, r2, r0
 80024d8:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80024da:	1c62      	adds	r2, r4, #1
 80024dc:	d107      	bne.n	80024ee <prvAddCurrentTaskToDelayedList+0x3e>
 80024de:	b137      	cbz	r7, 80024ee <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024e0:	6819      	ldr	r1, [r3, #0]
 80024e2:	4812      	ldr	r0, [pc, #72]	; (800252c <prvAddCurrentTaskToDelayedList+0x7c>)
 80024e4:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80024e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024ea:	f7ff ba2c 	b.w	8001946 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80024ee:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80024f0:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 80024f2:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80024f4:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 80024f6:	d907      	bls.n	8002508 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024f8:	4a0d      	ldr	r2, [pc, #52]	; (8002530 <prvAddCurrentTaskToDelayedList+0x80>)
 80024fa:	6810      	ldr	r0, [r2, #0]
 80024fc:	6819      	ldr	r1, [r3, #0]
}
 80024fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002502:	3104      	adds	r1, #4
 8002504:	f7ff ba2b 	b.w	800195e <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002508:	4a0a      	ldr	r2, [pc, #40]	; (8002534 <prvAddCurrentTaskToDelayedList+0x84>)
 800250a:	6810      	ldr	r0, [r2, #0]
 800250c:	6819      	ldr	r1, [r3, #0]
 800250e:	3104      	adds	r1, #4
 8002510:	f7ff fa25 	bl	800195e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <prvAddCurrentTaskToDelayedList+0x88>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800251a:	bf38      	it	cc
 800251c:	601c      	strcc	r4, [r3, #0]
 800251e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002520:	20003d68 	.word	0x20003d68
 8002524:	20003c44 	.word	0x20003c44
 8002528:	20003cf0 	.word	0x20003cf0
 800252c:	20003d40 	.word	0x20003d40
 8002530:	20003c4c 	.word	0x20003c4c
 8002534:	20003c48 	.word	0x20003c48
 8002538:	20003d20 	.word	0x20003d20

0800253c <prvTaskIsTaskSuspended.part.0>:
 800253c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002540:	f383 8811 	msr	BASEPRI, r3
 8002544:	f3bf 8f6f 	isb	sy
 8002548:	f3bf 8f4f 	dsb	sy
 800254c:	e7fe      	b.n	800254c <prvTaskIsTaskSuspended.part.0+0x10>
	...

08002550 <xTaskCreate>:
	{
 8002550:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002554:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8002558:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800255a:	4650      	mov	r0, sl
	{
 800255c:	460f      	mov	r7, r1
 800255e:	4699      	mov	r9, r3
 8002560:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002562:	f7ff fbd9 	bl	8001d18 <pvPortMalloc>
			if( pxStack != NULL )
 8002566:	4605      	mov	r5, r0
 8002568:	2800      	cmp	r0, #0
 800256a:	f000 8096 	beq.w	800269a <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800256e:	2054      	movs	r0, #84	; 0x54
 8002570:	f7ff fbd2 	bl	8001d18 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002574:	4604      	mov	r4, r0
 8002576:	2800      	cmp	r0, #0
 8002578:	f000 808c 	beq.w	8002694 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800257c:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8002580:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002582:	4455      	add	r5, sl
 8002584:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002586:	f025 0a07 	bic.w	sl, r5, #7
 800258a:	f100 0234 	add.w	r2, r0, #52	; 0x34
 800258e:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002590:	7859      	ldrb	r1, [r3, #1]
 8002592:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8002596:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800259a:	b109      	cbz	r1, 80025a0 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800259c:	42bb      	cmp	r3, r7
 800259e:	d1f7      	bne.n	8002590 <xTaskCreate+0x40>
 80025a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80025a2:	2d06      	cmp	r5, #6
 80025a4:	bf28      	it	cs
 80025a6:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80025a8:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80025ac:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 80025ae:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80025b0:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80025b2:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80025b4:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 80025b8:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80025bc:	f7ff f9c0 	bl	8001940 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025c0:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80025c4:	f104 0018 	add.w	r0, r4, #24
 80025c8:	f7ff f9ba 	bl	8001940 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80025cc:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80025d0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025d2:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80025d4:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80025d6:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80025da:	464a      	mov	r2, r9
 80025dc:	4641      	mov	r1, r8
 80025de:	4650      	mov	r0, sl
 80025e0:	f7ff fa16 	bl	8001a10 <pxPortInitialiseStack>
 80025e4:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80025e6:	b106      	cbz	r6, 80025ea <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80025e8:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 80025ea:	f7ff fa3b 	bl	8001a64 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80025ee:	4b32      	ldr	r3, [pc, #200]	; (80026b8 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 80025f0:	4e32      	ldr	r6, [pc, #200]	; (80026bc <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 80026e8 <xTaskCreate+0x198>
 80025f8:	3201      	adds	r2, #1
 80025fa:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80025fc:	6835      	ldr	r5, [r6, #0]
 80025fe:	2d00      	cmp	r5, #0
 8002600:	d14e      	bne.n	80026a0 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8002602:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d11d      	bne.n	8002646 <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800260a:	eb08 0005 	add.w	r0, r8, r5
 800260e:	3514      	adds	r5, #20
 8002610:	f7ff f98b 	bl	800192a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002614:	2d8c      	cmp	r5, #140	; 0x8c
 8002616:	d1f8      	bne.n	800260a <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8002618:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80026ec <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 800261c:	4d28      	ldr	r5, [pc, #160]	; (80026c0 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 800261e:	4648      	mov	r0, r9
 8002620:	f7ff f983 	bl	800192a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002624:	4628      	mov	r0, r5
 8002626:	f7ff f980 	bl	800192a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800262a:	4826      	ldr	r0, [pc, #152]	; (80026c4 <xTaskCreate+0x174>)
 800262c:	f7ff f97d 	bl	800192a <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002630:	4825      	ldr	r0, [pc, #148]	; (80026c8 <xTaskCreate+0x178>)
 8002632:	f7ff f97a 	bl	800192a <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8002636:	4825      	ldr	r0, [pc, #148]	; (80026cc <xTaskCreate+0x17c>)
 8002638:	f7ff f977 	bl	800192a <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800263c:	4b24      	ldr	r3, [pc, #144]	; (80026d0 <xTaskCreate+0x180>)
 800263e:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002642:	4b24      	ldr	r3, [pc, #144]	; (80026d4 <xTaskCreate+0x184>)
 8002644:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8002646:	4a24      	ldr	r2, [pc, #144]	; (80026d8 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8002648:	4924      	ldr	r1, [pc, #144]	; (80026dc <xTaskCreate+0x18c>)
		uxTaskNumber++;
 800264a:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800264c:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 800264e:	3301      	adds	r3, #1
 8002650:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002652:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002654:	2501      	movs	r5, #1
 8002656:	fa05 f302 	lsl.w	r3, r5, r2
 800265a:	4303      	orrs	r3, r0
 800265c:	2014      	movs	r0, #20
 800265e:	600b      	str	r3, [r1, #0]
 8002660:	fb00 8002 	mla	r0, r0, r2, r8
 8002664:	4639      	mov	r1, r7
 8002666:	f7ff f96e 	bl	8001946 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800266a:	f7ff fa1d 	bl	8001aa8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800266e:	4b1c      	ldr	r3, [pc, #112]	; (80026e0 <xTaskCreate+0x190>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	b163      	cbz	r3, 800268e <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002674:	6833      	ldr	r3, [r6, #0]
 8002676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002678:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800267a:	429a      	cmp	r2, r3
 800267c:	d207      	bcs.n	800268e <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 800267e:	4b19      	ldr	r3, [pc, #100]	; (80026e4 <xTaskCreate+0x194>)
 8002680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	f3bf 8f4f 	dsb	sy
 800268a:	f3bf 8f6f 	isb	sy
	}
 800268e:	4628      	mov	r0, r5
 8002690:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8002694:	4628      	mov	r0, r5
 8002696:	f7ff fbcd 	bl	8001e34 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800269a:	f04f 35ff 	mov.w	r5, #4294967295
 800269e:	e7f6      	b.n	800268e <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 80026a0:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <xTaskCreate+0x190>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1ce      	bne.n	8002646 <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80026a8:	6833      	ldr	r3, [r6, #0]
 80026aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80026ae:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80026b0:	bf98      	it	ls
 80026b2:	6034      	strls	r4, [r6, #0]
 80026b4:	e7c7      	b.n	8002646 <xTaskCreate+0xf6>
 80026b6:	bf00      	nop
 80026b8:	20003cdc 	.word	0x20003cdc
 80026bc:	20003c44 	.word	0x20003c44
 80026c0:	20003d08 	.word	0x20003d08
 80026c4:	20003d28 	.word	0x20003d28
 80026c8:	20003d54 	.word	0x20003d54
 80026cc:	20003d40 	.word	0x20003d40
 80026d0:	20003c48 	.word	0x20003c48
 80026d4:	20003c4c 	.word	0x20003c4c
 80026d8:	20003cec 	.word	0x20003cec
 80026dc:	20003cf0 	.word	0x20003cf0
 80026e0:	20003d3c 	.word	0x20003d3c
 80026e4:	e000ed04 	.word	0xe000ed04
 80026e8:	20003c50 	.word	0x20003c50
 80026ec:	20003cf4 	.word	0x20003cf4

080026f0 <vTaskStartScheduler>:
{
 80026f0:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80026f2:	4b19      	ldr	r3, [pc, #100]	; (8002758 <vTaskStartScheduler+0x68>)
 80026f4:	9301      	str	r3, [sp, #4]
 80026f6:	2400      	movs	r4, #0
 80026f8:	9400      	str	r4, [sp, #0]
 80026fa:	4623      	mov	r3, r4
 80026fc:	2280      	movs	r2, #128	; 0x80
 80026fe:	4917      	ldr	r1, [pc, #92]	; (800275c <vTaskStartScheduler+0x6c>)
 8002700:	4817      	ldr	r0, [pc, #92]	; (8002760 <vTaskStartScheduler+0x70>)
 8002702:	f7ff ff25 	bl	8002550 <xTaskCreate>
		if( xReturn == pdPASS )
 8002706:	2801      	cmp	r0, #1
 8002708:	d118      	bne.n	800273c <vTaskStartScheduler+0x4c>
			xReturn = xTimerCreateTimerTask();
 800270a:	f000 fb83 	bl	8002e14 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800270e:	2801      	cmp	r0, #1
 8002710:	d114      	bne.n	800273c <vTaskStartScheduler+0x4c>
 8002712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002716:	f383 8811 	msr	BASEPRI, r3
 800271a:	f3bf 8f6f 	isb	sy
 800271e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002722:	4b10      	ldr	r3, [pc, #64]	; (8002764 <vTaskStartScheduler+0x74>)
 8002724:	f04f 32ff 	mov.w	r2, #4294967295
 8002728:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800272a:	4b0f      	ldr	r3, [pc, #60]	; (8002768 <vTaskStartScheduler+0x78>)
 800272c:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800272e:	4b0f      	ldr	r3, [pc, #60]	; (800276c <vTaskStartScheduler+0x7c>)
 8002730:	601c      	str	r4, [r3, #0]
}
 8002732:	b002      	add	sp, #8
 8002734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8002738:	f7ff ba26 	b.w	8001b88 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800273c:	3001      	adds	r0, #1
 800273e:	d108      	bne.n	8002752 <vTaskStartScheduler+0x62>
 8002740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002744:	f383 8811 	msr	BASEPRI, r3
 8002748:	f3bf 8f6f 	isb	sy
 800274c:	f3bf 8f4f 	dsb	sy
 8002750:	e7fe      	b.n	8002750 <vTaskStartScheduler+0x60>
}
 8002752:	b002      	add	sp, #8
 8002754:	bd10      	pop	{r4, pc}
 8002756:	bf00      	nop
 8002758:	20003d1c 	.word	0x20003d1c
 800275c:	08003c10 	.word	0x08003c10
 8002760:	080029a1 	.word	0x080029a1
 8002764:	20003d20 	.word	0x20003d20
 8002768:	20003d3c 	.word	0x20003d3c
 800276c:	20003d68 	.word	0x20003d68

08002770 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002770:	4a02      	ldr	r2, [pc, #8]	; (800277c <vTaskSuspendAll+0xc>)
 8002772:	6813      	ldr	r3, [r2, #0]
 8002774:	3301      	adds	r3, #1
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	20003ce8 	.word	0x20003ce8

08002780 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8002780:	4b01      	ldr	r3, [pc, #4]	; (8002788 <xTaskGetTickCount+0x8>)
 8002782:	6818      	ldr	r0, [r3, #0]
}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	20003d68 	.word	0x20003d68

0800278c <xTaskIncrementTick>:
{
 800278c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002790:	4b3c      	ldr	r3, [pc, #240]	; (8002884 <xTaskIncrementTick+0xf8>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d153      	bne.n	8002840 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8002798:	4b3b      	ldr	r3, [pc, #236]	; (8002888 <xTaskIncrementTick+0xfc>)
 800279a:	681c      	ldr	r4, [r3, #0]
 800279c:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800279e:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80027a0:	b9bc      	cbnz	r4, 80027d2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80027a2:	4b3a      	ldr	r3, [pc, #232]	; (800288c <xTaskIncrementTick+0x100>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	6812      	ldr	r2, [r2, #0]
 80027a8:	b142      	cbz	r2, 80027bc <xTaskIncrementTick+0x30>
 80027aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027ae:	f383 8811 	msr	BASEPRI, r3
 80027b2:	f3bf 8f6f 	isb	sy
 80027b6:	f3bf 8f4f 	dsb	sy
 80027ba:	e7fe      	b.n	80027ba <xTaskIncrementTick+0x2e>
 80027bc:	4a34      	ldr	r2, [pc, #208]	; (8002890 <xTaskIncrementTick+0x104>)
 80027be:	6819      	ldr	r1, [r3, #0]
 80027c0:	6810      	ldr	r0, [r2, #0]
 80027c2:	6018      	str	r0, [r3, #0]
 80027c4:	6011      	str	r1, [r2, #0]
 80027c6:	4a33      	ldr	r2, [pc, #204]	; (8002894 <xTaskIncrementTick+0x108>)
 80027c8:	6813      	ldr	r3, [r2, #0]
 80027ca:	3301      	adds	r3, #1
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	f7ff fe5d 	bl	800248c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80027d2:	4d31      	ldr	r5, [pc, #196]	; (8002898 <xTaskIncrementTick+0x10c>)
 80027d4:	4f31      	ldr	r7, [pc, #196]	; (800289c <xTaskIncrementTick+0x110>)
 80027d6:	682b      	ldr	r3, [r5, #0]
 80027d8:	429c      	cmp	r4, r3
 80027da:	f04f 0b00 	mov.w	fp, #0
 80027de:	d33e      	bcc.n	800285e <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027e0:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 800288c <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 80027e4:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80028ac <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027e8:	f8d8 2000 	ldr.w	r2, [r8]
 80027ec:	6812      	ldr	r2, [r2, #0]
 80027ee:	bb72      	cbnz	r2, 800284e <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027f0:	f04f 32ff 	mov.w	r2, #4294967295
 80027f4:	602a      	str	r2, [r5, #0]
					break;
 80027f6:	e032      	b.n	800285e <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80027f8:	f106 0a04 	add.w	sl, r6, #4
 80027fc:	4650      	mov	r0, sl
 80027fe:	f7ff f8c5 	bl	800198c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002802:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002804:	b119      	cbz	r1, 800280e <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002806:	f106 0018 	add.w	r0, r6, #24
 800280a:	f7ff f8bf 	bl	800198c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800280e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002810:	f8d9 3000 	ldr.w	r3, [r9]
 8002814:	2201      	movs	r2, #1
 8002816:	fa02 f100 	lsl.w	r1, r2, r0
 800281a:	4319      	orrs	r1, r3
 800281c:	4b20      	ldr	r3, [pc, #128]	; (80028a0 <xTaskIncrementTick+0x114>)
 800281e:	f8c9 1000 	str.w	r1, [r9]
 8002822:	f04f 0e14 	mov.w	lr, #20
 8002826:	4651      	mov	r1, sl
 8002828:	fb0e 3000 	mla	r0, lr, r0, r3
 800282c:	f7ff f88b 	bl	8001946 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002830:	6838      	ldr	r0, [r7, #0]
 8002832:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002834:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002836:	4291      	cmp	r1, r2
 8002838:	bf28      	it	cs
 800283a:	f04f 0b01 	movcs.w	fp, #1
 800283e:	e7d3      	b.n	80027e8 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002840:	4a18      	ldr	r2, [pc, #96]	; (80028a4 <xTaskIncrementTick+0x118>)
 8002842:	6813      	ldr	r3, [r2, #0]
 8002844:	3301      	adds	r3, #1
 8002846:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8002848:	f04f 0b00 	mov.w	fp, #0
 800284c:	e011      	b.n	8002872 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800284e:	f8d8 2000 	ldr.w	r2, [r8]
 8002852:	68d2      	ldr	r2, [r2, #12]
 8002854:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002856:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8002858:	428c      	cmp	r4, r1
 800285a:	d2cd      	bcs.n	80027f8 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 800285c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800285e:	683a      	ldr	r2, [r7, #0]
 8002860:	4b0f      	ldr	r3, [pc, #60]	; (80028a0 <xTaskIncrementTick+0x114>)
 8002862:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002864:	2214      	movs	r2, #20
 8002866:	434a      	muls	r2, r1
 8002868:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 800286a:	2a02      	cmp	r2, #2
 800286c:	bf28      	it	cs
 800286e:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8002872:	4a0d      	ldr	r2, [pc, #52]	; (80028a8 <xTaskIncrementTick+0x11c>)
 8002874:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002876:	2a00      	cmp	r2, #0
 8002878:	bf18      	it	ne
 800287a:	f04f 0b01 	movne.w	fp, #1
}
 800287e:	4658      	mov	r0, fp
 8002880:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002884:	20003ce8 	.word	0x20003ce8
 8002888:	20003d68 	.word	0x20003d68
 800288c:	20003c48 	.word	0x20003c48
 8002890:	20003c4c 	.word	0x20003c4c
 8002894:	20003d24 	.word	0x20003d24
 8002898:	20003d20 	.word	0x20003d20
 800289c:	20003c44 	.word	0x20003c44
 80028a0:	20003c50 	.word	0x20003c50
 80028a4:	20003ce4 	.word	0x20003ce4
 80028a8:	20003d6c 	.word	0x20003d6c
 80028ac:	20003cf0 	.word	0x20003cf0

080028b0 <xTaskResumeAll>:
{
 80028b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80028b4:	4c31      	ldr	r4, [pc, #196]	; (800297c <xTaskResumeAll+0xcc>)
 80028b6:	6823      	ldr	r3, [r4, #0]
 80028b8:	b943      	cbnz	r3, 80028cc <xTaskResumeAll+0x1c>
 80028ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028be:	f383 8811 	msr	BASEPRI, r3
 80028c2:	f3bf 8f6f 	isb	sy
 80028c6:	f3bf 8f4f 	dsb	sy
 80028ca:	e7fe      	b.n	80028ca <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80028cc:	f7ff f8ca 	bl	8001a64 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80028d0:	6823      	ldr	r3, [r4, #0]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80028d6:	6824      	ldr	r4, [r4, #0]
 80028d8:	b12c      	cbz	r4, 80028e6 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80028da:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80028dc:	f7ff f8e4 	bl	8001aa8 <vPortExitCritical>
}
 80028e0:	4620      	mov	r0, r4
 80028e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80028e6:	4b26      	ldr	r3, [pc, #152]	; (8002980 <xTaskResumeAll+0xd0>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0f5      	beq.n	80028da <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80028ee:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8002998 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 80028f2:	4f24      	ldr	r7, [pc, #144]	; (8002984 <xTaskResumeAll+0xd4>)
 80028f4:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800299c <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80028f8:	f8d9 3000 	ldr.w	r3, [r9]
 80028fc:	b9e3      	cbnz	r3, 8002938 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 80028fe:	b10c      	cbz	r4, 8002904 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8002900:	f7ff fdc4 	bl	800248c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002904:	4d20      	ldr	r5, [pc, #128]	; (8002988 <xTaskResumeAll+0xd8>)
 8002906:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002908:	b144      	cbz	r4, 800291c <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 800290a:	4e20      	ldr	r6, [pc, #128]	; (800298c <xTaskResumeAll+0xdc>)
 800290c:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800290e:	f7ff ff3d 	bl	800278c <xTaskIncrementTick>
 8002912:	b100      	cbz	r0, 8002916 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8002914:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002916:	3c01      	subs	r4, #1
 8002918:	d1f9      	bne.n	800290e <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 800291a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 800291c:	4b1b      	ldr	r3, [pc, #108]	; (800298c <xTaskResumeAll+0xdc>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0da      	beq.n	80028da <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002924:	4b1a      	ldr	r3, [pc, #104]	; (8002990 <xTaskResumeAll+0xe0>)
 8002926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	f3bf 8f4f 	dsb	sy
 8002930:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002934:	2401      	movs	r4, #1
 8002936:	e7d1      	b.n	80028dc <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002938:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800293c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800293e:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002940:	f104 0018 	add.w	r0, r4, #24
 8002944:	f7ff f822 	bl	800198c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002948:	4630      	mov	r0, r6
 800294a:	f7ff f81f 	bl	800198c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800294e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002950:	6839      	ldr	r1, [r7, #0]
 8002952:	2501      	movs	r5, #1
 8002954:	fa05 f302 	lsl.w	r3, r5, r2
 8002958:	2014      	movs	r0, #20
 800295a:	430b      	orrs	r3, r1
 800295c:	fb00 8002 	mla	r0, r0, r2, r8
 8002960:	4631      	mov	r1, r6
 8002962:	603b      	str	r3, [r7, #0]
 8002964:	f7fe ffef 	bl	8001946 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002968:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <xTaskResumeAll+0xe4>)
 800296a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002970:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8002972:	bf24      	itt	cs
 8002974:	4b05      	ldrcs	r3, [pc, #20]	; (800298c <xTaskResumeAll+0xdc>)
 8002976:	601d      	strcs	r5, [r3, #0]
 8002978:	e7be      	b.n	80028f8 <xTaskResumeAll+0x48>
 800297a:	bf00      	nop
 800297c:	20003ce8 	.word	0x20003ce8
 8002980:	20003cdc 	.word	0x20003cdc
 8002984:	20003cf0 	.word	0x20003cf0
 8002988:	20003ce4 	.word	0x20003ce4
 800298c:	20003d6c 	.word	0x20003d6c
 8002990:	e000ed04 	.word	0xe000ed04
 8002994:	20003c44 	.word	0x20003c44
 8002998:	20003d28 	.word	0x20003d28
 800299c:	20003c50 	.word	0x20003c50

080029a0 <prvIdleTask>:
{
 80029a0:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80029a2:	4e17      	ldr	r6, [pc, #92]	; (8002a00 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80029a4:	4c17      	ldr	r4, [pc, #92]	; (8002a04 <prvIdleTask+0x64>)
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	b963      	cbnz	r3, 80029c4 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80029aa:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <prvIdleTask+0x68>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d9f8      	bls.n	80029a4 <prvIdleTask+0x4>
				taskYIELD();
 80029b2:	4b16      	ldr	r3, [pc, #88]	; (8002a0c <prvIdleTask+0x6c>)
 80029b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	f3bf 8f4f 	dsb	sy
 80029be:	f3bf 8f6f 	isb	sy
 80029c2:	e7ef      	b.n	80029a4 <prvIdleTask+0x4>
			vTaskSuspendAll();
 80029c4:	f7ff fed4 	bl	8002770 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80029c8:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 80029ca:	f7ff ff71 	bl	80028b0 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 80029ce:	2d00      	cmp	r5, #0
 80029d0:	d0e9      	beq.n	80029a6 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 80029d2:	f7ff f847 	bl	8001a64 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80029d6:	68f3      	ldr	r3, [r6, #12]
 80029d8:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029da:	1d28      	adds	r0, r5, #4
 80029dc:	f7fe ffd6 	bl	800198c <uxListRemove>
					--uxCurrentNumberOfTasks;
 80029e0:	4a0b      	ldr	r2, [pc, #44]	; (8002a10 <prvIdleTask+0x70>)
 80029e2:	6813      	ldr	r3, [r2, #0]
 80029e4:	3b01      	subs	r3, #1
 80029e6:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80029e8:	6823      	ldr	r3, [r4, #0]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 80029ee:	f7ff f85b 	bl	8001aa8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80029f2:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80029f4:	f7ff fa1e 	bl	8001e34 <vPortFree>
			vPortFree( pxTCB );
 80029f8:	4628      	mov	r0, r5
 80029fa:	f7ff fa1b 	bl	8001e34 <vPortFree>
 80029fe:	e7d2      	b.n	80029a6 <prvIdleTask+0x6>
 8002a00:	20003d54 	.word	0x20003d54
 8002a04:	20003ce0 	.word	0x20003ce0
 8002a08:	20003c50 	.word	0x20003c50
 8002a0c:	e000ed04 	.word	0xe000ed04
 8002a10:	20003cdc 	.word	0x20003cdc

08002a14 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002a14:	4b17      	ldr	r3, [pc, #92]	; (8002a74 <vTaskSwitchContext+0x60>)
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	4b17      	ldr	r3, [pc, #92]	; (8002a78 <vTaskSwitchContext+0x64>)
{
 8002a1a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002a1c:	b112      	cbz	r2, 8002a24 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8002a1e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8002a24:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002a26:	4b15      	ldr	r3, [pc, #84]	; (8002a7c <vTaskSwitchContext+0x68>)
 8002a28:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8002a2a:	fab3 f383 	clz	r3, r3
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	f1c3 031f 	rsb	r3, r3, #31
 8002a34:	2214      	movs	r2, #20
 8002a36:	4912      	ldr	r1, [pc, #72]	; (8002a80 <vTaskSwitchContext+0x6c>)
 8002a38:	435a      	muls	r2, r3
 8002a3a:	1888      	adds	r0, r1, r2
 8002a3c:	588c      	ldr	r4, [r1, r2]
 8002a3e:	b944      	cbnz	r4, 8002a52 <vTaskSwitchContext+0x3e>
	__asm volatile
 8002a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a44:	f383 8811 	msr	BASEPRI, r3
 8002a48:	f3bf 8f6f 	isb	sy
 8002a4c:	f3bf 8f4f 	dsb	sy
 8002a50:	e7fe      	b.n	8002a50 <vTaskSwitchContext+0x3c>
 8002a52:	6844      	ldr	r4, [r0, #4]
 8002a54:	3208      	adds	r2, #8
 8002a56:	6864      	ldr	r4, [r4, #4]
 8002a58:	6044      	str	r4, [r0, #4]
 8002a5a:	440a      	add	r2, r1
 8002a5c:	4294      	cmp	r4, r2
 8002a5e:	bf04      	itt	eq
 8002a60:	6862      	ldreq	r2, [r4, #4]
 8002a62:	6042      	streq	r2, [r0, #4]
 8002a64:	2214      	movs	r2, #20
 8002a66:	fb02 1303 	mla	r3, r2, r3, r1
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	68da      	ldr	r2, [r3, #12]
 8002a6e:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <vTaskSwitchContext+0x70>)
 8002a70:	e7d6      	b.n	8002a20 <vTaskSwitchContext+0xc>
 8002a72:	bf00      	nop
 8002a74:	20003ce8 	.word	0x20003ce8
 8002a78:	20003d6c 	.word	0x20003d6c
 8002a7c:	20003cf0 	.word	0x20003cf0
 8002a80:	20003c50 	.word	0x20003c50
 8002a84:	20003c44 	.word	0x20003c44

08002a88 <vTaskPlaceOnEventList>:
{
 8002a88:	b510      	push	{r4, lr}
 8002a8a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8002a8c:	b940      	cbnz	r0, 8002aa0 <vTaskPlaceOnEventList+0x18>
 8002a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a92:	f383 8811 	msr	BASEPRI, r3
 8002a96:	f3bf 8f6f 	isb	sy
 8002a9a:	f3bf 8f4f 	dsb	sy
 8002a9e:	e7fe      	b.n	8002a9e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <vTaskPlaceOnEventList+0x30>)
 8002aa2:	6819      	ldr	r1, [r3, #0]
 8002aa4:	3118      	adds	r1, #24
 8002aa6:	f7fe ff5a 	bl	800195e <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002aaa:	4620      	mov	r0, r4
 8002aac:	2101      	movs	r1, #1
}
 8002aae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002ab2:	f7ff bcfd 	b.w	80024b0 <prvAddCurrentTaskToDelayedList>
 8002ab6:	bf00      	nop
 8002ab8:	20003c44 	.word	0x20003c44

08002abc <vTaskPlaceOnEventListRestricted>:
	{
 8002abc:	b538      	push	{r3, r4, r5, lr}
 8002abe:	460d      	mov	r5, r1
 8002ac0:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8002ac2:	b940      	cbnz	r0, 8002ad6 <vTaskPlaceOnEventListRestricted+0x1a>
 8002ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ac8:	f383 8811 	msr	BASEPRI, r3
 8002acc:	f3bf 8f6f 	isb	sy
 8002ad0:	f3bf 8f4f 	dsb	sy
 8002ad4:	e7fe      	b.n	8002ad4 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002ad6:	4b07      	ldr	r3, [pc, #28]	; (8002af4 <vTaskPlaceOnEventListRestricted+0x38>)
 8002ad8:	6819      	ldr	r1, [r3, #0]
 8002ada:	3118      	adds	r1, #24
 8002adc:	f7fe ff33 	bl	8001946 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8002ae0:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002ae2:	4621      	mov	r1, r4
 8002ae4:	bf0c      	ite	eq
 8002ae6:	4628      	moveq	r0, r5
 8002ae8:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8002aec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002af0:	f7ff bcde 	b.w	80024b0 <prvAddCurrentTaskToDelayedList>
 8002af4:	20003c44 	.word	0x20003c44

08002af8 <xTaskRemoveFromEventList>:
{
 8002af8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002afa:	68c3      	ldr	r3, [r0, #12]
 8002afc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002afe:	b944      	cbnz	r4, 8002b12 <xTaskRemoveFromEventList+0x1a>
 8002b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b04:	f383 8811 	msr	BASEPRI, r3
 8002b08:	f3bf 8f6f 	isb	sy
 8002b0c:	f3bf 8f4f 	dsb	sy
 8002b10:	e7fe      	b.n	8002b10 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002b12:	f104 0518 	add.w	r5, r4, #24
 8002b16:	4628      	mov	r0, r5
 8002b18:	f7fe ff38 	bl	800198c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b1c:	4b11      	ldr	r3, [pc, #68]	; (8002b64 <xTaskRemoveFromEventList+0x6c>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	b9e3      	cbnz	r3, 8002b5c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002b22:	1d25      	adds	r5, r4, #4
 8002b24:	4628      	mov	r0, r5
 8002b26:	f7fe ff31 	bl	800198c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002b2a:	490f      	ldr	r1, [pc, #60]	; (8002b68 <xTaskRemoveFromEventList+0x70>)
 8002b2c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002b2e:	6808      	ldr	r0, [r1, #0]
 8002b30:	2301      	movs	r3, #1
 8002b32:	4093      	lsls	r3, r2
 8002b34:	4303      	orrs	r3, r0
 8002b36:	600b      	str	r3, [r1, #0]
 8002b38:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <xTaskRemoveFromEventList+0x74>)
 8002b3a:	2014      	movs	r0, #20
 8002b3c:	4629      	mov	r1, r5
 8002b3e:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002b42:	f7fe ff00 	bl	8001946 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002b46:	4b0a      	ldr	r3, [pc, #40]	; (8002b70 <xTaskRemoveFromEventList+0x78>)
 8002b48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8002b50:	bf83      	ittte	hi
 8002b52:	4b08      	ldrhi	r3, [pc, #32]	; (8002b74 <xTaskRemoveFromEventList+0x7c>)
 8002b54:	2001      	movhi	r0, #1
 8002b56:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8002b58:	2000      	movls	r0, #0
}
 8002b5a:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002b5c:	4629      	mov	r1, r5
 8002b5e:	4806      	ldr	r0, [pc, #24]	; (8002b78 <xTaskRemoveFromEventList+0x80>)
 8002b60:	e7ef      	b.n	8002b42 <xTaskRemoveFromEventList+0x4a>
 8002b62:	bf00      	nop
 8002b64:	20003ce8 	.word	0x20003ce8
 8002b68:	20003cf0 	.word	0x20003cf0
 8002b6c:	20003c50 	.word	0x20003c50
 8002b70:	20003c44 	.word	0x20003c44
 8002b74:	20003d6c 	.word	0x20003d6c
 8002b78:	20003d28 	.word	0x20003d28

08002b7c <vTaskSetTimeOutState>:
{
 8002b7c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 8002b7e:	b908      	cbnz	r0, 8002b84 <vTaskSetTimeOutState+0x8>
 8002b80:	f7ff fcdc 	bl	800253c <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002b84:	4b03      	ldr	r3, [pc, #12]	; (8002b94 <vTaskSetTimeOutState+0x18>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002b8a:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <vTaskSetTimeOutState+0x1c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6043      	str	r3, [r0, #4]
 8002b90:	bd08      	pop	{r3, pc}
 8002b92:	bf00      	nop
 8002b94:	20003d24 	.word	0x20003d24
 8002b98:	20003d68 	.word	0x20003d68

08002b9c <xTaskCheckForTimeOut>:
{
 8002b9c:	b538      	push	{r3, r4, r5, lr}
 8002b9e:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8002ba0:	4604      	mov	r4, r0
 8002ba2:	b940      	cbnz	r0, 8002bb6 <xTaskCheckForTimeOut+0x1a>
 8002ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba8:	f383 8811 	msr	BASEPRI, r3
 8002bac:	f3bf 8f6f 	isb	sy
 8002bb0:	f3bf 8f4f 	dsb	sy
 8002bb4:	e7fe      	b.n	8002bb4 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8002bb6:	b941      	cbnz	r1, 8002bca <xTaskCheckForTimeOut+0x2e>
 8002bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bbc:	f383 8811 	msr	BASEPRI, r3
 8002bc0:	f3bf 8f6f 	isb	sy
 8002bc4:	f3bf 8f4f 	dsb	sy
 8002bc8:	e7fe      	b.n	8002bc8 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8002bca:	f7fe ff4b 	bl	8001a64 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8002bce:	4b0e      	ldr	r3, [pc, #56]	; (8002c08 <xTaskCheckForTimeOut+0x6c>)
 8002bd0:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8002bd2:	682b      	ldr	r3, [r5, #0]
 8002bd4:	1c5a      	adds	r2, r3, #1
 8002bd6:	d010      	beq.n	8002bfa <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002bd8:	4a0c      	ldr	r2, [pc, #48]	; (8002c0c <xTaskCheckForTimeOut+0x70>)
 8002bda:	6820      	ldr	r0, [r4, #0]
 8002bdc:	6812      	ldr	r2, [r2, #0]
 8002bde:	4290      	cmp	r0, r2
 8002be0:	6862      	ldr	r2, [r4, #4]
 8002be2:	d001      	beq.n	8002be8 <xTaskCheckForTimeOut+0x4c>
 8002be4:	4291      	cmp	r1, r2
 8002be6:	d20d      	bcs.n	8002c04 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002be8:	1a88      	subs	r0, r1, r2
 8002bea:	4283      	cmp	r3, r0
 8002bec:	d90a      	bls.n	8002c04 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002bee:	1a5b      	subs	r3, r3, r1
 8002bf0:	4413      	add	r3, r2
 8002bf2:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002bf4:	4620      	mov	r0, r4
 8002bf6:	f7ff ffc1 	bl	8002b7c <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 8002bfa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002bfc:	f7fe ff54 	bl	8001aa8 <vPortExitCritical>
}
 8002c00:	4620      	mov	r0, r4
 8002c02:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8002c04:	2401      	movs	r4, #1
 8002c06:	e7f9      	b.n	8002bfc <xTaskCheckForTimeOut+0x60>
 8002c08:	20003d68 	.word	0x20003d68
 8002c0c:	20003d24 	.word	0x20003d24

08002c10 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8002c10:	4b01      	ldr	r3, [pc, #4]	; (8002c18 <vTaskMissedYield+0x8>)
 8002c12:	2201      	movs	r2, #1
 8002c14:	601a      	str	r2, [r3, #0]
 8002c16:	4770      	bx	lr
 8002c18:	20003d6c 	.word	0x20003d6c

08002c1c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002c1c:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <xTaskGetSchedulerState+0x18>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	b133      	cbz	r3, 8002c30 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c22:	4b05      	ldr	r3, [pc, #20]	; (8002c38 <xTaskGetSchedulerState+0x1c>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8002c28:	bf0c      	ite	eq
 8002c2a:	2002      	moveq	r0, #2
 8002c2c:	2000      	movne	r0, #0
 8002c2e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002c30:	2001      	movs	r0, #1
	}
 8002c32:	4770      	bx	lr
 8002c34:	20003d3c 	.word	0x20003d3c
 8002c38:	20003ce8 	.word	0x20003ce8

08002c3c <vTaskPriorityInherit>:
	{
 8002c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 8002c40:	4604      	mov	r4, r0
 8002c42:	2800      	cmp	r0, #0
 8002c44:	d038      	beq.n	8002cb8 <vTaskPriorityInherit+0x7c>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002c46:	4d1d      	ldr	r5, [pc, #116]	; (8002cbc <vTaskPriorityInherit+0x80>)
 8002c48:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002c4a:	682a      	ldr	r2, [r5, #0]
 8002c4c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d232      	bcs.n	8002cb8 <vTaskPriorityInherit+0x7c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002c52:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002c54:	4e1a      	ldr	r6, [pc, #104]	; (8002cc0 <vTaskPriorityInherit+0x84>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002c56:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c58:	bfa1      	itttt	ge
 8002c5a:	682a      	ldrge	r2, [r5, #0]
 8002c5c:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 8002c5e:	f1c2 0207 	rsbge	r2, r2, #7
 8002c62:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002c64:	2714      	movs	r7, #20
 8002c66:	6942      	ldr	r2, [r0, #20]
 8002c68:	fb07 6303 	mla	r3, r7, r3, r6
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d120      	bne.n	8002cb2 <vTaskPriorityInherit+0x76>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c70:	f100 0804 	add.w	r8, r0, #4
 8002c74:	4640      	mov	r0, r8
 8002c76:	f7fe fe89 	bl	800198c <uxListRemove>
 8002c7a:	4a12      	ldr	r2, [pc, #72]	; (8002cc4 <vTaskPriorityInherit+0x88>)
 8002c7c:	b948      	cbnz	r0, 8002c92 <vTaskPriorityInherit+0x56>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002c7e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002c80:	4347      	muls	r7, r0
 8002c82:	59f3      	ldr	r3, [r6, r7]
 8002c84:	b92b      	cbnz	r3, 8002c92 <vTaskPriorityInherit+0x56>
 8002c86:	6813      	ldr	r3, [r2, #0]
 8002c88:	2101      	movs	r1, #1
 8002c8a:	4081      	lsls	r1, r0
 8002c8c:	ea23 0301 	bic.w	r3, r3, r1
 8002c90:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002c92:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 8002c94:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002c96:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002c98:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	4083      	lsls	r3, r0
 8002c9e:	430b      	orrs	r3, r1
 8002ca0:	6013      	str	r3, [r2, #0]
 8002ca2:	2314      	movs	r3, #20
 8002ca4:	4641      	mov	r1, r8
 8002ca6:	fb03 6000 	mla	r0, r3, r0, r6
	}
 8002caa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8002cae:	f7fe be4a 	b.w	8001946 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002cb2:	682b      	ldr	r3, [r5, #0]
 8002cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb6:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cbc:	20003c44 	.word	0x20003c44
 8002cc0:	20003c50 	.word	0x20003c50
 8002cc4:	20003cf0 	.word	0x20003cf0

08002cc8 <xTaskPriorityDisinherit>:
	{
 8002cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8002cca:	4604      	mov	r4, r0
 8002ccc:	b908      	cbnz	r0, 8002cd2 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8002cce:	2000      	movs	r0, #0
 8002cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8002cd2:	4b22      	ldr	r3, [pc, #136]	; (8002d5c <xTaskPriorityDisinherit+0x94>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4298      	cmp	r0, r3
 8002cd8:	d008      	beq.n	8002cec <xTaskPriorityDisinherit+0x24>
 8002cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cde:	f383 8811 	msr	BASEPRI, r3
 8002ce2:	f3bf 8f6f 	isb	sy
 8002ce6:	f3bf 8f4f 	dsb	sy
 8002cea:	e7fe      	b.n	8002cea <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8002cec:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002cee:	b943      	cbnz	r3, 8002d02 <xTaskPriorityDisinherit+0x3a>
 8002cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf4:	f383 8811 	msr	BASEPRI, r3
 8002cf8:	f3bf 8f6f 	isb	sy
 8002cfc:	f3bf 8f4f 	dsb	sy
 8002d00:	e7fe      	b.n	8002d00 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002d02:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002d04:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8002d06:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002d08:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8002d0a:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002d0c:	d0df      	beq.n	8002cce <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1dd      	bne.n	8002cce <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d12:	1d05      	adds	r5, r0, #4
 8002d14:	4628      	mov	r0, r5
 8002d16:	f7fe fe39 	bl	800198c <uxListRemove>
 8002d1a:	4e11      	ldr	r6, [pc, #68]	; (8002d60 <xTaskPriorityDisinherit+0x98>)
 8002d1c:	4a11      	ldr	r2, [pc, #68]	; (8002d64 <xTaskPriorityDisinherit+0x9c>)
 8002d1e:	b950      	cbnz	r0, 8002d36 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002d20:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002d22:	2114      	movs	r1, #20
 8002d24:	4379      	muls	r1, r7
 8002d26:	5873      	ldr	r3, [r6, r1]
 8002d28:	b92b      	cbnz	r3, 8002d36 <xTaskPriorityDisinherit+0x6e>
 8002d2a:	6813      	ldr	r3, [r2, #0]
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	40b8      	lsls	r0, r7
 8002d30:	ea23 0300 	bic.w	r3, r3, r0
 8002d34:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002d36:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002d38:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d3a:	f1c3 0107 	rsb	r1, r3, #7
 8002d3e:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8002d40:	6811      	ldr	r1, [r2, #0]
 8002d42:	2401      	movs	r4, #1
 8002d44:	fa04 f003 	lsl.w	r0, r4, r3
 8002d48:	4308      	orrs	r0, r1
 8002d4a:	6010      	str	r0, [r2, #0]
 8002d4c:	2014      	movs	r0, #20
 8002d4e:	fb00 6003 	mla	r0, r0, r3, r6
 8002d52:	4629      	mov	r1, r5
 8002d54:	f7fe fdf7 	bl	8001946 <vListInsertEnd>
					xReturn = pdTRUE;
 8002d58:	4620      	mov	r0, r4
	}
 8002d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d5c:	20003c44 	.word	0x20003c44
 8002d60:	20003c50 	.word	0x20003c50
 8002d64:	20003cf0 	.word	0x20003cf0

08002d68 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8002d68:	4b04      	ldr	r3, [pc, #16]	; (8002d7c <pvTaskIncrementMutexHeldCount+0x14>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	b11a      	cbz	r2, 8002d76 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8002d6e:	6819      	ldr	r1, [r3, #0]
 8002d70:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8002d72:	3201      	adds	r2, #1
 8002d74:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8002d76:	6818      	ldr	r0, [r3, #0]
	}
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	20003c44 	.word	0x20003c44

08002d80 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8002d82:	4c0f      	ldr	r4, [pc, #60]	; (8002dc0 <prvCheckForValidListAndQueue+0x40>)
	taskENTER_CRITICAL();
 8002d84:	f7fe fe6e 	bl	8001a64 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8002d88:	6825      	ldr	r5, [r4, #0]
 8002d8a:	b9ad      	cbnz	r5, 8002db8 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8002d8c:	4f0d      	ldr	r7, [pc, #52]	; (8002dc4 <prvCheckForValidListAndQueue+0x44>)
			vListInitialise( &xActiveTimerList2 );
 8002d8e:	4e0e      	ldr	r6, [pc, #56]	; (8002dc8 <prvCheckForValidListAndQueue+0x48>)
			vListInitialise( &xActiveTimerList1 );
 8002d90:	4638      	mov	r0, r7
 8002d92:	f7fe fdca 	bl	800192a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002d96:	4630      	mov	r0, r6
 8002d98:	f7fe fdc7 	bl	800192a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <prvCheckForValidListAndQueue+0x4c>)
 8002d9e:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002da0:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <prvCheckForValidListAndQueue+0x50>)

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002da2:	462a      	mov	r2, r5
 8002da4:	210c      	movs	r1, #12
 8002da6:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 8002da8:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002daa:	f7ff f93b 	bl	8002024 <xQueueGenericCreate>
 8002dae:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002db0:	b110      	cbz	r0, 8002db8 <prvCheckForValidListAndQueue+0x38>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002db2:	4908      	ldr	r1, [pc, #32]	; (8002dd4 <prvCheckForValidListAndQueue+0x54>)
 8002db4:	f7ff fb34 	bl	8002420 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8002db8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8002dbc:	f7fe be74 	b.w	8001aa8 <vPortExitCritical>
 8002dc0:	20003da4 	.word	0x20003da4
 8002dc4:	20003d78 	.word	0x20003d78
 8002dc8:	20003d8c 	.word	0x20003d8c
 8002dcc:	20003d70 	.word	0x20003d70
 8002dd0:	20003d74 	.word	0x20003d74
 8002dd4:	08003c15 	.word	0x08003c15

08002dd8 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8002dd8:	4291      	cmp	r1, r2
{
 8002dda:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002ddc:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002dde:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8002de0:	d80a      	bhi.n	8002df8 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002de2:	1ad2      	subs	r2, r2, r3
 8002de4:	6983      	ldr	r3, [r0, #24]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d20d      	bcs.n	8002e06 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002dea:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <prvInsertTimerInActiveList+0x34>)
 8002dec:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002dee:	6818      	ldr	r0, [r3, #0]
 8002df0:	f7fe fdb5 	bl	800195e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8002df4:	2000      	movs	r0, #0
 8002df6:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d201      	bcs.n	8002e00 <prvInsertTimerInActiveList+0x28>
 8002dfc:	4299      	cmp	r1, r3
 8002dfe:	d202      	bcs.n	8002e06 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002e00:	1d01      	adds	r1, r0, #4
 8002e02:	4b03      	ldr	r3, [pc, #12]	; (8002e10 <prvInsertTimerInActiveList+0x38>)
 8002e04:	e7f3      	b.n	8002dee <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 8002e06:	2001      	movs	r0, #1
}
 8002e08:	bd08      	pop	{r3, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20003d74 	.word	0x20003d74
 8002e10:	20003d70 	.word	0x20003d70

08002e14 <xTimerCreateTimerTask>:
{
 8002e14:	b507      	push	{r0, r1, r2, lr}
	prvCheckForValidListAndQueue();
 8002e16:	f7ff ffb3 	bl	8002d80 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8002e1a:	4b0d      	ldr	r3, [pc, #52]	; (8002e50 <xTimerCreateTimerTask+0x3c>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	b15b      	cbz	r3, 8002e38 <xTimerCreateTimerTask+0x24>
			xReturn = xTaskCreate(	prvTimerTask,
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <xTimerCreateTimerTask+0x40>)
 8002e22:	9301      	str	r3, [sp, #4]
 8002e24:	2302      	movs	r3, #2
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	490a      	ldr	r1, [pc, #40]	; (8002e58 <xTimerCreateTimerTask+0x44>)
 8002e30:	480a      	ldr	r0, [pc, #40]	; (8002e5c <xTimerCreateTimerTask+0x48>)
 8002e32:	f7ff fb8d 	bl	8002550 <xTaskCreate>
	configASSERT( xReturn );
 8002e36:	b940      	cbnz	r0, 8002e4a <xTimerCreateTimerTask+0x36>
 8002e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e3c:	f383 8811 	msr	BASEPRI, r3
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	e7fe      	b.n	8002e48 <xTimerCreateTimerTask+0x34>
}
 8002e4a:	b003      	add	sp, #12
 8002e4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e50:	20003da4 	.word	0x20003da4
 8002e54:	20003da8 	.word	0x20003da8
 8002e58:	08003c1a 	.word	0x08003c1a
 8002e5c:	08002f35 	.word	0x08002f35

08002e60 <xTimerGenericCommand>:
{
 8002e60:	b530      	push	{r4, r5, lr}
 8002e62:	4615      	mov	r5, r2
 8002e64:	b085      	sub	sp, #20
 8002e66:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8002e68:	4603      	mov	r3, r0
 8002e6a:	b940      	cbnz	r0, 8002e7e <xTimerGenericCommand+0x1e>
 8002e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e70:	f383 8811 	msr	BASEPRI, r3
 8002e74:	f3bf 8f6f 	isb	sy
 8002e78:	f3bf 8f4f 	dsb	sy
 8002e7c:	e7fe      	b.n	8002e7c <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 8002e7e:	4c0d      	ldr	r4, [pc, #52]	; (8002eb4 <xTimerGenericCommand+0x54>)
 8002e80:	6820      	ldr	r0, [r4, #0]
 8002e82:	b180      	cbz	r0, 8002ea6 <xTimerGenericCommand+0x46>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002e84:	2905      	cmp	r1, #5
		xMessage.xMessageID = xCommandID;
 8002e86:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002e88:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002e8a:	9303      	str	r3, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002e8c:	dc0d      	bgt.n	8002eaa <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002e8e:	f7ff fec5 	bl	8002c1c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002e92:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002e94:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002e96:	bf08      	it	eq
 8002e98:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002e9a:	6820      	ldr	r0, [r4, #0]
 8002e9c:	bf18      	it	ne
 8002e9e:	461a      	movne	r2, r3
 8002ea0:	a901      	add	r1, sp, #4
 8002ea2:	f7ff f8e1 	bl	8002068 <xQueueGenericSend>
}
 8002ea6:	b005      	add	sp, #20
 8002ea8:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002eaa:	2300      	movs	r3, #0
 8002eac:	a901      	add	r1, sp, #4
 8002eae:	f7ff f991 	bl	80021d4 <xQueueGenericSendFromISR>
 8002eb2:	e7f8      	b.n	8002ea6 <xTimerGenericCommand+0x46>
 8002eb4:	20003da4 	.word	0x20003da4

08002eb8 <prvSwitchTimerLists>:
{
 8002eb8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002ebc:	4d1b      	ldr	r5, [pc, #108]	; (8002f2c <prvSwitchTimerLists+0x74>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002ebe:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002ec2:	682b      	ldr	r3, [r5, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	b932      	cbnz	r2, 8002ed6 <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 8002ec8:	4a19      	ldr	r2, [pc, #100]	; (8002f30 <prvSwitchTimerLists+0x78>)
 8002eca:	6811      	ldr	r1, [r2, #0]
 8002ecc:	6029      	str	r1, [r5, #0]
	pxOverflowTimerList = pxTemp;
 8002ece:	6013      	str	r3, [r2, #0]
}
 8002ed0:	b002      	add	sp, #8
 8002ed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002ed6:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002ed8:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002eda:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002edc:	1d27      	adds	r7, r4, #4
 8002ede:	4638      	mov	r0, r7
 8002ee0:	f7fe fd54 	bl	800198c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ee4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002ee6:	4620      	mov	r0, r4
 8002ee8:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002eea:	69e3      	ldr	r3, [r4, #28]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d1e8      	bne.n	8002ec2 <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002ef0:	69a3      	ldr	r3, [r4, #24]
 8002ef2:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8002ef4:	429e      	cmp	r6, r3
 8002ef6:	d206      	bcs.n	8002f06 <prvSwitchTimerLists+0x4e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002ef8:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002efa:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002efc:	4639      	mov	r1, r7
 8002efe:	6828      	ldr	r0, [r5, #0]
 8002f00:	f7fe fd2d 	bl	800195e <vListInsert>
 8002f04:	e7dd      	b.n	8002ec2 <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002f06:	2300      	movs	r3, #0
 8002f08:	f8cd 8000 	str.w	r8, [sp]
 8002f0c:	4632      	mov	r2, r6
 8002f0e:	4619      	mov	r1, r3
 8002f10:	4620      	mov	r0, r4
 8002f12:	f7ff ffa5 	bl	8002e60 <xTimerGenericCommand>
				configASSERT( xResult );
 8002f16:	2800      	cmp	r0, #0
 8002f18:	d1d3      	bne.n	8002ec2 <prvSwitchTimerLists+0xa>
 8002f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f1e:	f383 8811 	msr	BASEPRI, r3
 8002f22:	f3bf 8f6f 	isb	sy
 8002f26:	f3bf 8f4f 	dsb	sy
 8002f2a:	e7fe      	b.n	8002f2a <prvSwitchTimerLists+0x72>
 8002f2c:	20003d70 	.word	0x20003d70
 8002f30:	20003d74 	.word	0x20003d74

08002f34 <prvTimerTask>:
{
 8002f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002f38:	4d6c      	ldr	r5, [pc, #432]	; (80030ec <prvTimerTask+0x1b8>)
					portYIELD_WITHIN_API();
 8002f3a:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80030fc <prvTimerTask+0x1c8>
{
 8002f3e:	b089      	sub	sp, #36	; 0x24
 8002f40:	462f      	mov	r7, r5
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002f42:	682b      	ldr	r3, [r5, #0]
 8002f44:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 8002f48:	f1bb 0f00 	cmp.w	fp, #0
 8002f4c:	d042      	beq.n	8002fd4 <prvTimerTask+0xa0>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	f8d3 9000 	ldr.w	r9, [r3]
	vTaskSuspendAll();
 8002f54:	f7ff fc0c 	bl	8002770 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8002f58:	f7ff fc12 	bl	8002780 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8002f5c:	4b64      	ldr	r3, [pc, #400]	; (80030f0 <prvTimerTask+0x1bc>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 8002f62:	4682      	mov	sl, r0
 8002f64:	461e      	mov	r6, r3
	if( xTimeNow < xLastTime )
 8002f66:	d237      	bcs.n	8002fd8 <prvTimerTask+0xa4>
 8002f68:	9303      	str	r3, [sp, #12]
		prvSwitchTimerLists();
 8002f6a:	f7ff ffa5 	bl	8002eb8 <prvSwitchTimerLists>
 8002f6e:	9b03      	ldr	r3, [sp, #12]
		*pxTimerListsWereSwitched = pdTRUE;
 8002f70:	2401      	movs	r4, #1
	xLastTime = xTimeNow;
 8002f72:	f8c3 a000 	str.w	sl, [r3]
		if( xTimerListsWereSwitched == pdFALSE )
 8002f76:	2c00      	cmp	r4, #0
 8002f78:	d17e      	bne.n	8003078 <prvTimerTask+0x144>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002f7a:	f1bb 0f00 	cmp.w	fp, #0
 8002f7e:	d060      	beq.n	8003042 <prvTimerTask+0x10e>
 8002f80:	45d1      	cmp	r9, sl
 8002f82:	d877      	bhi.n	8003074 <prvTimerTask+0x140>
				( void ) xTaskResumeAll();
 8002f84:	f7ff fc94 	bl	80028b0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002f90:	f10b 0004 	add.w	r0, fp, #4
 8002f94:	f7fe fcfa 	bl	800198c <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002f98:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d11d      	bne.n	8002fdc <prvTimerTask+0xa8>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002fa0:	f8db 1018 	ldr.w	r1, [fp, #24]
 8002fa4:	464b      	mov	r3, r9
 8002fa6:	4652      	mov	r2, sl
 8002fa8:	4449      	add	r1, r9
 8002faa:	4658      	mov	r0, fp
 8002fac:	f7ff ff14 	bl	8002dd8 <prvInsertTimerInActiveList>
 8002fb0:	b1a0      	cbz	r0, 8002fdc <prvTimerTask+0xa8>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002fb2:	9400      	str	r4, [sp, #0]
 8002fb4:	4623      	mov	r3, r4
 8002fb6:	464a      	mov	r2, r9
 8002fb8:	4621      	mov	r1, r4
 8002fba:	4658      	mov	r0, fp
 8002fbc:	f7ff ff50 	bl	8002e60 <xTimerGenericCommand>
			configASSERT( xResult );
 8002fc0:	b960      	cbnz	r0, 8002fdc <prvTimerTask+0xa8>
 8002fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc6:	f383 8811 	msr	BASEPRI, r3
 8002fca:	f3bf 8f6f 	isb	sy
 8002fce:	f3bf 8f4f 	dsb	sy
 8002fd2:	e7fe      	b.n	8002fd2 <prvTimerTask+0x9e>
		xNextExpireTime = ( TickType_t ) 0U;
 8002fd4:	46d9      	mov	r9, fp
 8002fd6:	e7bd      	b.n	8002f54 <prvTimerTask+0x20>
		*pxTimerListsWereSwitched = pdFALSE;
 8002fd8:	2400      	movs	r4, #0
 8002fda:	e7ca      	b.n	8002f72 <prvTimerTask+0x3e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002fdc:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
 8002fe0:	4658      	mov	r0, fp
 8002fe2:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002fe4:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80030f8 <prvTimerTask+0x1c4>
 8002fe8:	f8d9 0000 	ldr.w	r0, [r9]
 8002fec:	2300      	movs	r3, #0
 8002fee:	461a      	mov	r2, r3
 8002ff0:	a905      	add	r1, sp, #20
 8002ff2:	f7ff f951 	bl	8002298 <xQueueGenericReceive>
 8002ff6:	2800      	cmp	r0, #0
 8002ff8:	d0a3      	beq.n	8002f42 <prvTimerTask+0xe>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002ffa:	9b05      	ldr	r3, [sp, #20]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	dbf3      	blt.n	8002fe8 <prvTimerTask+0xb4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003000:	9c07      	ldr	r4, [sp, #28]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003002:	6963      	ldr	r3, [r4, #20]
 8003004:	b113      	cbz	r3, 800300c <prvTimerTask+0xd8>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003006:	1d20      	adds	r0, r4, #4
 8003008:	f7fe fcc0 	bl	800198c <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 800300c:	f7ff fbb8 	bl	8002780 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8003010:	6833      	ldr	r3, [r6, #0]
 8003012:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8003014:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8003016:	d201      	bcs.n	800301c <prvTimerTask+0xe8>
		prvSwitchTimerLists();
 8003018:	f7ff ff4e 	bl	8002eb8 <prvSwitchTimerLists>
 800301c:	9a05      	ldr	r2, [sp, #20]
	xLastTime = xTimeNow;
 800301e:	f8c6 b000 	str.w	fp, [r6]
 8003022:	2a09      	cmp	r2, #9
 8003024:	d8e0      	bhi.n	8002fe8 <prvTimerTask+0xb4>
 8003026:	2301      	movs	r3, #1
 8003028:	4093      	lsls	r3, r2
 800302a:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 800302e:	d14a      	bne.n	80030c6 <prvTimerTask+0x192>
 8003030:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 8003034:	d123      	bne.n	800307e <prvTimerTask+0x14a>
 8003036:	069b      	lsls	r3, r3, #26
 8003038:	d5d6      	bpl.n	8002fe8 <prvTimerTask+0xb4>
						vPortFree( pxTimer );
 800303a:	4620      	mov	r0, r4
 800303c:	f7fe fefa 	bl	8001e34 <vPortFree>
 8003040:	e7d2      	b.n	8002fe8 <prvTimerTask+0xb4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003042:	4b2c      	ldr	r3, [pc, #176]	; (80030f4 <prvTimerTask+0x1c0>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	fab2 f282 	clz	r2, r2
 800304c:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800304e:	4b2a      	ldr	r3, [pc, #168]	; (80030f8 <prvTimerTask+0x1c4>)
 8003050:	eba9 010a 	sub.w	r1, r9, sl
 8003054:	6818      	ldr	r0, [r3, #0]
 8003056:	f7ff f9f5 	bl	8002444 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800305a:	f7ff fc29 	bl	80028b0 <xTaskResumeAll>
 800305e:	2800      	cmp	r0, #0
 8003060:	d1c0      	bne.n	8002fe4 <prvTimerTask+0xb0>
					portYIELD_WITHIN_API();
 8003062:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003066:	f8c8 3000 	str.w	r3, [r8]
 800306a:	f3bf 8f4f 	dsb	sy
 800306e:	f3bf 8f6f 	isb	sy
 8003072:	e7b7      	b.n	8002fe4 <prvTimerTask+0xb0>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003074:	4622      	mov	r2, r4
 8003076:	e7ea      	b.n	800304e <prvTimerTask+0x11a>
			( void ) xTaskResumeAll();
 8003078:	f7ff fc1a 	bl	80028b0 <xTaskResumeAll>
 800307c:	e7b2      	b.n	8002fe4 <prvTimerTask+0xb0>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800307e:	69a1      	ldr	r1, [r4, #24]
 8003080:	9b06      	ldr	r3, [sp, #24]
 8003082:	465a      	mov	r2, fp
 8003084:	4419      	add	r1, r3
 8003086:	4620      	mov	r0, r4
 8003088:	f7ff fea6 	bl	8002dd8 <prvInsertTimerInActiveList>
 800308c:	2800      	cmp	r0, #0
 800308e:	d0ab      	beq.n	8002fe8 <prvTimerTask+0xb4>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003092:	4620      	mov	r0, r4
 8003094:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003096:	69e3      	ldr	r3, [r4, #28]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d1a5      	bne.n	8002fe8 <prvTimerTask+0xb4>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800309c:	69a2      	ldr	r2, [r4, #24]
 800309e:	9906      	ldr	r1, [sp, #24]
 80030a0:	f8cd a000 	str.w	sl, [sp]
 80030a4:	440a      	add	r2, r1
 80030a6:	4653      	mov	r3, sl
 80030a8:	4651      	mov	r1, sl
 80030aa:	4620      	mov	r0, r4
 80030ac:	f7ff fed8 	bl	8002e60 <xTimerGenericCommand>
							configASSERT( xResult );
 80030b0:	2800      	cmp	r0, #0
 80030b2:	d199      	bne.n	8002fe8 <prvTimerTask+0xb4>
 80030b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030b8:	f383 8811 	msr	BASEPRI, r3
 80030bc:	f3bf 8f6f 	isb	sy
 80030c0:	f3bf 8f4f 	dsb	sy
 80030c4:	e7fe      	b.n	80030c4 <prvTimerTask+0x190>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80030c6:	9906      	ldr	r1, [sp, #24]
 80030c8:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80030ca:	b941      	cbnz	r1, 80030de <prvTimerTask+0x1aa>
 80030cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030d0:	f383 8811 	msr	BASEPRI, r3
 80030d4:	f3bf 8f6f 	isb	sy
 80030d8:	f3bf 8f4f 	dsb	sy
 80030dc:	e7fe      	b.n	80030dc <prvTimerTask+0x1a8>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80030de:	465b      	mov	r3, fp
 80030e0:	465a      	mov	r2, fp
 80030e2:	4459      	add	r1, fp
 80030e4:	4620      	mov	r0, r4
 80030e6:	f7ff fe77 	bl	8002dd8 <prvInsertTimerInActiveList>
 80030ea:	e77d      	b.n	8002fe8 <prvTimerTask+0xb4>
 80030ec:	20003d70 	.word	0x20003d70
 80030f0:	20003da0 	.word	0x20003da0
 80030f4:	20003d74 	.word	0x20003d74
 80030f8:	20003da4 	.word	0x20003da4
 80030fc:	e000ed04 	.word	0xe000ed04

08003100 <CANSPI_Initialize>:
  MCP2515_SetSleepMode();
}

/* CAN initialisering  */
bool CANSPI_Initialize(void)
{
 8003100:	b510      	push	{r4, lr}
 8003102:	b088      	sub	sp, #32
  RXF5 RXF5reg;
  RXM0 RXM0reg;
  RXM1 RXM1reg;
      
  /* sett Rx Mask-verdier*/
  RXM0reg.RXM0SIDH = 0x00; //(mask0&0x7F8)>>3;
 8003104:	2400      	movs	r4, #0
 8003106:	f88d 4018 	strb.w	r4, [sp, #24]
  RXM0reg.RXM0SIDL = 0x00;// (mask0&0x7)<<5;
 800310a:	f88d 4019 	strb.w	r4, [sp, #25]
  RXM0reg.RXM0EID8 = 0x00;
 800310e:	f88d 401a 	strb.w	r4, [sp, #26]
  RXM0reg.RXM0EID0 = 0x00;
 8003112:	f88d 401b 	strb.w	r4, [sp, #27]
  
  RXM1reg.RXM1SIDH = 0x00; //(mask1&0x7F8)>>3;
 8003116:	f88d 401c 	strb.w	r4, [sp, #28]
  RXM1reg.RXM1SIDL = 0x00; //(mask1&0x7)<<5;
 800311a:	f88d 401d 	strb.w	r4, [sp, #29]
  RXM1reg.RXM1EID8 = 0x00;
 800311e:	f88d 401e 	strb.w	r4, [sp, #30]
  RXM1reg.RXM1EID0 = 0x00;
 8003122:	f88d 401f 	strb.w	r4, [sp, #31]
  
  /* sett RxFilter verdier */
  RXF0reg.RXF0SIDH = 0x00; //(filter0&0x7F8)>>3;
 8003126:	f88d 4000 	strb.w	r4, [sp]
  RXF0reg.RXF0SIDL = 0x00; //(filter0&0x7)<<5;     //Standard Filter
 800312a:	f88d 4001 	strb.w	r4, [sp, #1]
  RXF0reg.RXF0EID8 = 0x00;
 800312e:	f88d 4002 	strb.w	r4, [sp, #2]
  RXF0reg.RXF0EID0 = 0x00;
 8003132:	f88d 4003 	strb.w	r4, [sp, #3]
  
  RXF1reg.RXF1SIDH = 0x00; //(filter1&0x7F8)>>3;
 8003136:	f88d 4004 	strb.w	r4, [sp, #4]
  RXF1reg.RXF1SIDL = 0x00; //(filter1&0x7)<<5;     //Extended Filter
 800313a:	f88d 4005 	strb.w	r4, [sp, #5]
  RXF1reg.RXF1EID8 = 0x00;
 800313e:	f88d 4006 	strb.w	r4, [sp, #6]
  RXF1reg.RXF1EID0 = 0x00;
 8003142:	f88d 4007 	strb.w	r4, [sp, #7]
  
  RXF2reg.RXF2SIDH = 0x00; //(filter2&0x7F8)>>3;
 8003146:	f88d 4008 	strb.w	r4, [sp, #8]
  RXF2reg.RXF2SIDL = 0x00; //(filter2&0x7)<<5;
 800314a:	f88d 4009 	strb.w	r4, [sp, #9]
  RXF2reg.RXF2EID8 = 0x00;
 800314e:	f88d 400a 	strb.w	r4, [sp, #10]
  RXF2reg.RXF2EID0 = 0x00;
 8003152:	f88d 400b 	strb.w	r4, [sp, #11]
  
  RXF3reg.RXF3SIDH = 0x00; //(filter3&0x7F8)>>3;
 8003156:	f88d 400c 	strb.w	r4, [sp, #12]
  RXF3reg.RXF3SIDL = 0x00; //(filter3&0x7)<<5;
 800315a:	f88d 400d 	strb.w	r4, [sp, #13]
  RXF3reg.RXF3EID8 = 0x00;
 800315e:	f88d 400e 	strb.w	r4, [sp, #14]
  RXF3reg.RXF3EID0 = 0x00;
 8003162:	f88d 400f 	strb.w	r4, [sp, #15]
  
  RXF4reg.RXF4SIDH = 0x00; //(filter4&0x7F8)>>3;
 8003166:	f88d 4010 	strb.w	r4, [sp, #16]
  RXF4reg.RXF4SIDL = 0x00; //(filter4&0x7)<<5;
 800316a:	f88d 4011 	strb.w	r4, [sp, #17]
  RXF4reg.RXF4EID8 = 0x00;
 800316e:	f88d 4012 	strb.w	r4, [sp, #18]
  RXF4reg.RXF4EID0 = 0x00;
 8003172:	f88d 4013 	strb.w	r4, [sp, #19]
  
  RXF5reg.RXF5SIDH = 0x00; //(filter5&0x7F8)>>3;
 8003176:	f88d 4014 	strb.w	r4, [sp, #20]
  RXF5reg.RXF5SIDL = 0x00; //(filter5&0x7)<<5;
 800317a:	f88d 4015 	strb.w	r4, [sp, #21]
  RXF5reg.RXF5EID8 = 0x00;
 800317e:	f88d 4016 	strb.w	r4, [sp, #22]
  RXF5reg.RXF5EID0 = 0x00;
 8003182:	f88d 4017 	strb.w	r4, [sp, #23]
  
  /* Sjekk SPI-kommunikasjon status */
  if(!MCP2515_Initialize())
 8003186:	f000 f86d 	bl	8003264 <MCP2515_Initialize>
 800318a:	b910      	cbnz	r0, 8003192 <CANSPI_Initialize+0x92>
    return false;
 800318c:	2000      	movs	r0, #0
  /* Sjekk om normalmodus  */
  if(!MCP2515_SetNormalMode())
    return false;
  
  return true;
}
 800318e:	b008      	add	sp, #32
 8003190:	bd10      	pop	{r4, pc}
  if(!MCP2515_SetConfigMode())
 8003192:	f000 f8b9 	bl	8003308 <MCP2515_SetConfigMode>
 8003196:	2800      	cmp	r0, #0
 8003198:	d0f8      	beq.n	800318c <CANSPI_Initialize+0x8c>
  MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 800319a:	aa06      	add	r2, sp, #24
 800319c:	2123      	movs	r1, #35	; 0x23
 800319e:	2020      	movs	r0, #32
 80031a0:	f000 f8dc 	bl	800335c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 80031a4:	aa07      	add	r2, sp, #28
 80031a6:	2127      	movs	r1, #39	; 0x27
 80031a8:	2024      	movs	r0, #36	; 0x24
 80031aa:	f000 f8d7 	bl	800335c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 80031ae:	466a      	mov	r2, sp
 80031b0:	2103      	movs	r1, #3
 80031b2:	4620      	mov	r0, r4
 80031b4:	f000 f8d2 	bl	800335c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 80031b8:	aa01      	add	r2, sp, #4
 80031ba:	2107      	movs	r1, #7
 80031bc:	2004      	movs	r0, #4
 80031be:	f000 f8cd 	bl	800335c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 80031c2:	aa02      	add	r2, sp, #8
 80031c4:	210b      	movs	r1, #11
 80031c6:	2008      	movs	r0, #8
 80031c8:	f000 f8c8 	bl	800335c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 80031cc:	aa03      	add	r2, sp, #12
 80031ce:	2113      	movs	r1, #19
 80031d0:	2010      	movs	r0, #16
 80031d2:	f000 f8c3 	bl	800335c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 80031d6:	aa04      	add	r2, sp, #16
 80031d8:	2117      	movs	r1, #23
 80031da:	2014      	movs	r0, #20
 80031dc:	f000 f8be 	bl	800335c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 80031e0:	aa05      	add	r2, sp, #20
 80031e2:	211b      	movs	r1, #27
 80031e4:	2018      	movs	r0, #24
 80031e6:	f000 f8b9 	bl	800335c <MCP2515_WriteByteSequence>
  MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x04);    //Enable BUKT, Accept Filter 0
 80031ea:	2104      	movs	r1, #4
 80031ec:	2060      	movs	r0, #96	; 0x60
 80031ee:	f000 f86d 	bl	80032cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x01);    //Accept Filter 1
 80031f2:	2101      	movs	r1, #1
 80031f4:	2070      	movs	r0, #112	; 0x70
 80031f6:	f000 f869 	bl	80032cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CANINTE, 0x03);		//Enable interrupt on RXB0/RXB1
 80031fa:	2103      	movs	r1, #3
 80031fc:	202b      	movs	r0, #43	; 0x2b
 80031fe:	f000 f865 	bl	80032cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF1, 0x00);
 8003202:	4621      	mov	r1, r4
 8003204:	202a      	movs	r0, #42	; 0x2a
 8003206:	f000 f861 	bl	80032cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF2, 0xE0);
 800320a:	21e0      	movs	r1, #224	; 0xe0
 800320c:	2029      	movs	r0, #41	; 0x29
 800320e:	f000 f85d 	bl	80032cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF3, 0x82);
 8003212:	2182      	movs	r1, #130	; 0x82
 8003214:	2028      	movs	r0, #40	; 0x28
 8003216:	f000 f859 	bl	80032cc <MCP2515_WriteByte>
  if(!MCP2515_SetNormalMode())
 800321a:	f000 f88a 	bl	8003332 <MCP2515_SetNormalMode>
    return false;
 800321e:	3000      	adds	r0, #0
 8003220:	bf18      	it	ne
 8003222:	2001      	movne	r0, #1
 8003224:	e7b3      	b.n	800318e <CANSPI_Initialize+0x8e>
	...

08003228 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* E */
static void SPI_Tx(uint8_t data)
{
 8003228:	b507      	push	{r0, r1, r2, lr}
 800322a:	a902      	add	r1, sp, #8
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 800322c:	230a      	movs	r3, #10
{
 800322e:	f801 0d01 	strb.w	r0, [r1, #-1]!
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 8003232:	2201      	movs	r2, #1
 8003234:	4802      	ldr	r0, [pc, #8]	; (8003240 <SPI_Tx+0x18>)
 8003236:	f7fd fe2b 	bl	8000e90 <HAL_SPI_Transmit>
}
 800323a:	b003      	add	sp, #12
 800323c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003240:	20003df4 	.word	0x20003df4

08003244 <SPI_Rx>:
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
}

/* SPI Rx Wrapper funksjon*/
static uint8_t SPI_Rx(void)
{
 8003244:	b507      	push	{r0, r1, r2, lr}
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 8003246:	230a      	movs	r3, #10
 8003248:	2201      	movs	r2, #1
 800324a:	f10d 0107 	add.w	r1, sp, #7
 800324e:	4804      	ldr	r0, [pc, #16]	; (8003260 <SPI_Rx+0x1c>)
 8003250:	f7fd ffc3 	bl	80011da <HAL_SPI_Receive>
  return retVal;
}
 8003254:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003258:	b003      	add	sp, #12
 800325a:	f85d fb04 	ldr.w	pc, [sp], #4
 800325e:	bf00      	nop
 8003260:	20003df4 	.word	0x20003df4

08003264 <MCP2515_Initialize>:
{
 8003264:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_HIGH();    
 8003266:	2201      	movs	r2, #1
 8003268:	f44f 7180 	mov.w	r1, #256	; 0x100
 800326c:	4807      	ldr	r0, [pc, #28]	; (800328c <MCP2515_Initialize+0x28>)
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 800326e:	4d08      	ldr	r5, [pc, #32]	; (8003290 <MCP2515_Initialize+0x2c>)
  MCP2515_CS_HIGH();    
 8003270:	f7fd fb02 	bl	8000878 <HAL_GPIO_WritePin>
 8003274:	240a      	movs	r4, #10
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 8003276:	4628      	mov	r0, r5
 8003278:	f7fe f84e 	bl	8001318 <HAL_SPI_GetState>
 800327c:	2801      	cmp	r0, #1
 800327e:	d004      	beq.n	800328a <MCP2515_Initialize+0x26>
 8003280:	3c01      	subs	r4, #1
  } while(loop > 0); 
 8003282:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003286:	d1f6      	bne.n	8003276 <MCP2515_Initialize+0x12>
  return false;
 8003288:	4620      	mov	r0, r4
}
 800328a:	bd38      	pop	{r3, r4, r5, pc}
 800328c:	40021000 	.word	0x40021000
 8003290:	20003df4 	.word	0x20003df4

08003294 <MCP2515_ReadByte>:
{
 8003294:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_LOW();
 8003296:	4c0c      	ldr	r4, [pc, #48]	; (80032c8 <MCP2515_ReadByte+0x34>)
 8003298:	2200      	movs	r2, #0
 800329a:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 800329e:	4605      	mov	r5, r0
  MCP2515_CS_LOW();
 80032a0:	4620      	mov	r0, r4
 80032a2:	f7fd fae9 	bl	8000878 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_READ);
 80032a6:	2003      	movs	r0, #3
 80032a8:	f7ff ffbe 	bl	8003228 <SPI_Tx>
  SPI_Tx(address);
 80032ac:	4628      	mov	r0, r5
 80032ae:	f7ff ffbb 	bl	8003228 <SPI_Tx>
  retVal = SPI_Rx();
 80032b2:	f7ff ffc7 	bl	8003244 <SPI_Rx>
  MCP2515_CS_HIGH();
 80032b6:	2201      	movs	r2, #1
  retVal = SPI_Rx();
 80032b8:	4605      	mov	r5, r0
  MCP2515_CS_HIGH();
 80032ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032be:	4620      	mov	r0, r4
 80032c0:	f7fd fada 	bl	8000878 <HAL_GPIO_WritePin>
}
 80032c4:	4628      	mov	r0, r5
 80032c6:	bd38      	pop	{r3, r4, r5, pc}
 80032c8:	40021000 	.word	0x40021000

080032cc <MCP2515_WriteByte>:
{    
 80032cc:	b570      	push	{r4, r5, r6, lr}
  MCP2515_CS_LOW();  
 80032ce:	4c0d      	ldr	r4, [pc, #52]	; (8003304 <MCP2515_WriteByte+0x38>)
 80032d0:	2200      	movs	r2, #0
{    
 80032d2:	4606      	mov	r6, r0
 80032d4:	460d      	mov	r5, r1
  MCP2515_CS_LOW();  
 80032d6:	4620      	mov	r0, r4
 80032d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032dc:	f7fd facc 	bl	8000878 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 80032e0:	2002      	movs	r0, #2
 80032e2:	f7ff ffa1 	bl	8003228 <SPI_Tx>
  SPI_Tx(address);
 80032e6:	4630      	mov	r0, r6
 80032e8:	f7ff ff9e 	bl	8003228 <SPI_Tx>
  SPI_Tx(data);  
 80032ec:	4628      	mov	r0, r5
 80032ee:	f7ff ff9b 	bl	8003228 <SPI_Tx>
  MCP2515_CS_HIGH();
 80032f2:	4620      	mov	r0, r4
 80032f4:	2201      	movs	r2, #1
 80032f6:	f44f 7180 	mov.w	r1, #256	; 0x100
}
 80032fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MCP2515_CS_HIGH();
 80032fe:	f7fd babb 	b.w	8000878 <HAL_GPIO_WritePin>
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000

08003308 <MCP2515_SetConfigMode>:
{
 8003308:	b510      	push	{r4, lr}
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 800330a:	2180      	movs	r1, #128	; 0x80
 800330c:	200f      	movs	r0, #15
 800330e:	f7ff ffdd 	bl	80032cc <MCP2515_WriteByte>
 8003312:	240a      	movs	r4, #10
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x80)
 8003314:	200e      	movs	r0, #14
 8003316:	f7ff ffbd 	bl	8003294 <MCP2515_ReadByte>
 800331a:	f000 00e0 	and.w	r0, r0, #224	; 0xe0
 800331e:	2880      	cmp	r0, #128	; 0x80
 8003320:	d005      	beq.n	800332e <MCP2515_SetConfigMode+0x26>
 8003322:	3c01      	subs	r4, #1
  } while(loop > 0); 
 8003324:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003328:	d1f4      	bne.n	8003314 <MCP2515_SetConfigMode+0xc>
  return false;
 800332a:	4620      	mov	r0, r4
 800332c:	bd10      	pop	{r4, pc}
      return true;
 800332e:	2001      	movs	r0, #1
}
 8003330:	bd10      	pop	{r4, pc}

08003332 <MCP2515_SetNormalMode>:
{
 8003332:	b510      	push	{r4, lr}
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 8003334:	2100      	movs	r1, #0
 8003336:	200f      	movs	r0, #15
 8003338:	f7ff ffc8 	bl	80032cc <MCP2515_WriteByte>
 800333c:	240a      	movs	r4, #10
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 800333e:	200e      	movs	r0, #14
 8003340:	f7ff ffa8 	bl	8003294 <MCP2515_ReadByte>
 8003344:	f010 0fe0 	tst.w	r0, #224	; 0xe0
 8003348:	d005      	beq.n	8003356 <MCP2515_SetNormalMode+0x24>
 800334a:	3c01      	subs	r4, #1
  } while(loop > 0);
 800334c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003350:	d1f5      	bne.n	800333e <MCP2515_SetNormalMode+0xc>
  return false;
 8003352:	4620      	mov	r0, r4
 8003354:	bd10      	pop	{r4, pc}
      return true;
 8003356:	2001      	movs	r0, #1
}
 8003358:	bd10      	pop	{r4, pc}
	...

0800335c <MCP2515_WriteByteSequence>:
{    
 800335c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MCP2515_CS_LOW();
 800335e:	4d10      	ldr	r5, [pc, #64]	; (80033a0 <MCP2515_WriteByteSequence+0x44>)
{    
 8003360:	4606      	mov	r6, r0
 8003362:	460c      	mov	r4, r1
 8003364:	4617      	mov	r7, r2
  MCP2515_CS_LOW();
 8003366:	f44f 7180 	mov.w	r1, #256	; 0x100
 800336a:	2200      	movs	r2, #0
 800336c:	4628      	mov	r0, r5
 800336e:	f7fd fa83 	bl	8000878 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 8003372:	2002      	movs	r0, #2
 8003374:	f7ff ff58 	bl	8003228 <SPI_Tx>
  SPI_Tx(startAddress);
 8003378:	4630      	mov	r0, r6
 800337a:	f7ff ff55 	bl	8003228 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 800337e:	1c62      	adds	r2, r4, #1
 8003380:	1b92      	subs	r2, r2, r6
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
 8003382:	4639      	mov	r1, r7
 8003384:	230a      	movs	r3, #10
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	4806      	ldr	r0, [pc, #24]	; (80033a4 <MCP2515_WriteByteSequence+0x48>)
 800338a:	f7fd fd81 	bl	8000e90 <HAL_SPI_Transmit>
  MCP2515_CS_HIGH();
 800338e:	4628      	mov	r0, r5
 8003390:	2201      	movs	r2, #1
 8003392:	f44f 7180 	mov.w	r1, #256	; 0x100
}
 8003396:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  MCP2515_CS_HIGH();
 800339a:	f7fd ba6d 	b.w	8000878 <HAL_GPIO_WritePin>
 800339e:	bf00      	nop
 80033a0:	40021000 	.word	0x40021000
 80033a4:	20003df4 	.word	0x20003df4

080033a8 <SPI_CAN_Init>:

SPI_HandleTypeDef hspi;

/* SPI3 init function */
void SPI_CAN_Init(void)
{
 80033a8:	b508      	push	{r3, lr}

  hspi.Instance = CAN_SPI;
 80033aa:	480f      	ldr	r0, [pc, #60]	; (80033e8 <SPI_CAN_Init+0x40>)
  hspi.Init.Mode = SPI_MODE_MASTER;
 80033ac:	4b0f      	ldr	r3, [pc, #60]	; (80033ec <SPI_CAN_Init+0x44>)
 80033ae:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi.Init.Direction = SPI_DIRECTION_2LINES;
  hspi.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi.Init.NSS = SPI_NSS_SOFT;
 80033b2:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi.Init.Mode = SPI_MODE_MASTER;
 80033b6:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi.Init.Direction = SPI_DIRECTION_2LINES;
 80033ba:	2300      	movs	r3, #0
 80033bc:	6083      	str	r3, [r0, #8]
  hspi.Init.DataSize = SPI_DATASIZE_8BIT;
 80033be:	60c3      	str	r3, [r0, #12]
  hspi.Init.CLKPolarity = SPI_POLARITY_LOW;
 80033c0:	6103      	str	r3, [r0, #16]
  hspi.Init.CLKPhase = SPI_PHASE_1EDGE;
 80033c2:	6143      	str	r3, [r0, #20]
  hspi.Init.NSS = SPI_NSS_SOFT;
 80033c4:	6182      	str	r2, [r0, #24]
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80033c6:	6203      	str	r3, [r0, #32]
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80033c8:	2210      	movs	r2, #16
  hspi.Init.TIMode = SPI_TIMODE_DISABLE;
 80033ca:	6243      	str	r3, [r0, #36]	; 0x24
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033cc:	6283      	str	r3, [r0, #40]	; 0x28
  hspi.Init.CRCPolynomial = 10;
 80033ce:	230a      	movs	r3, #10
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80033d0:	61c2      	str	r2, [r0, #28]
  hspi.Init.CRCPolynomial = 10;
 80033d2:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 80033d4:	f7fd fd1f 	bl	8000e16 <HAL_SPI_Init>
 80033d8:	b128      	cbz	r0, 80033e6 <SPI_CAN_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80033da:	211b      	movs	r1, #27
 80033dc:	4804      	ldr	r0, [pc, #16]	; (80033f0 <SPI_CAN_Init+0x48>)
  }

}
 80033de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80033e2:	f000 bab0 	b.w	8003946 <_Error_Handler>
 80033e6:	bd08      	pop	{r3, pc}
 80033e8:	20003df4 	.word	0x20003df4
 80033ec:	40003c00 	.word	0x40003c00
 80033f0:	08003c22 	.word	0x08003c22

080033f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80033f4:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI3)
 80033f6:	6802      	ldr	r2, [r0, #0]
 80033f8:	4b25      	ldr	r3, [pc, #148]	; (8003490 <HAL_SPI_MspInit+0x9c>)
 80033fa:	429a      	cmp	r2, r3
{
 80033fc:	b088      	sub	sp, #32
 80033fe:	4604      	mov	r4, r0
  if(spiHandle->Instance==SPI3)
 8003400:	d11a      	bne.n	8003438 <HAL_SPI_MspInit+0x44>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003402:	2100      	movs	r1, #0
 8003404:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8003408:	9100      	str	r1, [sp, #0]
 800340a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800340c:	4821      	ldr	r0, [pc, #132]	; (8003494 <HAL_SPI_MspInit+0xa0>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800340e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003412:	641a      	str	r2, [r3, #64]	; 0x40
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003416:	9105      	str	r1, [sp, #20]
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003418:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003420:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003424:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003426:	2302      	movs	r3, #2
 8003428:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800342a:	2303      	movs	r3, #3
 800342c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800342e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003430:	2306      	movs	r3, #6
 8003432:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003434:	f7fd f940 	bl	80006b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  if(spiHandle->Instance==SPI2)
 8003438:	6822      	ldr	r2, [r4, #0]
 800343a:	4b17      	ldr	r3, [pc, #92]	; (8003498 <HAL_SPI_MspInit+0xa4>)
 800343c:	429a      	cmp	r2, r3
 800343e:	d124      	bne.n	800348a <HAL_SPI_MspInit+0x96>
  {

    /* SPI3 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003440:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003444:	2200      	movs	r2, #0
 8003446:	9201      	str	r2, [sp, #4]
 8003448:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800344a:	4814      	ldr	r0, [pc, #80]	; (800349c <HAL_SPI_MspInit+0xa8>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800344c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003450:	6419      	str	r1, [r3, #64]	; 0x40
 8003452:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003454:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003458:	9101      	str	r1, [sp, #4]
 800345a:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800345c:	9202      	str	r2, [sp, #8]
 800345e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003460:	f041 0102 	orr.w	r1, r1, #2
 8003464:	6319      	str	r1, [r3, #48]	; 0x30
 8003466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003468:	9205      	str	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	9302      	str	r3, [sp, #8]
 8003470:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003472:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003476:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003478:	2302      	movs	r3, #2
 800347a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800347c:	2303      	movs	r3, #3
 800347e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003480:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003482:	2305      	movs	r3, #5
 8003484:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003486:	f7fd f917 	bl	80006b8 <HAL_GPIO_Init>

  }
}
 800348a:	b008      	add	sp, #32
 800348c:	bd10      	pop	{r4, pc}
 800348e:	bf00      	nop
 8003490:	40003c00 	.word	0x40003c00
 8003494:	40020800 	.word	0x40020800
 8003498:	40003800 	.word	0x40003800
 800349c:	40020400 	.word	0x40020400

080034a0 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 80034a0:	6803      	ldr	r3, [r0, #0]
 80034a2:	4a11      	ldr	r2, [pc, #68]	; (80034e8 <HAL_TIM_PWM_MspInit+0x48>)
 80034a4:	4293      	cmp	r3, r2
{
 80034a6:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 80034a8:	d10d      	bne.n	80034c6 <HAL_TIM_PWM_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */
//
  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034aa:	2300      	movs	r3, #0
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	4b0f      	ldr	r3, [pc, #60]	; (80034ec <HAL_TIM_PWM_MspInit+0x4c>)
 80034b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	645a      	str	r2, [r3, #68]	; 0x44
 80034b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */
//
  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80034c2:	b002      	add	sp, #8
 80034c4:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM4)
 80034c6:	4a0a      	ldr	r2, [pc, #40]	; (80034f0 <HAL_TIM_PWM_MspInit+0x50>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d1fa      	bne.n	80034c2 <HAL_TIM_PWM_MspInit+0x22>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034cc:	2300      	movs	r3, #0
 80034ce:	9301      	str	r3, [sp, #4]
 80034d0:	4b06      	ldr	r3, [pc, #24]	; (80034ec <HAL_TIM_PWM_MspInit+0x4c>)
 80034d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034d4:	f042 0204 	orr.w	r2, r2, #4
 80034d8:	641a      	str	r2, [r3, #64]	; 0x40
 80034da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	9301      	str	r3, [sp, #4]
 80034e2:	9b01      	ldr	r3, [sp, #4]
}
 80034e4:	e7ed      	b.n	80034c2 <HAL_TIM_PWM_MspInit+0x22>
 80034e6:	bf00      	nop
 80034e8:	40010000 	.word	0x40010000
 80034ec:	40023800 	.word	0x40023800
 80034f0:	40000800 	.word	0x40000800

080034f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80034f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 80034f6:	6803      	ldr	r3, [r0, #0]
 80034f8:	4a11      	ldr	r2, [pc, #68]	; (8003540 <HAL_TIM_MspPostInit+0x4c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d111      	bne.n	8003522 <HAL_TIM_MspPostInit+0x2e>
//
  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
 80034fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003502:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003504:	2312      	movs	r3, #18
 8003506:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003508:	2300      	movs	r3, #0
 800350a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800350c:	2303      	movs	r3, #3
 800350e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003510:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 8003512:	a901      	add	r1, sp, #4
 8003514:	480b      	ldr	r0, [pc, #44]	; (8003544 <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003516:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 8003518:	f7fd f8ce 	bl	80006b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */
//
  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800351c:	b007      	add	sp, #28
 800351e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(timHandle->Instance==TIM4)
 8003522:	4a09      	ldr	r2, [pc, #36]	; (8003548 <HAL_TIM_MspPostInit+0x54>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d1f9      	bne.n	800351c <HAL_TIM_MspPostInit+0x28>
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
 8003528:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800352c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800352e:	2312      	movs	r3, #18
 8003530:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003532:	2300      	movs	r3, #0
 8003534:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003536:	2303      	movs	r3, #3
 8003538:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800353a:	2302      	movs	r3, #2
 800353c:	e7e9      	b.n	8003512 <HAL_TIM_MspPostInit+0x1e>
 800353e:	bf00      	nop
 8003540:	40010000 	.word	0x40010000
 8003544:	40020c00 	.word	0x40020c00
 8003548:	40000800 	.word	0x40000800

0800354c <TIMER_Init>:
{
 800354c:	b530      	push	{r4, r5, lr}
  htim.Instance = PWM_TIMER;
 800354e:	4c2c      	ldr	r4, [pc, #176]	; (8003600 <TIMER_Init+0xb4>)
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003550:	4a2c      	ldr	r2, [pc, #176]	; (8003604 <TIMER_Init+0xb8>)
 8003552:	2500      	movs	r5, #0
{
 8003554:	b091      	sub	sp, #68	; 0x44
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003556:	2307      	movs	r3, #7
  if (HAL_TIM_PWM_Init(&htim) != HAL_OK)
 8003558:	4620      	mov	r0, r4
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 800355a:	e884 002c 	stmia.w	r4, {r2, r3, r5}
  htim.Init.Period = 0;
 800355e:	60e5      	str	r5, [r4, #12]
  htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003560:	6125      	str	r5, [r4, #16]
  if (HAL_TIM_PWM_Init(&htim) != HAL_OK)
 8003562:	f7fe f89f 	bl	80016a4 <HAL_TIM_PWM_Init>
 8003566:	b118      	cbz	r0, 8003570 <TIMER_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8003568:	211f      	movs	r1, #31
 800356a:	4827      	ldr	r0, [pc, #156]	; (8003608 <TIMER_Init+0xbc>)
 800356c:	f000 f9eb 	bl	8003946 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig) != HAL_OK)
 8003570:	4669      	mov	r1, sp
 8003572:	4823      	ldr	r0, [pc, #140]	; (8003600 <TIMER_Init+0xb4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003574:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003576:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig) != HAL_OK)
 8003578:	f7fe f966 	bl	8001848 <HAL_TIMEx_MasterConfigSynchronization>
 800357c:	b118      	cbz	r0, 8003586 <TIMER_Init+0x3a>
    _Error_Handler(__FILE__, __LINE__);
 800357e:	2126      	movs	r1, #38	; 0x26
 8003580:	4821      	ldr	r0, [pc, #132]	; (8003608 <TIMER_Init+0xbc>)
 8003582:	f000 f9e0 	bl	8003946 <_Error_Handler>
  if (htim.Instance == TIM1)
 8003586:	6821      	ldr	r1, [r4, #0]
 8003588:	4a20      	ldr	r2, [pc, #128]	; (800360c <TIMER_Init+0xc0>)
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800358a:	481d      	ldr	r0, [pc, #116]	; (8003600 <TIMER_Init+0xb4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800358c:	2360      	movs	r3, #96	; 0x60
  if (htim.Instance == TIM1)
 800358e:	4291      	cmp	r1, r2
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003590:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003592:	f04f 0200 	mov.w	r2, #0
  sConfigOC.Pulse = 0;
 8003596:	f04f 0300 	mov.w	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800359a:	a902      	add	r1, sp, #8
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800359c:	bf02      	ittt	eq
 800359e:	9305      	streq	r3, [sp, #20]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80035a0:	9307      	streq	r3, [sp, #28]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80035a2:	9308      	streq	r3, [sp, #32]
  sConfigOC.Pulse = 0;
 80035a4:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035a6:	9304      	str	r3, [sp, #16]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035a8:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035aa:	f7fe f8c5 	bl	8001738 <HAL_TIM_PWM_ConfigChannel>
 80035ae:	b118      	cbz	r0, 80035b8 <TIMER_Init+0x6c>
    _Error_Handler(__FILE__, __LINE__);
 80035b0:	2137      	movs	r1, #55	; 0x37
 80035b2:	4815      	ldr	r0, [pc, #84]	; (8003608 <TIMER_Init+0xbc>)
 80035b4:	f000 f9c7 	bl	8003946 <_Error_Handler>
  if (htim.Instance == TIM1)
 80035b8:	6822      	ldr	r2, [r4, #0]
 80035ba:	4b14      	ldr	r3, [pc, #80]	; (800360c <TIMER_Init+0xc0>)
 80035bc:	429a      	cmp	r2, r3
 80035be:	d112      	bne.n	80035e6 <TIMER_Init+0x9a>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80035c0:	2300      	movs	r3, #0
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80035c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim, &sBreakDeadTimeConfig) != HAL_OK)
 80035c6:	a909      	add	r1, sp, #36	; 0x24
 80035c8:	480d      	ldr	r0, [pc, #52]	; (8003600 <TIMER_Init+0xb4>)
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80035ca:	9309      	str	r3, [sp, #36]	; 0x24
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80035cc:	930a      	str	r3, [sp, #40]	; 0x28
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80035ce:	930b      	str	r3, [sp, #44]	; 0x2c
	sBreakDeadTimeConfig.DeadTime = 0;
 80035d0:	930c      	str	r3, [sp, #48]	; 0x30
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80035d2:	930d      	str	r3, [sp, #52]	; 0x34
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80035d4:	920e      	str	r2, [sp, #56]	; 0x38
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80035d6:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim, &sBreakDeadTimeConfig) != HAL_OK)
 80035d8:	f7fe f958 	bl	800188c <HAL_TIMEx_ConfigBreakDeadTime>
 80035dc:	b118      	cbz	r0, 80035e6 <TIMER_Init+0x9a>
	  _Error_Handler(__FILE__, __LINE__);
 80035de:	2145      	movs	r1, #69	; 0x45
 80035e0:	4809      	ldr	r0, [pc, #36]	; (8003608 <TIMER_Init+0xbc>)
 80035e2:	f000 f9b0 	bl	8003946 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim);
 80035e6:	4806      	ldr	r0, [pc, #24]	; (8003600 <TIMER_Init+0xb4>)
 80035e8:	f7ff ff84 	bl	80034f4 <HAL_TIM_MspPostInit>
  HAL_TIM_Base_Start(&htim);
 80035ec:	4804      	ldr	r0, [pc, #16]	; (8003600 <TIMER_Init+0xb4>)
 80035ee:	f7fd ff1c 	bl	800142a <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 80035f2:	2100      	movs	r1, #0
 80035f4:	4802      	ldr	r0, [pc, #8]	; (8003600 <TIMER_Init+0xb4>)
 80035f6:	f7fe f90d 	bl	8001814 <HAL_TIM_PWM_Start>
}
 80035fa:	b011      	add	sp, #68	; 0x44
 80035fc:	bd30      	pop	{r4, r5, pc}
 80035fe:	bf00      	nop
 8003600:	20003e4c 	.word	0x20003e4c
 8003604:	40000800 	.word	0x40000800
 8003608:	08003c37 	.word	0x08003c37
 800360c:	40010000 	.word	0x40010000

08003610 <StartDefaultTask>:
}


/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8003610:	e7fe      	b.n	8003610 <StartDefaultTask>

08003612 <StartTask04>:
  /* USER CODE END StartTask03 */
}

/* StartTask04 function */
void StartTask04(void const * argument)
{
 8003612:	e7fe      	b.n	8003612 <StartTask04>

08003614 <StartTask03>:
{
 8003614:	b507      	push	{r0, r1, r2, lr}
	  if(xQueueReceive(AckerQueueHandle,&radius,osWaitForever)){
 8003616:	4c05      	ldr	r4, [pc, #20]	; (800362c <StartTask03+0x18>)
 8003618:	6820      	ldr	r0, [r4, #0]
 800361a:	2300      	movs	r3, #0
 800361c:	f04f 32ff 	mov.w	r2, #4294967295
 8003620:	f10d 0106 	add.w	r1, sp, #6
 8003624:	f7fe fe38 	bl	8002298 <xQueueGenericReceive>
 8003628:	e7f6      	b.n	8003618 <StartTask03+0x4>
 800362a:	bf00      	nop
 800362c:	20003ea4 	.word	0x20003ea4

08003630 <StartTask02>:
{
 8003630:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint16_t fart = 0;
 8003632:	ac02      	add	r4, sp, #8
 8003634:	2300      	movs	r3, #0
 8003636:	f824 3d02 	strh.w	r3, [r4, #-2]!
	if(xQueueReceive(FartQueueHandle,&fart,osWaitForever)){
 800363a:	4d07      	ldr	r5, [pc, #28]	; (8003658 <StartTask02+0x28>)
 800363c:	6828      	ldr	r0, [r5, #0]
 800363e:	2300      	movs	r3, #0
 8003640:	f04f 32ff 	mov.w	r2, #4294967295
 8003644:	4621      	mov	r1, r4
 8003646:	f7fe fe27 	bl	8002298 <xQueueGenericReceive>
 800364a:	2800      	cmp	r0, #0
 800364c:	d0f6      	beq.n	800363c <StartTask02+0xc>
		PWM_Set_Frekvens(fart);
 800364e:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8003652:	f000 f979 	bl	8003948 <PWM_Set_Frekvens>
 8003656:	e7f1      	b.n	800363c <StartTask02+0xc>
 8003658:	20003e90 	.word	0x20003e90

0800365c <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 800365c:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800365e:	4c29      	ldr	r4, [pc, #164]	; (8003704 <MX_FREERTOS_Init+0xa8>)
 8003660:	4626      	mov	r6, r4
 8003662:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 8003664:	b094      	sub	sp, #80	; 0x50
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003666:	466d      	mov	r5, sp
 8003668:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800366a:	6833      	ldr	r3, [r6, #0]
 800366c:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800366e:	2100      	movs	r1, #0
 8003670:	4668      	mov	r0, sp
 8003672:	f7fe f938 	bl	80018e6 <osThreadCreate>
 8003676:	4b24      	ldr	r3, [pc, #144]	; (8003708 <MX_FREERTOS_Init+0xac>)
  osThreadDef(SettFartTask, StartTask02, osPriorityNormal, 0, 128);
 8003678:	f104 0614 	add.w	r6, r4, #20
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800367c:	6018      	str	r0, [r3, #0]
  osThreadDef(SettFartTask, StartTask02, osPriorityNormal, 0, 128);
 800367e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003680:	ad05      	add	r5, sp, #20
 8003682:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003684:	6833      	ldr	r3, [r6, #0]
 8003686:	602b      	str	r3, [r5, #0]
  SettFartTaskHandle = osThreadCreate(osThread(SettFartTask), NULL);
 8003688:	2100      	movs	r1, #0
 800368a:	a805      	add	r0, sp, #20
 800368c:	f7fe f92b 	bl	80018e6 <osThreadCreate>
 8003690:	4b1e      	ldr	r3, [pc, #120]	; (800370c <MX_FREERTOS_Init+0xb0>)
  osThreadDef(AckermannTask, StartTask03, osPriorityNormal, 0, 128);
 8003692:	f104 0628 	add.w	r6, r4, #40	; 0x28
  SettFartTaskHandle = osThreadCreate(osThread(SettFartTask), NULL);
 8003696:	6018      	str	r0, [r3, #0]
  osThreadDef(AckermannTask, StartTask03, osPriorityNormal, 0, 128);
 8003698:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800369a:	ad0a      	add	r5, sp, #40	; 0x28
 800369c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800369e:	6833      	ldr	r3, [r6, #0]
 80036a0:	602b      	str	r3, [r5, #0]
  AckermannTaskHandle = osThreadCreate(osThread(AckermannTask), NULL);
 80036a2:	2100      	movs	r1, #0
 80036a4:	a80a      	add	r0, sp, #40	; 0x28
 80036a6:	f7fe f91e 	bl	80018e6 <osThreadCreate>
 80036aa:	4b19      	ldr	r3, [pc, #100]	; (8003710 <MX_FREERTOS_Init+0xb4>)
  osThreadDef(CANbehandling, StartTask04, osPriorityNormal, 0, 128);
 80036ac:	343c      	adds	r4, #60	; 0x3c
  AckermannTaskHandle = osThreadCreate(osThread(AckermannTask), NULL);
 80036ae:	6018      	str	r0, [r3, #0]
  osThreadDef(CANbehandling, StartTask04, osPriorityNormal, 0, 128);
 80036b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036b2:	ad0f      	add	r5, sp, #60	; 0x3c
 80036b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	602b      	str	r3, [r5, #0]
  CANbehandlingHandle = osThreadCreate(osThread(CANbehandling), NULL);
 80036ba:	2100      	movs	r1, #0
 80036bc:	a80f      	add	r0, sp, #60	; 0x3c
 80036be:	f7fe f912 	bl	80018e6 <osThreadCreate>
 80036c2:	4b14      	ldr	r3, [pc, #80]	; (8003714 <MX_FREERTOS_Init+0xb8>)
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 80036c4:	2200      	movs	r2, #0
  CANbehandlingHandle = osThreadCreate(osThread(CANbehandling), NULL);
 80036c6:	6018      	str	r0, [r3, #0]
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 80036c8:	2114      	movs	r1, #20
 80036ca:	2010      	movs	r0, #16
 80036cc:	f7fe fcaa 	bl	8002024 <xQueueGenericCreate>
 80036d0:	4b11      	ldr	r3, [pc, #68]	; (8003718 <MX_FREERTOS_Init+0xbc>)
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 80036d2:	2200      	movs	r2, #0
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 80036d4:	6018      	str	r0, [r3, #0]
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 80036d6:	2102      	movs	r1, #2
 80036d8:	2010      	movs	r0, #16
 80036da:	f7fe fca3 	bl	8002024 <xQueueGenericCreate>
 80036de:	4b0f      	ldr	r3, [pc, #60]	; (800371c <MX_FREERTOS_Init+0xc0>)
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 80036e0:	2200      	movs	r2, #0
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 80036e2:	6018      	str	r0, [r3, #0]
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 80036e4:	2104      	movs	r1, #4
 80036e6:	2010      	movs	r0, #16
 80036e8:	f7fe fc9c 	bl	8002024 <xQueueGenericCreate>
 80036ec:	4b0c      	ldr	r3, [pc, #48]	; (8003720 <MX_FREERTOS_Init+0xc4>)
  ISRSemaHandle = xSemaphoreCreateBinary();
 80036ee:	2203      	movs	r2, #3
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 80036f0:	6018      	str	r0, [r3, #0]
  ISRSemaHandle = xSemaphoreCreateBinary();
 80036f2:	2100      	movs	r1, #0
 80036f4:	2001      	movs	r0, #1
 80036f6:	f7fe fc95 	bl	8002024 <xQueueGenericCreate>
 80036fa:	4b0a      	ldr	r3, [pc, #40]	; (8003724 <MX_FREERTOS_Init+0xc8>)
 80036fc:	6018      	str	r0, [r3, #0]
}
 80036fe:	b014      	add	sp, #80	; 0x50
 8003700:	bd70      	pop	{r4, r5, r6, pc}
 8003702:	bf00      	nop
 8003704:	08003bc0 	.word	0x08003bc0
 8003708:	20003e88 	.word	0x20003e88
 800370c:	20003e9c 	.word	0x20003e9c
 8003710:	20003e98 	.word	0x20003e98
 8003714:	20003e8c 	.word	0x20003e8c
 8003718:	20003ea0 	.word	0x20003ea0
 800371c:	20003e90 	.word	0x20003e90
 8003720:	20003ea4 	.word	0x20003ea4
 8003724:	20003e94 	.word	0x20003e94

08003728 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800372c:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800372e:	4b49      	ldr	r3, [pc, #292]	; (8003854 <MX_GPIO_Init+0x12c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 8003730:	4f49      	ldr	r7, [pc, #292]	; (8003858 <MX_GPIO_Init+0x130>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 8003732:	4d4a      	ldr	r5, [pc, #296]	; (800385c <MX_GPIO_Init+0x134>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003734:	2400      	movs	r4, #0
 8003736:	9401      	str	r4, [sp, #4]
 8003738:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800373a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800373e:	631a      	str	r2, [r3, #48]	; 0x30
 8003740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003742:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003746:	9201      	str	r2, [sp, #4]
 8003748:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800374a:	9402      	str	r4, [sp, #8]
 800374c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800374e:	f042 0201 	orr.w	r2, r2, #1
 8003752:	631a      	str	r2, [r3, #48]	; 0x30
 8003754:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003756:	f002 0201 	and.w	r2, r2, #1
 800375a:	9202      	str	r2, [sp, #8]
 800375c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800375e:	9403      	str	r4, [sp, #12]
 8003760:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003762:	f042 0210 	orr.w	r2, r2, #16
 8003766:	631a      	str	r2, [r3, #48]	; 0x30
 8003768:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800376a:	f002 0210 	and.w	r2, r2, #16
 800376e:	9203      	str	r2, [sp, #12]
 8003770:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003772:	9404      	str	r4, [sp, #16]
 8003774:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003776:	f042 0208 	orr.w	r2, r2, #8
 800377a:	631a      	str	r2, [r3, #48]	; 0x30
 800377c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800377e:	f002 0208 	and.w	r2, r2, #8
 8003782:	9204      	str	r2, [sp, #16]
 8003784:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003786:	9405      	str	r4, [sp, #20]
 8003788:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800378a:	f042 0204 	orr.w	r2, r2, #4
 800378e:	631a      	str	r2, [r3, #48]	; 0x30
 8003790:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003792:	f002 0204 	and.w	r2, r2, #4
 8003796:	9205      	str	r2, [sp, #20]
 8003798:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800379a:	9406      	str	r4, [sp, #24]
 800379c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800379e:	f042 0202 	orr.w	r2, r2, #2
 80037a2:	631a      	str	r2, [r3, #48]	; 0x30
 80037a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 80037ac:	4622      	mov	r2, r4
 80037ae:	4638      	mov	r0, r7
 80037b0:	2108      	movs	r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037b2:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 80037b4:	f7fd f860 	bl	8000878 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 80037b8:	4628      	mov	r0, r5
 80037ba:	2201      	movs	r2, #1
 80037bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037c0:	f7fd f85a 	bl	8000878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRIVE_DIR_GPIO_Port, DRIVE_DIR_Pin, GPIO_PIN_RESET);
 80037c4:	4622      	mov	r2, r4
 80037c6:	4628      	mov	r0, r5
 80037c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80037cc:	f7fd f854 	bl	8000878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80037d0:	f04f 0811 	mov.w	r8, #17
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
 80037d4:	2308      	movs	r3, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DRIVE_EN_GPIO_Port, &GPIO_InitStruct);
 80037d6:	a907      	add	r1, sp, #28
 80037d8:	4638      	mov	r0, r7

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037da:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
 80037dc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80037de:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e2:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037e4:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(DRIVE_EN_GPIO_Port, &GPIO_InitStruct);
 80037e6:	f7fc ff67 	bl	80006b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 80037ea:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 80037ee:	a907      	add	r1, sp, #28
 80037f0:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 80037f2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037f4:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80037f8:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 80037fa:	f7fc ff5d 	bl	80006b8 <HAL_GPIO_Init>
//  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRIVE_DIR_Pin;
 80037fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(DRIVE_DIR_GPIO_Port, &GPIO_InitStruct);
 8003802:	a907      	add	r1, sp, #28
 8003804:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = DRIVE_DIR_Pin;
 8003806:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003808:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800380e:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(DRIVE_DIR_GPIO_Port, &GPIO_InitStruct);
 8003810:	f7fc ff52 	bl	80006b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003814:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003818:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800381a:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800381c:	4b10      	ldr	r3, [pc, #64]	; (8003860 <MX_GPIO_Init+0x138>)
 800381e:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003820:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003822:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003824:	f7fc ff48 	bl	80006b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003828:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800382c:	a907      	add	r1, sp, #28
 800382e:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003830:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003832:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003834:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003836:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003838:	f7fc ff3e 	bl	80006b8 <HAL_GPIO_Init>

//  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 2);
 800383c:	2202      	movs	r2, #2
 800383e:	4611      	mov	r1, r2
 8003840:	2028      	movs	r0, #40	; 0x28
 8003842:	f7fc fed7 	bl	80005f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003846:	2028      	movs	r0, #40	; 0x28
 8003848:	f7fc ff08 	bl	800065c <HAL_NVIC_EnableIRQ>
}
 800384c:	b00c      	add	sp, #48	; 0x30
 800384e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003852:	bf00      	nop
 8003854:	40023800 	.word	0x40023800
 8003858:	40020000 	.word	0x40020000
 800385c:	40021000 	.word	0x40021000
 8003860:	10310000 	.word	0x10310000

08003864 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8003864:	b570      	push	{r4, r5, r6, lr}
 8003866:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003868:	4b28      	ldr	r3, [pc, #160]	; (800390c <SystemClock_Config+0xa8>)
 800386a:	2100      	movs	r1, #0
 800386c:	9101      	str	r1, [sp, #4]
 800386e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003870:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003874:	641a      	str	r2, [r3, #64]	; 0x40
 8003876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800387c:	9301      	str	r3, [sp, #4]
 800387e:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003880:	4b23      	ldr	r3, [pc, #140]	; (8003910 <SystemClock_Config+0xac>)
 8003882:	9102      	str	r1, [sp, #8]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003892:	9302      	str	r3, [sp, #8]
 8003894:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003896:	2301      	movs	r3, #1
 8003898:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800389a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800389e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80038a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80038a4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80038a6:	2319      	movs	r3, #25
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038a8:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 25;
 80038aa:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80038ac:	2604      	movs	r6, #4
  RCC_OscInitStruct.PLL.PLLN = 336;
 80038ae:	f44f 73a8 	mov.w	r3, #336	; 0x150
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038b2:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038b4:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 336;
 80038b6:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80038b8:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80038ba:	9613      	str	r6, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038bc:	f7fc ffe2 	bl	8000884 <HAL_RCC_OscConfig>
 80038c0:	b100      	cbz	r0, 80038c4 <SystemClock_Config+0x60>
 80038c2:	e7fe      	b.n	80038c2 <SystemClock_Config+0x5e>
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80038c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038c8:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80038ca:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038cc:	250f      	movs	r5, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80038ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80038d2:	2105      	movs	r1, #5
 80038d4:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038d6:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038d8:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80038da:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80038dc:	f7fd f976 	bl	8000bcc <HAL_RCC_ClockConfig>
 80038e0:	4604      	mov	r4, r0
 80038e2:	b100      	cbz	r0, 80038e6 <SystemClock_Config+0x82>
 80038e4:	e7fe      	b.n	80038e4 <SystemClock_Config+0x80>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80038e6:	f7fd fa0b 	bl	8000d00 <HAL_RCC_GetHCLKFreq>
 80038ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038ee:	fbb0 f0f3 	udiv	r0, r0, r3
 80038f2:	f7fc febf 	bl	8000674 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80038f6:	4630      	mov	r0, r6
 80038f8:	f7fc fed2 	bl	80006a0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80038fc:	4622      	mov	r2, r4
 80038fe:	4629      	mov	r1, r5
 8003900:	f04f 30ff 	mov.w	r0, #4294967295
 8003904:	f7fc fe76 	bl	80005f4 <HAL_NVIC_SetPriority>
}
 8003908:	b014      	add	sp, #80	; 0x50
 800390a:	bd70      	pop	{r4, r5, r6, pc}
 800390c:	40023800 	.word	0x40023800
 8003910:	40007000 	.word	0x40007000

08003914 <main>:
{
 8003914:	b508      	push	{r3, lr}
  HAL_Init();
 8003916:	f7fc fe33 	bl	8000580 <HAL_Init>
  SystemClock_Config();
 800391a:	f7ff ffa3 	bl	8003864 <SystemClock_Config>
  MX_GPIO_Init();
 800391e:	f7ff ff03 	bl	8003728 <MX_GPIO_Init>
  SPI_CAN_Init();
 8003922:	f7ff fd41 	bl	80033a8 <SPI_CAN_Init>
  TIMER_Init();
 8003926:	f7ff fe11 	bl	800354c <TIMER_Init>
  CANSPI_Initialize();
 800392a:	f7ff fbe9 	bl	8003100 <CANSPI_Initialize>
  MX_FREERTOS_Init();
 800392e:	f7ff fe95 	bl	800365c <MX_FREERTOS_Init>
  osKernelStart();
 8003932:	f7fd ffd3 	bl	80018dc <osKernelStart>
 8003936:	e7fe      	b.n	8003936 <main+0x22>

08003938 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8003938:	6803      	ldr	r3, [r0, #0]
 800393a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800393e:	d101      	bne.n	8003944 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003940:	f7fc be38 	b.w	80005b4 <HAL_IncTick>
 8003944:	4770      	bx	lr

08003946 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8003946:	e7fe      	b.n	8003946 <_Error_Handler>

08003948 <PWM_Set_Frekvens>:





void PWM_Set_Frekvens(uint16_t tempfart){
 8003948:	b508      	push	{r3, lr}
//	}
//	else{
//		MOTOR_BAK();
//	}

	if(tempfart >= 1){
 800394a:	b1c0      	cbz	r0, 800397e <PWM_Set_Frekvens+0x36>

		tempfart = 10500000000 / (tempfart*5826); //*128
 800394c:	f241 62c2 	movw	r2, #5826	; 0x16c2
 8003950:	4342      	muls	r2, r0
 8003952:	17d3      	asrs	r3, r2, #31
 8003954:	a10f      	add	r1, pc, #60	; (adr r1, 8003994 <PWM_Set_Frekvens+0x4c>)
 8003956:	e9d1 0100 	ldrd	r0, r1, [r1]
 800395a:	f7fc fc39 	bl	80001d0 <__aeabi_ldivmod>
 800395e:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8003962:	b280      	uxth	r0, r0
 8003964:	4298      	cmp	r0, r3
 8003966:	bf28      	it	cs
 8003968:	4618      	movcs	r0, r3
 800396a:	2837      	cmp	r0, #55	; 0x37
		if (tempfart <=55){tempfart = 55;}
		if (tempfart >= 65000){tempfart = 65000;}

		PWM_TIMER->ARR = tempfart;
 800396c:	4b08      	ldr	r3, [pc, #32]	; (8003990 <PWM_Set_Frekvens+0x48>)
 800396e:	bf38      	it	cc
 8003970:	2037      	movcc	r0, #55	; 0x37
 8003972:	62d8      	str	r0, [r3, #44]	; 0x2c
		PWM_TIMER->CCR1 = (tempfart/2);
 8003974:	0840      	lsrs	r0, r0, #1
 8003976:	6358      	str	r0, [r3, #52]	; 0x34
	}else{
//		HAL_TIM_PWM_Stop(&htim4,TIM_CHANNEL_1);
//		MOTOR_DISABLE()
		PWM_TIMER->ARR = 10000;
		PWM_TIMER->CCR1 = 10000;
		PWM_TIMER->CR1 = 0x81;
 8003978:	2281      	movs	r2, #129	; 0x81
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	bd08      	pop	{r3, pc}
		PWM_TIMER->ARR = 10000;
 800397e:	4b04      	ldr	r3, [pc, #16]	; (8003990 <PWM_Set_Frekvens+0x48>)
 8003980:	f242 7210 	movw	r2, #10000	; 0x2710
 8003984:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_TIMER->CCR1 = 10000;
 8003986:	635a      	str	r2, [r3, #52]	; 0x34
 8003988:	e7f6      	b.n	8003978 <PWM_Set_Frekvens+0x30>
 800398a:	bf00      	nop
 800398c:	f3af 8000 	nop.w
 8003990:	40000800 	.word	0x40000800
 8003994:	71d94900 	.word	0x71d94900
 8003998:	00000002 	.word	0x00000002

0800399c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800399c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800399e:	2003      	movs	r0, #3
 80039a0:	f7fc fe16 	bl	80005d0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80039a4:	2200      	movs	r2, #0
 80039a6:	4611      	mov	r1, r2
 80039a8:	f06f 000b 	mvn.w	r0, #11
 80039ac:	f7fc fe22 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80039b0:	2200      	movs	r2, #0
 80039b2:	4611      	mov	r1, r2
 80039b4:	f06f 000a 	mvn.w	r0, #10
 80039b8:	f7fc fe1c 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80039bc:	2200      	movs	r2, #0
 80039be:	4611      	mov	r1, r2
 80039c0:	f06f 0009 	mvn.w	r0, #9
 80039c4:	f7fc fe16 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80039c8:	2200      	movs	r2, #0
 80039ca:	4611      	mov	r1, r2
 80039cc:	f06f 0004 	mvn.w	r0, #4
 80039d0:	f7fc fe10 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80039d4:	2200      	movs	r2, #0
 80039d6:	4611      	mov	r1, r2
 80039d8:	f06f 0003 	mvn.w	r0, #3
 80039dc:	f7fc fe0a 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80039e0:	2200      	movs	r2, #0
 80039e2:	210f      	movs	r1, #15
 80039e4:	f06f 0001 	mvn.w	r0, #1
 80039e8:	f7fc fe04 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80039ec:	2200      	movs	r2, #0
 80039ee:	210f      	movs	r1, #15
 80039f0:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80039f8:	f7fc bdfc 	b.w	80005f4 <HAL_NVIC_SetPriority>

080039fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039fc:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 80039fe:	4601      	mov	r1, r0
{
 8003a00:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 8003a02:	2200      	movs	r2, #0
 8003a04:	201c      	movs	r0, #28
 8003a06:	f7fc fdf5 	bl	80005f4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 8003a0a:	201c      	movs	r0, #28
 8003a0c:	f7fc fe26 	bl	800065c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003a10:	2500      	movs	r5, #0
 8003a12:	4b15      	ldr	r3, [pc, #84]	; (8003a68 <HAL_InitTick+0x6c>)
 8003a14:	9502      	str	r5, [sp, #8]
 8003a16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8003a18:	4c14      	ldr	r4, [pc, #80]	; (8003a6c <HAL_InitTick+0x70>)
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003a1a:	f042 0201 	orr.w	r2, r2, #1
 8003a1e:	641a      	str	r2, [r3, #64]	; 0x40
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003a28:	a901      	add	r1, sp, #4
 8003a2a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003a2c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003a2e:	f7fd f97d 	bl	8000d2c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003a32:	f7fd f96b 	bl	8000d0c <HAL_RCC_GetPCLK1Freq>
  htim2.Instance = TIM2;
 8003a36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003a3a:	6023      	str	r3, [r4, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000 / 1000) - 1;
 8003a3c:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003a40:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003a42:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003a44:	4b0a      	ldr	r3, [pc, #40]	; (8003a70 <HAL_InitTick+0x74>)
 8003a46:	fbb0 f0f3 	udiv	r0, r0, r3
 8003a4a:	3801      	subs	r0, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 8003a4c:	6060      	str	r0, [r4, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8003a4e:	4620      	mov	r0, r4
  htim2.Init.ClockDivision = 0;
 8003a50:	6125      	str	r5, [r4, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a52:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8003a54:	f7fd fe0c 	bl	8001670 <HAL_TIM_Base_Init>
 8003a58:	b920      	cbnz	r0, 8003a64 <HAL_InitTick+0x68>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8003a5a:	4620      	mov	r0, r4
 8003a5c:	f7fd fcf2 	bl	8001444 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8003a60:	b009      	add	sp, #36	; 0x24
 8003a62:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8003a64:	2001      	movs	r0, #1
 8003a66:	e7fb      	b.n	8003a60 <HAL_InitTick+0x64>
 8003a68:	40023800 	.word	0x40023800
 8003a6c:	20003ea8 	.word	0x20003ea8
 8003a70:	000f4240 	.word	0x000f4240

08003a74 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8003a74:	f7fd bf4f 	b.w	8001916 <osSystickHandler>

08003a78 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003a78:	4801      	ldr	r0, [pc, #4]	; (8003a80 <TIM2_IRQHandler+0x8>)
 8003a7a:	f7fd bcf2 	b.w	8001462 <HAL_TIM_IRQHandler>
 8003a7e:	bf00      	nop
 8003a80:	20003ea8 	.word	0x20003ea8

08003a84 <EXTI15_10_IRQHandler>:
/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
	teller++;
 8003a84:	4a06      	ldr	r2, [pc, #24]	; (8003aa0 <EXTI15_10_IRQHandler+0x1c>)
	if(teller>=sizeof(uint16_t)){
		teller=0;
	}

	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,GPIO_PIN_SET);
 8003a86:	4807      	ldr	r0, [pc, #28]	; (8003aa4 <EXTI15_10_IRQHandler+0x20>)
	teller++;
 8003a88:	8813      	ldrh	r3, [r2, #0]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	b29b      	uxth	r3, r3
	if(teller>=sizeof(uint16_t)){
 8003a8e:	2b01      	cmp	r3, #1
		teller=0;
 8003a90:	bf88      	it	hi
 8003a92:	2300      	movhi	r3, #0
 8003a94:	8013      	strh	r3, [r2, #0]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,GPIO_PIN_SET);
 8003a96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f7fc beec 	b.w	8000878 <HAL_GPIO_WritePin>
 8003aa0:	20003dac 	.word	0x20003dac
 8003aa4:	40021000 	.word	0x40021000

08003aa8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003aa8:	490f      	ldr	r1, [pc, #60]	; (8003ae8 <SystemInit+0x40>)
 8003aaa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003aae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ab2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003ab6:	4b0d      	ldr	r3, [pc, #52]	; (8003aec <SystemInit+0x44>)
 8003ab8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003aba:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003abc:	f042 0201 	orr.w	r2, r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003ac2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003aca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003ace:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003ad0:	4a07      	ldr	r2, [pc, #28]	; (8003af0 <SystemInit+0x48>)
 8003ad2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ada:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003adc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ade:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003ae2:	608b      	str	r3, [r1, #8]
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	e000ed00 	.word	0xe000ed00
 8003aec:	40023800 	.word	0x40023800
 8003af0:	24003010 	.word	0x24003010

08003af4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003af4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b2c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003af8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003afa:	e003      	b.n	8003b04 <LoopCopyDataInit>

08003afc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003afc:	4b0c      	ldr	r3, [pc, #48]	; (8003b30 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003afe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003b00:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003b02:	3104      	adds	r1, #4

08003b04 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003b04:	480b      	ldr	r0, [pc, #44]	; (8003b34 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003b06:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003b08:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003b0a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b0c:	d3f6      	bcc.n	8003afc <CopyDataInit>
  ldr  r2, =_sbss
 8003b0e:	4a0b      	ldr	r2, [pc, #44]	; (8003b3c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b10:	e002      	b.n	8003b18 <LoopFillZerobss>

08003b12 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b12:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b14:	f842 3b04 	str.w	r3, [r2], #4

08003b18 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b18:	4b09      	ldr	r3, [pc, #36]	; (8003b40 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b1a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003b1c:	d3f9      	bcc.n	8003b12 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003b1e:	f7ff ffc3 	bl	8003aa8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b22:	f000 f811 	bl	8003b48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b26:	f7ff fef5 	bl	8003914 <main>
  bx  lr    
 8003b2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003b2c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003b30:	08003cac 	.word	0x08003cac
  ldr  r0, =_sdata
 8003b34:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003b38:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 8003b3c:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 8003b40:	20003ee4 	.word	0x20003ee4

08003b44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b44:	e7fe      	b.n	8003b44 <ADC_IRQHandler>
	...

08003b48 <__libc_init_array>:
 8003b48:	b570      	push	{r4, r5, r6, lr}
 8003b4a:	4e0d      	ldr	r6, [pc, #52]	; (8003b80 <__libc_init_array+0x38>)
 8003b4c:	4c0d      	ldr	r4, [pc, #52]	; (8003b84 <__libc_init_array+0x3c>)
 8003b4e:	1ba4      	subs	r4, r4, r6
 8003b50:	10a4      	asrs	r4, r4, #2
 8003b52:	2500      	movs	r5, #0
 8003b54:	42a5      	cmp	r5, r4
 8003b56:	d109      	bne.n	8003b6c <__libc_init_array+0x24>
 8003b58:	4e0b      	ldr	r6, [pc, #44]	; (8003b88 <__libc_init_array+0x40>)
 8003b5a:	4c0c      	ldr	r4, [pc, #48]	; (8003b8c <__libc_init_array+0x44>)
 8003b5c:	f000 f824 	bl	8003ba8 <_init>
 8003b60:	1ba4      	subs	r4, r4, r6
 8003b62:	10a4      	asrs	r4, r4, #2
 8003b64:	2500      	movs	r5, #0
 8003b66:	42a5      	cmp	r5, r4
 8003b68:	d105      	bne.n	8003b76 <__libc_init_array+0x2e>
 8003b6a:	bd70      	pop	{r4, r5, r6, pc}
 8003b6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b70:	4798      	blx	r3
 8003b72:	3501      	adds	r5, #1
 8003b74:	e7ee      	b.n	8003b54 <__libc_init_array+0xc>
 8003b76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b7a:	4798      	blx	r3
 8003b7c:	3501      	adds	r5, #1
 8003b7e:	e7f2      	b.n	8003b66 <__libc_init_array+0x1e>
 8003b80:	08003ca4 	.word	0x08003ca4
 8003b84:	08003ca4 	.word	0x08003ca4
 8003b88:	08003ca4 	.word	0x08003ca4
 8003b8c:	08003ca8 	.word	0x08003ca8

08003b90 <memcpy>:
 8003b90:	b510      	push	{r4, lr}
 8003b92:	1e43      	subs	r3, r0, #1
 8003b94:	440a      	add	r2, r1
 8003b96:	4291      	cmp	r1, r2
 8003b98:	d100      	bne.n	8003b9c <memcpy+0xc>
 8003b9a:	bd10      	pop	{r4, pc}
 8003b9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ba0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ba4:	e7f7      	b.n	8003b96 <memcpy+0x6>
	...

08003ba8 <_init>:
 8003ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003baa:	bf00      	nop
 8003bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bae:	bc08      	pop	{r3}
 8003bb0:	469e      	mov	lr, r3
 8003bb2:	4770      	bx	lr

08003bb4 <_fini>:
 8003bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb6:	bf00      	nop
 8003bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bba:	bc08      	pop	{r3}
 8003bbc:	469e      	mov	lr, r3
 8003bbe:	4770      	bx	lr
