{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 11:20:12 2011 " "Info: Processing started: Wed May 04 11:20:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_port -c de2_port " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de2_port -c de2_port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/test_microcomputer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/test_microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_microcomputer-test_microcomputer_arch " "Info: Found design unit 1: test_microcomputer-test_microcomputer_arch" {  } { { "../test_microcomputer.vhd" "" { Text "Z:/EE367/Final Project/test_microcomputer.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_microcomputer " "Info: Found entity 1: test_microcomputer" {  } { { "../test_microcomputer.vhd" "" { Text "Z:/EE367/Final Project/test_microcomputer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test_memory_interface.vhd " "Warning: Can't analyze file -- file ../test_memory_interface.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/rom_128x8_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rtl " "Info: Found design unit 1: rom_128x8_sync-rtl" {  } { { "../rom_128x8_sync.vhd" "" { Text "Z:/EE367/Final Project/rom_128x8_sync.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Info: Found entity 1: rom_128x8_sync" {  } { { "../rom_128x8_sync.vhd" "" { Text "Z:/EE367/Final Project/rom_128x8_sync.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/ram_64x8_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/ram_64x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_64x8_sync-rtl " "Info: Found design unit 1: ram_64x8_sync-rtl" {  } { { "../ram_64x8_sync.vhd" "" { Text "Z:/EE367/Final Project/ram_64x8_sync.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_64x8_sync " "Info: Found entity 1: ram_64x8_sync" {  } { { "../ram_64x8_sync.vhd" "" { Text "Z:/EE367/Final Project/ram_64x8_sync.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/processing_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/processing_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processing_unit-rtl " "Info: Found design unit 1: processing_unit-rtl" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processing_unit " "Info: Found entity 1: processing_unit" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/microcomputer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcomputer-rtl " "Info: Found design unit 1: microcomputer-rtl" {  } { { "../microcomputer.vhd" "" { Text "Z:/EE367/Final Project/microcomputer.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 microcomputer " "Info: Found entity 1: microcomputer" {  } { { "../microcomputer.vhd" "" { Text "Z:/EE367/Final Project/microcomputer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Info: Found design unit 1: memory-rtl" {  } { { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Info: Found design unit 1: cpu-rtl" {  } { { "../cpu.vhd" "" { Text "Z:/EE367/Final Project/cpu.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "../cpu.vhd" "" { Text "Z:/EE367/Final Project/cpu.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Info: Found design unit 1: control_unit-rtl" {  } { { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_port-de2_port_arch " "Info: Found design unit 1: de2_port-de2_port_arch" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 de2_port " "Info: Found entity 1: de2_port" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_port " "Info: Elaborating entity \"de2_port\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Memory_Out_16 de2_port.vhd(91) " "Warning (10036): Verilog HDL or VHDL warning at de2_port.vhd(91): object \"Memory_Out_16\" assigned a value but never read" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Memory_Out_17 de2_port.vhd(92) " "Warning (10036): Verilog HDL or VHDL warning at de2_port.vhd(92): object \"Memory_Out_17\" assigned a value but never read" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcomputer microcomputer:U1 " "Info: Elaborating entity \"microcomputer\" for hierarchy \"microcomputer:U1\"" {  } { { "de2_port.vhd" "U1" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu microcomputer:U1\|cpu:CPU_1 " "Info: Elaborating entity \"cpu\" for hierarchy \"microcomputer:U1\|cpu:CPU_1\"" {  } { { "../microcomputer.vhd" "CPU_1" { Text "Z:/EE367/Final Project/microcomputer.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_unit microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1 " "Info: Elaborating entity \"processing_unit\" for hierarchy \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\"" {  } { { "../cpu.vhd" "PU_1" { Text "Z:/EE367/Final Project/cpu.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_Load processing_unit.vhd(104) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(104): signal \"IR_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAR_Load processing_unit.vhd(113) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(113): signal \"MAR_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_Inc processing_unit.vhd(124) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(124): signal \"PC_Inc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_Load processing_unit.vhd(126) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(126): signal \"PC_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_Load processing_unit.vhd(139) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(139): signal \"X_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_Load processing_unit.vhd(148) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(148): signal \"Y_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_Load processing_unit.vhd(157) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(157): signal \"Z_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Load processing_unit.vhd(197) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(197): signal \"CCR_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1 " "Info: Elaborating entity \"control_unit\" for hierarchy \"microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\"" {  } { { "../cpu.vhd" "CU_1" { Text "Z:/EE367/Final Project/cpu.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory microcomputer:U1\|memory:MEMORY_1 " "Info: Elaborating entity \"memory\" for hierarchy \"microcomputer:U1\|memory:MEMORY_1\"" {  } { { "../microcomputer.vhd" "MEMORY_1" { Text "Z:/EE367/Final Project/microcomputer.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1 " "Info: Elaborating entity \"rom_128x8_sync\" for hierarchy \"microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1\"" {  } { { "../memory.vhd" "U1" { Text "Z:/EE367/Final Project/memory.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_64x8_sync microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2 " "Info: Elaborating entity \"ram_64x8_sync\" for hierarchy \"microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\"" {  } { { "../memory.vhd" "U2" { Text "Z:/EE367/Final Project/memory.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[0\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[0\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[1\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[1\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[2\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[2\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[3\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[3\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[4\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[4\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[5\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[5\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[6\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[6\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[7\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[7\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[0\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[0\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[1\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[1\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[2\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[2\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[3\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[3\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[4\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[4\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[5\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[5\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[6\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[6\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[7\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[7\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|RAM~17 " "Warning: Inferred RAM node \"microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|RAM~17\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "../ram_64x8_sync.vhd" "RAM~17" { Text "Z:/EE367/Final Project/ram_64x8_sync.vhd" 37 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|RAM~17 " "Info: Inferred altsyncram megafunction from the following design logic: \"microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|RAM~17\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info: Parameter WIDTHAD_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Info: Parameter NUMWORDS_B set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "../ram_64x8_sync.vhd" "RAM~17" { Text "Z:/EE367/Final Project/ram_64x8_sync.vhd" 37 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1\|Mux7~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1\|Mux7~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Info: Parameter WIDTHAD_A set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Info: Parameter NUMWORDS_A set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE de2_port.de2_port0.rtl.mif " "Info: Parameter INIT_FILE set to de2_port.de2_port0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "../rom_128x8_sync.vhd" "Mux7~0" { Text "Z:/EE367/Final Project/rom_128x8_sync.vhd" 160 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|altsyncram:RAM_rtl_0 " "Info: Elaborated megafunction instantiation \"microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|altsyncram:RAM_rtl_0 " "Info: Instantiated megafunction \"microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Info: Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Info: Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7i1 " "Info: Found entity 1: altsyncram_v7i1" {  } { { "db/altsyncram_v7i1.tdf" "" { Text "Z:/EE367/Final Project/DE2 Port/db/altsyncram_v7i1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1\|altsyncram:Mux7_rtl_1 " "Info: Elaborated megafunction instantiation \"microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1\|altsyncram:Mux7_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1\|altsyncram:Mux7_rtl_1 " "Info: Instantiated megafunction \"microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1\|altsyncram:Mux7_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE de2_port.de2_port0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"de2_port.de2_port0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fb01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fb01 " "Info: Found entity 1: altsyncram_fb01" {  } { { "db/altsyncram_fb01.tdf" "" { Text "Z:/EE367/Final Project/DE2 Port/db/altsyncram_fb01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Warning (13410): Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Warning (13410): Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Warning (13410): Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Warning (13410): Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Warning (13410): Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Warning (13410): Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Warning (13410): Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Warning (13410): Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Warning (13410): Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Warning (13410): Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Warning (13410): Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Warning (13410): Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Warning (13410): Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Warning (13410): Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Warning (13410): Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Warning (13410): Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Warning (13410): Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[34\] GND " "Warning (13410): Pin \"GPIO_0\[34\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[35\] GND " "Warning (13410): Pin \"GPIO_0\[35\]\" is stuck at GND" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|current_state.S_ADDXY_7 " "Info: Register \"microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|current_state.S_ADDXY_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "629 " "Info: Implemented 629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Info: Implemented 119 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "471 " "Info: Implemented 471 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 11:20:23 2011 " "Info: Processing ended: Wed May 04 11:20:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
