\hypertarget{union__hw__i2s__mdr}{}\section{\+\_\+hw\+\_\+i2s\+\_\+mdr Union Reference}
\label{union__hw__i2s__mdr}\index{\+\_\+hw\+\_\+i2s\+\_\+mdr@{\+\_\+hw\+\_\+i2s\+\_\+mdr}}


H\+W\+\_\+\+I2\+S\+\_\+\+M\+DR -\/ S\+AI M\+C\+LK Divide Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+mdr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__mdr_af0cfce1d32d6d9849754a325a01ceeed}{}\label{union__hw__i2s__mdr_af0cfce1d32d6d9849754a325a01ceeed}

\item 
struct \hyperlink{struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+mdr\+::\+\_\+hw\+\_\+i2s\+\_\+mdr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__mdr_a42867e859ec27c1a597d20b740d6fd0c}{}\label{union__hw__i2s__mdr_a42867e859ec27c1a597d20b740d6fd0c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+M\+DR -\/ S\+AI M\+C\+LK Divide Register (RW) 

Reset value\+: 0x00000000U

The M\+C\+LK Divide Register (M\+DR) configures the M\+C\+LK divide ratio. Although the M\+DR can be changed when the M\+C\+LK divider clock is enabled, additional writes to the M\+DR are blocked while M\+CR\mbox{[}D\+UF\mbox{]} is set. Writes to the M\+DR when the M\+C\+LK divided clock is disabled do not set M\+CR\mbox{[}D\+UF\mbox{]}. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
