Release 10.1.03 Map K.39 (lin64)
Xilinx Mapping Report File for Design 'hardware_interface'

Design Information
------------------
Command Line   : map -ise
/home/wbraun/laser_pinball/FinalVersion/laser_projector/laser_projector.ise
-intstyle ise -p xc5vlx50t-ff1136-3 -w -logic_opt off -ol high -t 1 -cm area -pr
off -k 6 -lc off -power off -o hardware_interface_map.ncd hardware_interface.ngd
hardware_interface.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -3
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Mon Dec  8 06:16:12 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 1,910 out of  28,800    6%
    Number used as Flip Flops:               1,910
  Number of Slice LUTs:                      3,803 out of  28,800   13%
    Number used as logic:                    3,656 out of  28,800   12%
      Number using O6 output only:           3,287
      Number using O5 output only:             125
      Number using O5 and O6:                  244
    Number used as Memory:                     137 out of   7,680    1%
      Number used as Dual Port RAM:            136
        Number using O6 output only:             8
        Number using O5 and O6:                128
      Number used as Shift Register:             1
        Number using O6 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                       138 out of  57,600    1%
    Number using O6 output only:               132
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,446 out of   7,200   20%
  Number of LUT Flip Flop pairs used:        4,272
    Number with an unused Flip Flop:         2,362 out of   4,272   55%
    Number with an unused LUT:                 469 out of   4,272   10%
    Number of fully used LUT-FF pairs:       1,441 out of   4,272   33%
    Number of unique control sets:             146
    Number of slice register sites lost
      to control set restrictions:             301 out of  28,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     480   17%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      45 out of      60   75%
    Number using BlockRAM only:                 45
    Total primitives used:
      Number of 36k BlockRAM used:              42
      Number of 18k BlockRAM used:               5
    Total Memory used (KB):                  1,602 out of   2,160   74%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of DCM_ADVs:                            2 out of      12   16%
  Number of DSP48Es:                             8 out of      48   16%

Peak Memory Usage:  868 MB
Total REAL time to MAP completion:  1 mins 3 secs 
Total CPU time to MAP completion:   1 mins 2 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network HDR1_26_IBUF has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 15
   more times for the following (max. 5 shown):
   AUDIO_SDATA_IN_IBUF,
   CLK_27MHZ_FPGA_IBUF,
   GPIO_SW_N_IBUF,
   best_hazor/cpu_physics/rf/Mram_regfile_ren_161/SPO,
   best_hazor/cpu_physics/rf/Mram_regfile_ren62/SPO
   To see the details of these warning messages, please use the -detail switch.
WARNING:Place:644 - A clock IOB clock component is not placed at an optimal
   clock IOB site. The clock IOB component <HDR1_48> is placed at site <AJ32>.
   The clock IO site can use the fast path between the IO and the Clock
   buffer/GCLK if the IOB is placed in the master Clock IOB Site. This is
   normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on
   COMP.PIN <HDR1_48.PAD> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN. The use of
   this override is highly discouraged as it may lead to very poor timing
   results. It is recommended that this error condition be corrected in the
   design.
WARNING:PhysDesignRules:368 - The signal <AUDIO_SYNC_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <AUDIO_SDATA_OUT_OBUF> is incomplete.
   The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:367 - The signal <AUDIO_SDATA_IN_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:368 - The signal <DVI_GPIO1_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:367 - The signal <GPIO_SW_N_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:368 - The signal <AUDIO_BIT_CLK_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <HDR1_30_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <HDR1_32_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <HDR1_16_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <HDR1_34_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:367 - The signal <HDR1_26_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:368 - The signal <HDR1_36_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <HDR1_28_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <HDR1_38_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:367 - The signal <CLK_27MHZ_FPGA_IBUF> is incomplete.
   The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal USER_CLK are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  10 block(s) removed
  12 block(s) optimized away
   1 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "camera_main/frame_buff/framebuffer/BU2/N1" is sourceless and has
been removed.
Unused block "best_hazor/laser_beta_ram/GND" (ZERO) removed.
Unused block "best_hazor/laser_beta_ram/VCC" (ONE) removed.
Unused block "best_hazor/laser_shared_memory/shared_ram/GND" (ZERO) removed.
Unused block "best_hazor/laser_shared_memory/shared_ram/VCC" (ONE) removed.
Unused block "best_hazor/physics_beta_ram/GND" (ZERO) removed.
Unused block "best_hazor/physics_beta_ram/VCC" (ONE) removed.
Unused block "best_hazor/physics_shared_memory/shared_ram/GND" (ZERO) removed.
Unused block "best_hazor/physics_shared_memory/shared_ram/VCC" (ONE) removed.
Unused block "camera_main/frame_buff/framebuffer/GND" (ZERO) removed.
Unused block "camera_main/frame_buff/framebuffer/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		best_hazor/laser_beta_ram/BU2/XST_GND
VCC 		best_hazor/laser_beta_ram/BU2/XST_VCC
GND 		best_hazor/laser_shared_memory/shared_ram/BU2/XST_GND
VCC 		best_hazor/laser_shared_memory/shared_ram/BU2/XST_VCC
GND 		best_hazor/physics_beta_ram/BU2/XST_GND
VCC 		best_hazor/physics_beta_ram/BU2/XST_VCC
GND 		best_hazor/physics_shared_memory/shared_ram/BU2/XST_GND
VCC 		best_hazor/physics_shared_memory/shared_ram/BU2/XST_VCC
GND 		camera_main/frame_buff/framebuffer/BU2/XST_GND
VCC 		camera_main/frame_buff/framebuffer/BU2/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| AUDIO_BIT_CLK                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| AUDIO_SDATA_IN                     | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| AUDIO_SDATA_OUT                    | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| AUDIO_SYNC                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| CLK_27MHZ_FPGA                     | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| DVI_D0                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D1                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D2                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D3                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D4                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D5                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D6                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D7                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D8                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D9                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D10                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_D11                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_DE                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_GPIO1                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_H                              | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_RESET_B                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_V                              | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_XCLK_N                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| DVI_XCLK_P                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_DIP_SW1                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_DIP_SW2                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_DIP_SW3                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_DIP_SW4                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_DIP_SW5                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_DIP_SW6                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_DIP_SW7                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_DIP_SW8                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_LED_0                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_LED_1                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_LED_2                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_LED_3                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_LED_4                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_LED_5                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_LED_6                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_LED_7                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| GPIO_SW_C                          | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_SW_E                          | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_SW_N                          | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_SW_S                          | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| GPIO_SW_W                          | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_2                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_4                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_6                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_8                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_10                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_12                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_14                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_16                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_18                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_20                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_22                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_24                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_26                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_28                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_30                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_32                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_34                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_36                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_38                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_40                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_42                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| HDR1_44                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_46                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_48                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_50                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_52                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_54                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_56                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_58                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_60                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_62                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| HDR1_64                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| IIC_SCL_MAIN                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW |              |          |          |
| IIC_SCL_VIDEO                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW |              |          |          |
| IIC_SDA_MAIN                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW |              |          |          |
| IIC_SDA_VIDEO                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW |              |          |          |
| USER_CLK                           | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 14 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                        | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical Name                                                                                                        |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hardware_interface/           |           | 165/1902      | 0/1910        | 262/3803      | 120/137       | 0/45      | 0/8     | 1/5   | 0/0   | 0/0   | 0/2   | 0/0   | hardware_interface                                                                                                            |
| +best_hazor                   |           | 4/974         | 0/892         | 4/2026        | 0/16          | 0/30      | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor                                                                                                 |
| ++cpu_laser                   |           | 213/265       | 97/100        | 508/580       | 0/8           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_laser                                                                                       |
| +++ctl                        |           | 17/17         | 3/3           | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_laser/ctl                                                                                   |
| +++mpy                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_laser/mpy                                                                                   |
| +++rf                         |           | 4/4           | 0/0           | 10/10         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_laser/rf                                                                                    |
| +++sr                         |           | 31/31         | 0/0           | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_laser/sr                                                                                    |
| ++cpu_physics                 |           | 241/295       | 97/100        | 516/588       | 0/8           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_physics                                                                                     |
| +++ctl                        |           | 19/19         | 3/3           | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_physics/ctl                                                                                 |
| +++mpy                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_physics/mpy                                                                                 |
| +++rf                         |           | 4/4           | 0/0           | 10/10         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_physics/rf                                                                                  |
| +++sr                         |           | 31/31         | 0/0           | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/cpu_physics/sr                                                                                  |
| ++laser_beta_IO               |           | 67/114        | 193/247       | 110/234       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_IO                                                                                   |
| +++beta_spi                   |           | 24/24         | 19/19         | 51/51         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_IO/beta_spi                                                                          |
| +++beta_timer1                |           | 23/23         | 35/35         | 73/73         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_IO/beta_timer1                                                                       |
| ++laser_beta_ram              |           | 0/22          | 0/2           | 0/31          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram                                                                                  |
| +++BU2                        |           | 0/22          | 0/2           | 0/31          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2                                                                              |
| ++++U0                        |           | 0/22          | 0/2           | 0/31          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0                                                                           |
| +++++blk_mem_generator        |           | 0/22          | 0/2           | 0/31          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator                                                         |
| ++++++valid.cstr              |           | 0/22          | 0/2           | 0/31          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr                                              |
| +++++++bindec_a.bindec_inst_a |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                       |
| +++++++has_mux_a.A            |           | 18/18         | 2/2           | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A                                  |
| +++++++ramloop[0].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram                 |
| +++++++ramloop[10].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r                            |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v5_init.ram                |
| +++++++ramloop[11].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r                            |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_init.ram                |
| +++++++ramloop[12].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r                            |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r/v5_init.ram                |
| +++++++ramloop[13].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r                            |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_init.ram                |
| +++++++ramloop[14].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r                            |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_init.ram                |
| +++++++ramloop[1].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram                 |
| +++++++ramloop[2].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram                 |
| +++++++ramloop[3].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram                 |
| +++++++ramloop[4].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_init.ram                 |
| +++++++ramloop[5].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram                 |
| +++++++ramloop[6].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_init.ram                 |
| +++++++ramloop[7].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram                 |
| +++++++ramloop[8].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_init.ram                 |
| +++++++ramloop[9].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r                             |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram                 |
| ++laser_decode                |           | 7/7           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_decode                                                                                    |
| ++laser_read_decode           |           | 26/26         | 2/2           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_read_decode                                                                               |
| ++laser_shared_memory         |           | 40/40         | 128/128       | 105/105       | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_shared_memory                                                                             |
| +++shared_ram                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_shared_memory/shared_ram                                                                  |
| ++++BU2                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_shared_memory/shared_ram/BU2                                                              |
| +++++U0                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_shared_memory/shared_ram/BU2/U0                                                           |
| ++++++blk_mem_generator       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_shared_memory/shared_ram/BU2/U0/blk_mem_generator                                         |
| +++++++valid.cstr             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_shared_memory/shared_ram/BU2/U0/blk_mem_generator/valid.cstr                              |
| ++++++++ramloop[0].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_shared_memory/shared_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r             |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/laser_shared_memory/shared_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram |
| ++physics_beta_IO             |           | 79/124        | 193/245       | 157/270       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_IO                                                                                 |
| +++beta_spi                   |           | 18/18         | 17/17         | 39/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_IO/beta_spi                                                                        |
| +++beta_timer1                |           | 27/27         | 35/35         | 74/74         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_IO/beta_timer1                                                                     |
| ++physics_beta_ram            |           | 0/24          | 0/2           | 0/31          | 0/0           | 0/14      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram                                                                                |
| +++BU2                        |           | 0/24          | 0/2           | 0/31          | 0/0           | 0/14      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2                                                                            |
| ++++U0                        |           | 0/24          | 0/2           | 0/31          | 0/0           | 0/14      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0                                                                         |
| +++++blk_mem_generator        |           | 0/24          | 0/2           | 0/31          | 0/0           | 0/14      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator                                                       |
| ++++++valid.cstr              |           | 0/24          | 0/2           | 0/31          | 0/0           | 0/14      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr                                            |
| +++++++bindec_a.bindec_inst_a |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                     |
| +++++++has_mux_a.A            |           | 20/20         | 2/2           | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A                                |
| +++++++ramloop[10].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r                          |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v5_init.ram              |
| +++++++ramloop[11].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r                          |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_init.ram              |
| +++++++ramloop[12].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r                          |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r/v5_init.ram              |
| +++++++ramloop[13].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r                          |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_init.ram              |
| +++++++ramloop[14].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r                          |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_init.ram              |
| +++++++ramloop[1].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram               |
| +++++++ramloop[2].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram               |
| +++++++ramloop[3].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram               |
| +++++++ramloop[4].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_init.ram               |
| +++++++ramloop[5].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram               |
| +++++++ramloop[6].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_init.ram               |
| +++++++ramloop[7].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram               |
| +++++++ramloop[8].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_init.ram               |
| +++++++ramloop[9].ram.r       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r                           |
| ++++++++v5_init.ram           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram               |
| ++physics_decode              |           | 6/6           | 0/0           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_decode                                                                                  |
| ++physics_read_decode         |           | 27/27         | 2/2           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_read_decode                                                                             |
| ++physics_shared_memory       |           | 20/20         | 64/64         | 37/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/best_hazor/physics_shared_memory                                                                           |
| +camera_main                  |           | 13/697        | 0/905         | 25/1381       | 0/0           | 0/15      | 0/6     | 0/2   | 0/0   | 0/0   | 0/1   | 0/0   | hardware_interface/camera_main                                                                                                |
| ++blue_blob                   |           | 11/11         | 1/1           | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/blue_blob                                                                                      |
| ++buffer_read_addr_gen        |           | 5/5           | 0/0           | 9/9           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/buffer_read_addr_gen                                                                           |
| ++camera_addr_gen             |           | 5/5           | 0/0           | 9/9           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/camera_addr_gen                                                                                |
| ++camera_setup                |           | 6/113         | 10/209        | 12/221        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/camera_setup                                                                                   |
| +++camera_i2c                 |           | 18/101        | 37/183        | 41/193        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/camera_setup/camera_i2c                                                                        |
| ++++video_bus                 |           | 13/83         | 29/146        | 6/152         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/camera_setup/camera_i2c/video_bus                                                              |
| +++++i2c_plz                  |           | 18/70         | 35/117        | 14/146        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/camera_setup/camera_i2c/video_bus/i2c_plz                                                      |
| ++++++byte_controller         |           | 13/52         | 22/82         | 38/132        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/camera_setup/camera_i2c/video_bus/i2c_plz/byte_controller                                      |
| +++++++bit_controller         |           | 39/39         | 60/60         | 94/94         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/camera_setup/camera_i2c/video_bus/i2c_plz/byte_controller/bit_controller                       |
| +++config_rom                 |           | 6/6           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/camera_setup/config_rom                                                                        |
| ++clk12_5_gen                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1   | 0/0   | hardware_interface/camera_main/clk12_5_gen                                                                                    |
| ++drive_vga                   |           | 10/10         | 15/15         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/drive_vga                                                                                      |
| ++frame_buff                  |           | 0/51          | 0/5           | 0/75          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff                                                                                     |
| +++framebuffer                |           | 0/51          | 0/5           | 0/75          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer                                                                         |
| ++++BU2                       |           | 0/51          | 0/5           | 0/75          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2                                                                     |
| +++++U0                       |           | 0/51          | 0/5           | 0/75          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0                                                                  |
| ++++++blk_mem_generator       |           | 0/51          | 0/5           | 0/75          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator                                                |
| +++++++valid.cstr             |           | 27/51         | 0/5           | 28/75         | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr                                     |
| ++++++++bindec_a.bindec_inst_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a              |
| ++++++++bindec_b.bindec_inst_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b              |
| ++++++++has_mux_b.B           |           | 22/22         | 5/5           | 45/45         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B                         |
| ++++++++ramloop[0].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram        |
| ++++++++ramloop[10].ram.r     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r                   |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v5_init.ram       |
| ++++++++ramloop[11].ram.r     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r                   |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_init.ram       |
| ++++++++ramloop[12].ram.r     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r                   |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r/v5_init.ram       |
| ++++++++ramloop[13].ram.r     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r                   |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_init.ram       |
| ++++++++ramloop[14].ram.r     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r                   |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_init.ram       |
| ++++++++ramloop[1].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram        |
| ++++++++ramloop[2].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram        |
| ++++++++ramloop[3].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram        |
| ++++++++ramloop[4].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_init.ram        |
| ++++++++ramloop[5].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram        |
| ++++++++ramloop[6].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_init.ram        |
| ++++++++ramloop[7].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram        |
| ++++++++ramloop[8].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_init.ram        |
| ++++++++ramloop[9].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r                    |
| +++++++++v5_init.ram          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/frame_buff/framebuffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram        |
| ++get_a_frame                 |           | 13/36         | 31/67         | 22/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/get_a_frame                                                                                    |
| +++camera_reader              |           | 23/23         | 36/36         | 62/62         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/get_a_frame/camera_reader                                                                      |
| ++green_blob                  |           | 10/10         | 1/1           | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/green_blob                                                                                     |
| ++image_proc_gen              |           | 4/4           | 0/0           | 9/9           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/image_proc_gen                                                                                 |
| ++process_a_frame             |           | 230/293       | 236/390       | 634/660       | 0/0           | 0/0       | 3/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/process_a_frame                                                                                |
| +++data_fetch                 |           | 63/63         | 154/154       | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/process_a_frame/data_fetch                                                                     |
| ++red_blob                    |           | 10/10         | 1/1           | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/red_blob                                                                                       |
| ++vga_monitor                 |           | 8/117         | 15/190        | 15/203        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/vga_monitor                                                                                    |
| +++instance_name              |           | 18/109        | 29/175        | 36/188        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/vga_monitor/instance_name                                                                      |
| ++++video_bus                 |           | 13/91         | 29/146        | 6/152         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/vga_monitor/instance_name/video_bus                                                            |
| +++++i2c_plz                  |           | 17/78         | 35/117        | 14/146        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/vga_monitor/instance_name/video_bus/i2c_plz                                                    |
| ++++++byte_controller         |           | 15/61         | 22/82         | 38/132        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/vga_monitor/instance_name/video_bus/i2c_plz/byte_controller                                    |
| +++++++bit_controller         |           | 46/46         | 60/60         | 94/94         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/vga_monitor/instance_name/video_bus/i2c_plz/byte_controller/bit_controller                     |
| ++vga_signal_gen              |           | 19/19         | 26/26         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/camera_main/vga_signal_gen                                                                                 |
| +clk_50_gen                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1   | 0/0   | hardware_interface/clk_50_gen                                                                                                 |
| +db_2                         |           | 11/11         | 22/22         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/db_2                                                                                                       |
| +db_3                         |           | 9/9           | 22/22         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/db_3                                                                                                       |
| +db_5                         |           | 10/10         | 22/22         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/db_5                                                                                                       |
| +gen_sys_reset                |           | 2/2           | 1/1           | 2/2           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/gen_sys_reset                                                                                              |
| +nes_controller               |           | 34/34         | 46/46         | 105/105       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | hardware_interface/nes_controller                                                                                             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
