INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for CNT_VIO root...
Gathering HDL files for CNT_VIO root...
Creating XST project for CNT_VIO...
Creating XST script file for CNT_VIO...
Creating XST instantiation file for CNT_VIO...
Running XST for CNT_VIO...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for CNT_VIO...
Creating ISE instantiation template for CNT_VIO...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'CNT_VIO'...
Generating metadata file...
Generating ISE project...
XCO file found: CNT_VIO.xco
XMDF file found: CNT_VIO_xmdf.tcl
Adding
C:/Users/susu/Documents/mygithub/FPGA/Counter_6bit_Scope/ipcore_dir/tmp/_cg/CNT_
VIO.asy -view all -origin_type imported
Adding
C:/Users/susu/Documents/mygithub/FPGA/Counter_6bit_Scope/ipcore_dir/tmp/_cg/CNT_
VIO.ngc -view all -origin_type created
Checking file
"C:/Users/susu/Documents/mygithub/FPGA/Counter_6bit_Scope/ipcore_dir/tmp/_cg/CNT
_VIO.ngc" for project device match ...
File
"C:/Users/susu/Documents/mygithub/FPGA/Counter_6bit_Scope/ipcore_dir/tmp/_cg/CNT
_VIO.ngc" device information matches project device.
Adding
C:/Users/susu/Documents/mygithub/FPGA/Counter_6bit_Scope/ipcore_dir/tmp/_cg/CNT_
VIO.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/susu/Documents/mygithub/FPGA/Counter_6bit_Scope/ipcore_dir/tmp/_cg/
   CNT_VIO.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/susu/Documents/mygithub/FPGA/Counter_6bit_Scope/ipcore_dir/tmp/_cg/CNT_
VIO.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/CNT_VIO"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'CNT_VIO'.
