// Seed: 3877758304
module module_0 (
    output tri0 id_0
);
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output tri id_2,
    output supply0 id_3,
    input tri0 id_4
);
  assign id_1 = 1;
  module_0(
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_2(
      id_2, id_2, id_1, id_2, id_2
  );
  wire id_3;
  assign id_2 = id_1;
  assign id_3 = id_1;
endmodule
