<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p405" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_405{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_405{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_405{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_405{left:285px;bottom:1051px;letter-spacing:0.25px;word-spacing:0.56px;}
#t5_405{left:69px;bottom:978px;letter-spacing:0.16px;}
#t6_405{left:150px;bottom:978px;letter-spacing:0.22px;}
#t7_405{left:69px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_405{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-1px;}
#t9_405{left:69px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_405{left:69px;bottom:895px;}
#tb_405{left:95px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tc_405{left:95px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#td_405{left:95px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#te_405{left:69px;bottom:838px;}
#tf_405{left:95px;bottom:842px;letter-spacing:-0.16px;word-spacing:-1px;}
#tg_405{left:95px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_405{left:69px;bottom:802px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_405{left:69px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_405{left:69px;bottom:759px;}
#tk_405{left:95px;bottom:762px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tl_405{left:69px;bottom:736px;}
#tm_405{left:95px;bottom:739px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tn_405{left:69px;bottom:715px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_405{left:675px;bottom:722px;}
#tp_405{left:690px;bottom:715px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tq_405{left:69px;bottom:698px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tr_405{left:69px;bottom:674px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_405{left:69px;bottom:615px;letter-spacing:0.13px;}
#tt_405{left:151px;bottom:615px;letter-spacing:0.17px;word-spacing:-0.08px;}
#tu_405{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tv_405{left:69px;bottom:576px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_405{left:69px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_405{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_405{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_405{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_405{left:69px;bottom:486px;letter-spacing:-0.13px;word-spacing:-0.92px;}
#t11_405{left:69px;bottom:469px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t12_405{left:69px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_405{left:69px;bottom:435px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t14_405{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_405{left:69px;bottom:402px;letter-spacing:-0.17px;word-spacing:-0.52px;}
#t16_405{left:69px;bottom:385px;letter-spacing:-0.19px;word-spacing:-1px;}
#t17_405{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t18_405{left:69px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t19_405{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_405{left:69px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1b_405{left:69px;bottom:259px;letter-spacing:0.13px;}
#t1c_405{left:151px;bottom:259px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1d_405{left:69px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_405{left:69px;bottom:218px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t1f_405{left:69px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_405{left:69px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_405{left:69px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_405{left:69px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_405{left:69px;bottom:134px;letter-spacing:-0.16px;word-spacing:-0.81px;}

.s1_405{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_405{font-size:24px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s3_405{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_405{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_405{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_405{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_405{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts405" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg405Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg405" style="-webkit-user-select: none;"><object width="935" height="1210" data="405/405.svg" type="image/svg+xml" id="pdf405" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_405" class="t s1_405">Vol. 1 </span><span id="t2_405" class="t s1_405">17-1 </span>
<span id="t3_405" class="t s2_405">CHAPTER 17 </span>
<span id="t4_405" class="t s2_405">CONTROL-FLOW ENFORCEMENT TECHNOLOGY (CET) </span>
<span id="t5_405" class="t s3_405">17.1 </span><span id="t6_405" class="t s3_405">INTRODUCTION </span>
<span id="t7_405" class="t s4_405">Return-oriented programming (ROP), and similarly CALL/JMP-oriented programming (COP/JOP), have been the </span>
<span id="t8_405" class="t s4_405">prevalent attack methodologies for stealth exploit writers targeting vulnerabilities in programs. These attack meth- </span>
<span id="t9_405" class="t s4_405">odologies have the common elements: </span>
<span id="ta_405" class="t s5_405">• </span><span id="tb_405" class="t s4_405">A code module with execution privilege and contain small snippets of code sequence with the characteristic: at </span>
<span id="tc_405" class="t s4_405">least one instruction in the sequence being a control transfer instruction that depends on data either in the </span>
<span id="td_405" class="t s4_405">return stack or in a register for the target address. </span>
<span id="te_405" class="t s5_405">• </span><span id="tf_405" class="t s4_405">Diverting the control flow instruction (e.g., RET, CALL, JMP) from its original target address to a new target (via </span>
<span id="tg_405" class="t s4_405">modification in the data stack or in the register). </span>
<span id="th_405" class="t s4_405">Control-Flow Enforcement Technology (CET) provides the following capabilities to defend against ROP/COP/JOP </span>
<span id="ti_405" class="t s4_405">style control-flow subversion attacks: </span>
<span id="tj_405" class="t s5_405">• </span><span id="tk_405" class="t s4_405">Shadow stack: Return address protection to defend against ROP. </span>
<span id="tl_405" class="t s5_405">• </span><span id="tm_405" class="t s4_405">Indirect branch tracking: Free branch protection to defend against COP/JOP. </span>
<span id="tn_405" class="t s4_405">Both capabilities introduce new instruction set extensions, and are described in the Intel </span>
<span id="to_405" class="t s6_405">® </span>
<span id="tp_405" class="t s4_405">64 and IA-32 Architec- </span>
<span id="tq_405" class="t s4_405">tures Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="tr_405" class="t s4_405">Control-Flow Enforcement Technology introduces a new exception (#CP) with interrupt vector 21. </span>
<span id="ts_405" class="t s7_405">17.1.1 </span><span id="tt_405" class="t s7_405">Shadow Stack </span>
<span id="tu_405" class="t s4_405">A shadow stack is a second stack for the program that is used exclusively for control transfer operations. This stack </span>
<span id="tv_405" class="t s4_405">is separate from the data stack and can be enabled for operation individually in user mode or supervisor mode. </span>
<span id="tw_405" class="t s4_405">When shadow stacks are enabled, the CALL instruction pushes the return address on both the data and shadow </span>
<span id="tx_405" class="t s4_405">stack. The RET instruction pops the return address from both stacks and compares them. If the return addresses </span>
<span id="ty_405" class="t s4_405">from the two stacks do not match, the processor signals a control protection exception (#CP). Note that the </span>
<span id="tz_405" class="t s4_405">shadow stack only holds the return addresses and not parameters passed to the call instruction. </span>
<span id="t10_405" class="t s4_405">The shadow stack is protected from tamper through the page table protections such that regular store instructions </span>
<span id="t11_405" class="t s4_405">cannot modify the contents of the shadow stack. To provide this protection the page table protections are extended </span>
<span id="t12_405" class="t s4_405">to support an additional attribute for pages to mark them as “Shadow Stack” pages. When shadow stacks are </span>
<span id="t13_405" class="t s4_405">enabled, control transfer instructions/flows like near call, far call, call to interrupt/exception handlers, etc. store </span>
<span id="t14_405" class="t s4_405">return addresses to the shadow stack and the access will fault if the underlying page is not marked as a “Shadow </span>
<span id="t15_405" class="t s4_405">Stack” page. However stores from instructions like MOV, XSAVE, etc. will not be allowed. Likewise control transfer </span>
<span id="t16_405" class="t s4_405">instructions like near RET, far RET, IRET, etc. when they attempt to read from the shadow stack the access will fault </span>
<span id="t17_405" class="t s4_405">if the underlying page is not marked as a “Shadow Stack” page. This paging protection detects and prevents condi- </span>
<span id="t18_405" class="t s4_405">tions that cause an overflow or underflow of the shadow stack when the shadow stack is delimited by non-shadow </span>
<span id="t19_405" class="t s4_405">stack guard pages, or any malicious attempts to redirect the processor to consume data from addresses that are </span>
<span id="t1a_405" class="t s4_405">not shadow stack addresses. </span>
<span id="t1b_405" class="t s7_405">17.1.2 </span><span id="t1c_405" class="t s7_405">Indirect Branch Tracking </span>
<span id="t1d_405" class="t s4_405">The ENDBRANCH instruction is a new instruction that is used to mark valid jump target addresses of indirect calls </span>
<span id="t1e_405" class="t s4_405">and jumps in the program. This instruction opcode is selected to be one that is a NOP on legacy machines such that </span>
<span id="t1f_405" class="t s4_405">programs compiled with ENDBRANCH new instruction continue to function on old machines without the CET </span>
<span id="t1g_405" class="t s4_405">enforcement. On processors that support CET the ENDBRANCH is still a NOP and is primarily used as a marker </span>
<span id="t1h_405" class="t s4_405">instruction by the processor pipeline to detect control flow violations. The CPU implements a state machine that </span>
<span id="t1i_405" class="t s4_405">tracks indirect JMP and CALL instructions. When one of these instructions is executed, the state machine moves </span>
<span id="t1j_405" class="t s4_405">from IDLE to WAIT_FOR_ENDBRANCH state. In WAIT_FOR_ENDBRANCH state the next instruction in the program </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
