{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687059624357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687059624361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 00:40:24 2023 " "Processing started: Sun Jun 18 00:40:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687059624361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059624361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059624361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687059624760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687059624760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file relogio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Relogio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059631866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059631866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-archdecoder7seg " "Found design unit 1: decoder7seg-archdecoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632262 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loghora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loghora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogHora-archLogHora " "Found design unit 1: LogHora-archLogHora" {  } { { "LogHora.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/LogHora.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632265 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogHora " "Found entity 1: LogHora" {  } { { "LogHora.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/LogHora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont5a0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont5a0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont5a0-archcont5a0 " "Found design unit 1: cont5a0-archcont5a0" {  } { { "cont5a0.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/cont5a0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632268 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont5a0 " "Found entity 1: cont5a0" {  } { { "cont5a0.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/cont5a0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont9a0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont9a0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont9a0-archCont9a0 " "Found design unit 1: Cont9a0-archCont9a0" {  } { { "Cont9a0.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Cont9a0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont9a0 " "Found entity 1: Cont9a0" {  } { { "Cont9a0.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Cont9a0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador9a0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador9a0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador9a0 " "Found entity 1: Contador9a0" {  } { { "Contador9a0.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Contador9a0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador5a0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador5a0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador5a0 " "Found entity 1: Contador5a0" {  } { { "Contador5a0.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Contador5a0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorhoras.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contadorhoras.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorHoras " "Found entity 1: ContadorHoras" {  } { { "ContadorHoras.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/ContadorHoras.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderLED-archDecoderLED " "Found design unit 1: DecoderLED-archDecoderLED" {  } { { "DecoderLED.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/DecoderLED.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632281 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderLED " "Found entity 1: DecoderLED" {  } { { "DecoderLED.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/DecoderLED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont0a3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont0a3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont0a3-archCont0a3 " "Found design unit 1: Cont0a3-archCont0a3" {  } { { "Cont0a3.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Cont0a3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632286 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont0a3 " "Found entity 1: Cont0a3" {  } { { "Cont0a3.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Cont0a3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hz240.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hz240.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hz240-LogHz240 " "Found design unit 1: Hz240-LogHz240" {  } { { "Hz240.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Hz240.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632288 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hz240 " "Found entity 1: Hz240" {  } { { "Hz240.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Hz240.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hz1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hz1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hz1-LogHz1 " "Found design unit 1: Hz1-LogHz1" {  } { { "Hz1.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Hz1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632293 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hz1 " "Found entity 1: Hz1" {  } { { "Hz1.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Hz1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687059632293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687059632328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderLED DecoderLED:inst3 " "Elaborating entity \"DecoderLED\" for hierarchy \"DecoderLED:inst3\"" {  } { { "Relogio.bdf" "inst3" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Relogio.bdf" { { 80 776 904 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst\"" {  } { { "Relogio.bdf" "inst" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Relogio.bdf" { { 64 440 568 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorHoras Timer:inst\|ContadorHoras:inst3321 " "Elaborating entity \"ContadorHoras\" for hierarchy \"Timer:inst\|ContadorHoras:inst3321\"" {  } { { "Timer.bdf" "inst3321" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Timer.bdf" { { -48 1088 1184 80 "inst3321" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogHora Timer:inst\|ContadorHoras:inst3321\|LogHora:inst " "Elaborating entity \"LogHora\" for hierarchy \"Timer:inst\|ContadorHoras:inst3321\|LogHora:inst\"" {  } { { "ContadorHoras.bdf" "inst" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/ContadorHoras.bdf" { { 440 688 816 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador5a0 Timer:inst\|Contador5a0:inst2 " "Elaborating entity \"Contador5a0\" for hierarchy \"Timer:inst\|Contador5a0:inst2\"" {  } { { "Timer.bdf" "inst2" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Timer.bdf" { { 216 824 920 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont5a0 Timer:inst\|Contador5a0:inst2\|cont5a0:inst123 " "Elaborating entity \"cont5a0\" for hierarchy \"Timer:inst\|Contador5a0:inst2\|cont5a0:inst123\"" {  } { { "Contador5a0.bdf" "inst123" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Contador5a0.bdf" { { 344 448 576 456 "inst123" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador9a0 Timer:inst\|Contador9a0:inst3 " "Elaborating entity \"Contador9a0\" for hierarchy \"Timer:inst\|Contador9a0:inst3\"" {  } { { "Timer.bdf" "inst3" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Timer.bdf" { { 552 976 1072 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont9a0 Timer:inst\|Contador9a0:inst3\|Cont9a0:inst " "Elaborating entity \"Cont9a0\" for hierarchy \"Timer:inst\|Contador9a0:inst3\|Cont9a0:inst\"" {  } { { "Contador9a0.bdf" "inst" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Contador9a0.bdf" { { 24 416 544 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hz1 Hz1:inst7 " "Elaborating entity \"Hz1\" for hierarchy \"Hz1:inst7\"" {  } { { "Relogio.bdf" "inst7" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Relogio.bdf" { { 56 -536 -368 136 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632343 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida Hz1.vhd(42) " "VHDL Process Statement warning at Hz1.vhd(42): signal \"saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hz1.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Hz1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632344 "|Relogio|Hz1:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:inst2 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:inst2\"" {  } { { "Relogio.bdf" "inst2" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Relogio.bdf" { { 224 768 944 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632345 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "US3 decoder7seg.vhd(33) " "VHDL Process Statement warning at decoder7seg.vhd(33): signal \"US3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "US2 decoder7seg.vhd(34) " "VHDL Process Statement warning at decoder7seg.vhd(34): signal \"US2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "US1 decoder7seg.vhd(35) " "VHDL Process Statement warning at decoder7seg.vhd(35): signal \"US1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "US0 decoder7seg.vhd(36) " "VHDL Process Statement warning at decoder7seg.vhd(36): signal \"US0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "USPONTO decoder7seg.vhd(37) " "VHDL Process Statement warning at decoder7seg.vhd(37): signal \"USPONTO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DS3 decoder7seg.vhd(46) " "VHDL Process Statement warning at decoder7seg.vhd(46): signal \"DS3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DS2 decoder7seg.vhd(47) " "VHDL Process Statement warning at decoder7seg.vhd(47): signal \"DS2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DS1 decoder7seg.vhd(48) " "VHDL Process Statement warning at decoder7seg.vhd(48): signal \"DS1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DS0 decoder7seg.vhd(49) " "VHDL Process Statement warning at decoder7seg.vhd(49): signal \"DS0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DSPONTO decoder7seg.vhd(50) " "VHDL Process Statement warning at decoder7seg.vhd(50): signal \"DSPONTO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UM3 decoder7seg.vhd(59) " "VHDL Process Statement warning at decoder7seg.vhd(59): signal \"UM3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UM2 decoder7seg.vhd(60) " "VHDL Process Statement warning at decoder7seg.vhd(60): signal \"UM2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UM1 decoder7seg.vhd(61) " "VHDL Process Statement warning at decoder7seg.vhd(61): signal \"UM1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UM0 decoder7seg.vhd(62) " "VHDL Process Statement warning at decoder7seg.vhd(62): signal \"UM0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UMPONTO decoder7seg.vhd(63) " "VHDL Process Statement warning at decoder7seg.vhd(63): signal \"UMPONTO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DM3 decoder7seg.vhd(72) " "VHDL Process Statement warning at decoder7seg.vhd(72): signal \"DM3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DM2 decoder7seg.vhd(73) " "VHDL Process Statement warning at decoder7seg.vhd(73): signal \"DM2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DM1 decoder7seg.vhd(74) " "VHDL Process Statement warning at decoder7seg.vhd(74): signal \"DM1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DM0 decoder7seg.vhd(75) " "VHDL Process Statement warning at decoder7seg.vhd(75): signal \"DM0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DMPONTO decoder7seg.vhd(76) " "VHDL Process Statement warning at decoder7seg.vhd(76): signal \"DMPONTO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 decoder7seg.vhd(85) " "VHDL Process Statement warning at decoder7seg.vhd(85): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 decoder7seg.vhd(85) " "VHDL Process Statement warning at decoder7seg.vhd(85): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 decoder7seg.vhd(85) " "VHDL Process Statement warning at decoder7seg.vhd(85): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q3 decoder7seg.vhd(85) " "VHDL Process Statement warning at decoder7seg.vhd(85): signal \"q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q3 decoder7seg.vhd(86) " "VHDL Process Statement warning at decoder7seg.vhd(86): signal \"q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 decoder7seg.vhd(86) " "VHDL Process Statement warning at decoder7seg.vhd(86): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 decoder7seg.vhd(86) " "VHDL Process Statement warning at decoder7seg.vhd(86): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 decoder7seg.vhd(86) " "VHDL Process Statement warning at decoder7seg.vhd(86): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q3 decoder7seg.vhd(87) " "VHDL Process Statement warning at decoder7seg.vhd(87): signal \"q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 decoder7seg.vhd(87) " "VHDL Process Statement warning at decoder7seg.vhd(87): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 decoder7seg.vhd(87) " "VHDL Process Statement warning at decoder7seg.vhd(87): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 decoder7seg.vhd(87) " "VHDL Process Statement warning at decoder7seg.vhd(87): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 decoder7seg.vhd(88) " "VHDL Process Statement warning at decoder7seg.vhd(88): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 decoder7seg.vhd(88) " "VHDL Process Statement warning at decoder7seg.vhd(88): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 decoder7seg.vhd(88) " "VHDL Process Statement warning at decoder7seg.vhd(88): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q3 decoder7seg.vhd(88) " "VHDL Process Statement warning at decoder7seg.vhd(88): signal \"q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 decoder7seg.vhd(89) " "VHDL Process Statement warning at decoder7seg.vhd(89): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 decoder7seg.vhd(89) " "VHDL Process Statement warning at decoder7seg.vhd(89): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q3 decoder7seg.vhd(89) " "VHDL Process Statement warning at decoder7seg.vhd(89): signal \"q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 decoder7seg.vhd(89) " "VHDL Process Statement warning at decoder7seg.vhd(89): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632346 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q3 decoder7seg.vhd(90) " "VHDL Process Statement warning at decoder7seg.vhd(90): signal \"q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 decoder7seg.vhd(90) " "VHDL Process Statement warning at decoder7seg.vhd(90): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 decoder7seg.vhd(90) " "VHDL Process Statement warning at decoder7seg.vhd(90): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 decoder7seg.vhd(90) " "VHDL Process Statement warning at decoder7seg.vhd(90): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q3 decoder7seg.vhd(91) " "VHDL Process Statement warning at decoder7seg.vhd(91): signal \"q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 decoder7seg.vhd(91) " "VHDL Process Statement warning at decoder7seg.vhd(91): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 decoder7seg.vhd(91) " "VHDL Process Statement warning at decoder7seg.vhd(91): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 decoder7seg.vhd(91) " "VHDL Process Statement warning at decoder7seg.vhd(91): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q3 decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"q3\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q2 decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"q2\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1 decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"q1\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q0 decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"q0\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sponto decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"Sponto\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIS4 decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"DIS4\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIS3 decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"DIS3\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIS2 decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"DIS2\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIS1 decoder7seg.vhd(27) " "VHDL Process Statement warning at decoder7seg.vhd(27): inferring latch(es) for signal or variable \"DIS1\", which holds its previous value in one or more paths through the process" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIS1 decoder7seg.vhd(27) " "Inferred latch for \"DIS1\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIS2 decoder7seg.vhd(27) " "Inferred latch for \"DIS2\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIS3 decoder7seg.vhd(27) " "Inferred latch for \"DIS3\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIS4 decoder7seg.vhd(27) " "Inferred latch for \"DIS4\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sponto decoder7seg.vhd(27) " "Inferred latch for \"Sponto\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0 decoder7seg.vhd(27) " "Inferred latch for \"q0\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1 decoder7seg.vhd(27) " "Inferred latch for \"q1\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2 decoder7seg.vhd(27) " "Inferred latch for \"q2\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3 decoder7seg.vhd(27) " "Inferred latch for \"q3\" at decoder7seg.vhd(27)" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059632348 "|Relogio|decoder7seg:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector Selector:inst6 " "Elaborating entity \"Selector\" for hierarchy \"Selector:inst6\"" {  } { { "Relogio.bdf" "inst6" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Relogio.bdf" { { 600 408 504 696 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hz240 Selector:inst6\|Hz240:inst3333 " "Elaborating entity \"Hz240\" for hierarchy \"Selector:inst6\|Hz240:inst3333\"" {  } { { "Selector.bdf" "inst3333" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Selector.bdf" { { -40 384 552 40 "inst3333" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida Hz240.vhd(42) " "VHDL Process Statement warning at Hz240.vhd(42): signal \"saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hz240.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Hz240.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687059632351 "|Relogio|Selector:inst6|Hz240:inst3333"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont0a3 Selector:inst6\|Cont0a3:inst " "Elaborating entity \"Cont0a3\" for hierarchy \"Selector:inst6\|Cont0a3:inst\"" {  } { { "Selector.bdf" "inst" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Selector.bdf" { { 192 440 568 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059632352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|q0 " "LATCH primitive \"decoder7seg:inst2\|q0\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|q1 " "LATCH primitive \"decoder7seg:inst2\|q1\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|q2 " "LATCH primitive \"decoder7seg:inst2\|q2\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|q3 " "LATCH primitive \"decoder7seg:inst2\|q3\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|Sponto " "LATCH primitive \"decoder7seg:inst2\|Sponto\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|q0 " "LATCH primitive \"decoder7seg:inst2\|q0\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|q1 " "LATCH primitive \"decoder7seg:inst2\|q1\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|q2 " "LATCH primitive \"decoder7seg:inst2\|q2\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|q3 " "LATCH primitive \"decoder7seg:inst2\|q3\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder7seg:inst2\|Sponto " "LATCH primitive \"decoder7seg:inst2\|Sponto\" is permanently enabled" {  } { { "decoder7seg.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/decoder7seg.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687059632488 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:inst\|ContadorHoras:inst3321\|inst4 Timer:inst\|ContadorHoras:inst3321\|inst4~_emulated Timer:inst\|ContadorHoras:inst3321\|inst4~1 " "Register \"Timer:inst\|ContadorHoras:inst3321\|inst4\" is converted into an equivalent circuit using register \"Timer:inst\|ContadorHoras:inst3321\|inst4~_emulated\" and latch \"Timer:inst\|ContadorHoras:inst3321\|inst4~1\"" {  } { { "ContadorHoras.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/ContadorHoras.bdf" { { 752 1120 1184 832 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687059632693 "|Relogio|Timer:inst|ContadorHoras:inst3321|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:inst\|ContadorHoras:inst3321\|inst3 Timer:inst\|ContadorHoras:inst3321\|inst3~_emulated Timer:inst\|ContadorHoras:inst3321\|inst3~1 " "Register \"Timer:inst\|ContadorHoras:inst3321\|inst3\" is converted into an equivalent circuit using register \"Timer:inst\|ContadorHoras:inst3321\|inst3~_emulated\" and latch \"Timer:inst\|ContadorHoras:inst3321\|inst3~1\"" {  } { { "ContadorHoras.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/ContadorHoras.bdf" { { 592 1120 1184 672 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687059632693 "|Relogio|Timer:inst|ContadorHoras:inst3321|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:inst\|ContadorHoras:inst3321\|inst5 Timer:inst\|ContadorHoras:inst3321\|inst5~_emulated Timer:inst\|ContadorHoras:inst3321\|inst4~1 " "Register \"Timer:inst\|ContadorHoras:inst3321\|inst5\" is converted into an equivalent circuit using register \"Timer:inst\|ContadorHoras:inst3321\|inst5~_emulated\" and latch \"Timer:inst\|ContadorHoras:inst3321\|inst4~1\"" {  } { { "ContadorHoras.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/ContadorHoras.bdf" { { 912 1120 1184 992 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687059632693 "|Relogio|Timer:inst|ContadorHoras:inst3321|inst5"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1687059632693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687059632775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687059633119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687059633119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687059633151 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687059633151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687059633151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687059633151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687059633164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 00:40:33 2023 " "Processing ended: Sun Jun 18 00:40:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687059633164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687059633164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687059633164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687059633164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687059634247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687059634251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 00:40:33 2023 " "Processing started: Sun Jun 18 00:40:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687059634251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687059634251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687059634251 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687059634355 ""}
{ "Info" "0" "" "Project  = Relogio" {  } {  } 0 0 "Project  = Relogio" 0 0 "Fitter" 0 0 1687059634355 ""}
{ "Info" "0" "" "Revision = Relogio" {  } {  } 0 0 "Revision = Relogio" 0 0 "Fitter" 0 0 1687059634355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1687059634404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687059634404 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Relogio EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Relogio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687059634410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687059634448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687059634448 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687059634532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687059634538 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687059634738 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687059634738 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687059634738 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687059634738 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687059634740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687059634740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687059634740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687059634740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687059634740 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687059634740 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687059634741 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1687059635068 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio.sdc " "Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687059635069 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687059635069 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datac  to: combout " "Cell: inst14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687059635071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datad  to: combout " "Cell: inst14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687059635071 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1687059635071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687059635072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687059635072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687059635073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687059635087 ""}  } { { "Relogio.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Relogio.bdf" { { 104 -760 -592 120 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687059635087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector:inst6\|Hz240:inst3333\|saida  " "Automatically promoted node Selector:inst6\|Hz240:inst3333\|saida " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687059635087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector:inst6\|Hz240:inst3333\|saida~0 " "Destination node Selector:inst6\|Hz240:inst3333\|saida~0" {  } { { "Hz240.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Hz240.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687059635087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687059635087 ""}  } { { "Hz240.vhd" "" { Text "C:/Rashira/Projetos/Amanda/Relogio/Hz240.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687059635087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Botao4~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node Botao4~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687059635087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:inst\|inst11 " "Destination node Timer:inst\|inst11" {  } { { "Timer.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Timer.bdf" { { 144 600 648 208 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687059635087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:inst\|inst11~0 " "Destination node Timer:inst\|inst11~0" {  } { { "Timer.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Timer.bdf" { { 144 600 648 208 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687059635087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:inst\|ContadorHoras:inst3321\|inst7~0 " "Destination node Timer:inst\|ContadorHoras:inst3321\|inst7~0" {  } { { "ContadorHoras.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/ContadorHoras.bdf" { { 664 1048 1112 712 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687059635087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687059635087 ""}  } { { "Relogio.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Relogio.bdf" { { 592 40 208 608 "Botao4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687059635087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer:inst\|inst11  " "Automatically promoted node Timer:inst\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687059635087 ""}  } { { "Timer.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/Timer.bdf" { { 144 600 648 208 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687059635087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer:inst\|ContadorHoras:inst3321\|inst4~0  " "Automatically promoted node Timer:inst\|ContadorHoras:inst3321\|inst4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687059635087 ""}  } { { "ContadorHoras.bdf" "" { Schematic "C:/Rashira/Projetos/Amanda/Relogio/ContadorHoras.bdf" { { 752 1120 1184 832 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687059635087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687059635248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687059635249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687059635249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687059635249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687059635251 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687059635252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687059635252 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687059635252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687059635252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1687059635252 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687059635252 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687059635266 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1687059635269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687059635576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687059635635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687059635645 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687059636423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687059636423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687059636594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Rashira/Projetos/Amanda/Relogio/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687059636963 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687059636963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687059637280 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687059637280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687059637283 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687059637376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687059637382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687059637491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687059637491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687059637618 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687059637906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Rashira/Projetos/Amanda/Relogio/output_files/Relogio.fit.smsg " "Generated suppressed messages file C:/Rashira/Projetos/Amanda/Relogio/output_files/Relogio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687059638126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6477 " "Peak virtual memory: 6477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687059638365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 00:40:38 2023 " "Processing ended: Sun Jun 18 00:40:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687059638365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687059638365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687059638365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687059638365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687059639303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687059639307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 00:40:39 2023 " "Processing started: Sun Jun 18 00:40:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687059639307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687059639307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687059639307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1687059639524 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687059639762 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687059639776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687059640038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 00:40:40 2023 " "Processing ended: Sun Jun 18 00:40:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687059640038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687059640038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687059640038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687059640038 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687059640767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687059641283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687059641287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 00:40:41 2023 " "Processing started: Sun Jun 18 00:40:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687059641287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687059641287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Relogio -c Relogio " "Command: quartus_sta Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687059641287 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687059641394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687059641609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687059641609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059641646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059641646 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687059641747 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio.sdc " "Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687059641759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059641759 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687059641760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timer:inst\|Contador5a0:inst2\|inst3 Timer:inst\|Contador5a0:inst2\|inst3 " "create_clock -period 1.000 -name Timer:inst\|Contador5a0:inst2\|inst3 Timer:inst\|Contador5a0:inst2\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687059641760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timer:inst\|Contador9a0:inst3\|inst2 Timer:inst\|Contador9a0:inst3\|inst2 " "create_clock -period 1.000 -name Timer:inst\|Contador9a0:inst3\|inst2 Timer:inst\|Contador9a0:inst3\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687059641760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timer:inst\|Contador5a0:inst4\|inst3 Timer:inst\|Contador5a0:inst4\|inst3 " "create_clock -period 1.000 -name Timer:inst\|Contador5a0:inst4\|inst3 Timer:inst\|Contador5a0:inst4\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687059641760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timer:inst\|Contador9a0:inst5\|inst2 Timer:inst\|Contador9a0:inst5\|inst2 " "create_clock -period 1.000 -name Timer:inst\|Contador9a0:inst5\|inst2 Timer:inst\|Contador9a0:inst5\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687059641760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Hz1:inst7\|saida Hz1:inst7\|saida " "create_clock -period 1.000 -name Hz1:inst7\|saida Hz1:inst7\|saida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687059641760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Selector:inst6\|Hz240:inst3333\|saida Selector:inst6\|Hz240:inst3333\|saida " "create_clock -period 1.000 -name Selector:inst6\|Hz240:inst3333\|saida Selector:inst6\|Hz240:inst3333\|saida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687059641760 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687059641760 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datac  to: combout " "Cell: inst14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687059641761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datad  to: combout " "Cell: inst14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687059641761 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687059641761 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687059641762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687059641762 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687059641763 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687059641768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687059641788 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687059641788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.900 " "Worst-case setup slack is -4.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.900            -189.548 Clock  " "   -4.900            -189.548 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160              -4.184 Hz1:inst7\|saida  " "   -2.160              -4.184 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.015              -2.663 Timer:inst\|Contador9a0:inst5\|inst2  " "   -2.015              -2.663 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886              -4.592 Timer:inst\|Contador5a0:inst4\|inst3  " "   -1.886              -4.592 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536              -3.295 Timer:inst\|Contador9a0:inst3\|inst2  " "   -1.536              -3.295 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791              -3.037 Timer:inst\|Contador5a0:inst2\|inst3  " "   -0.791              -3.037 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 Selector:inst6\|Hz240:inst3333\|saida  " "   -0.027              -0.027 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059641791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.906 " "Worst-case hold slack is -0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.906              -0.906 Timer:inst\|Contador9a0:inst5\|inst2  " "   -0.906              -0.906 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.191 Timer:inst\|Contador5a0:inst2\|inst3  " "   -0.191              -0.191 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.034 Timer:inst\|Contador5a0:inst4\|inst3  " "   -0.034              -0.034 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 Timer:inst\|Contador9a0:inst3\|inst2  " "    0.460               0.000 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Hz1:inst7\|saida  " "    0.485               0.000 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 Selector:inst6\|Hz240:inst3333\|saida  " "    0.525               0.000 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 Clock  " "    0.760               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059641794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687059641796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687059641799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.655 Clock  " "   -3.000             -99.655 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 Timer:inst\|Contador5a0:inst4\|inst3  " "   -1.487              -7.435 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Hz1:inst7\|saida  " "   -1.487              -5.948 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Timer:inst\|Contador5a0:inst2\|inst3  " "   -1.487              -5.948 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Timer:inst\|Contador9a0:inst3\|inst2  " "   -1.487              -5.948 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Timer:inst\|Contador9a0:inst5\|inst2  " "   -1.487              -5.948 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 Selector:inst6\|Hz240:inst3333\|saida  " "   -1.487              -2.974 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059641801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059641801 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687059641858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687059641875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687059642035 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datac  to: combout " "Cell: inst14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687059642076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datad  to: combout " "Cell: inst14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687059642076 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687059642076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687059642076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687059642083 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687059642083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.580 " "Worst-case setup slack is -4.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.580            -166.224 Clock  " "   -4.580            -166.224 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972              -3.682 Hz1:inst7\|saida  " "   -1.972              -3.682 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853              -2.301 Timer:inst\|Contador9a0:inst5\|inst2  " "   -1.853              -2.301 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.689              -3.921 Timer:inst\|Contador5a0:inst4\|inst3  " "   -1.689              -3.921 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396              -2.811 Timer:inst\|Contador9a0:inst3\|inst2  " "   -1.396              -2.811 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -2.446 Timer:inst\|Contador5a0:inst2\|inst3  " "   -0.646              -2.446 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 Selector:inst6\|Hz240:inst3333\|saida  " "    0.070               0.000 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059642086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.870 " "Worst-case hold slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -0.870 Timer:inst\|Contador9a0:inst5\|inst2  " "   -0.870              -0.870 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -0.210 Timer:inst\|Contador5a0:inst2\|inst3  " "   -0.210              -0.210 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.068 Timer:inst\|Contador5a0:inst4\|inst3  " "   -0.068              -0.068 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Timer:inst\|Contador9a0:inst3\|inst2  " "    0.360               0.000 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Hz1:inst7\|saida  " "    0.430               0.000 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 Selector:inst6\|Hz240:inst3333\|saida  " "    0.492               0.000 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 Clock  " "    0.704               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059642091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687059642094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687059642098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.655 Clock  " "   -3.000             -99.655 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.494 Timer:inst\|Contador5a0:inst4\|inst3  " "   -1.487              -7.494 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -6.048 Timer:inst\|Contador9a0:inst5\|inst2  " "   -1.487              -6.048 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.986 Timer:inst\|Contador9a0:inst3\|inst2  " "   -1.487              -5.986 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.964 Timer:inst\|Contador5a0:inst2\|inst3  " "   -1.487              -5.964 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Hz1:inst7\|saida  " "   -1.487              -5.948 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 Selector:inst6\|Hz240:inst3333\|saida  " "   -1.487              -2.974 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059642101 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687059642171 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datac  to: combout " "Cell: inst14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687059642258 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datad  to: combout " "Cell: inst14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687059642258 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687059642258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687059642258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687059642260 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687059642260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.597 " "Worst-case setup slack is -1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -50.241 Clock  " "   -1.597             -50.241 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -0.804 Hz1:inst7\|saida  " "   -0.341              -0.804 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -0.460 Timer:inst\|Contador9a0:inst5\|inst2  " "   -0.281              -0.460 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -0.249 Timer:inst\|Contador5a0:inst4\|inst3  " "   -0.189              -0.249 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.062 Timer:inst\|Contador9a0:inst3\|inst2  " "   -0.033              -0.062 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 Timer:inst\|Contador5a0:inst2\|inst3  " "    0.225               0.000 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 Selector:inst6\|Hz240:inst3333\|saida  " "    0.558               0.000 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059642263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.380 " "Worst-case hold slack is -0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380              -0.380 Timer:inst\|Contador9a0:inst5\|inst2  " "   -0.380              -0.380 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.054 Timer:inst\|Contador5a0:inst2\|inst3  " "   -0.054              -0.054 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 Timer:inst\|Contador5a0:inst4\|inst3  " "    0.010               0.000 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Hz1:inst7\|saida  " "    0.201               0.000 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 Selector:inst6\|Hz240:inst3333\|saida  " "    0.204               0.000 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Timer:inst\|Contador9a0:inst3\|inst2  " "    0.208               0.000 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 Clock  " "    0.301               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059642268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687059642272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687059642275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.192 Clock  " "   -3.000             -72.192 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Timer:inst\|Contador5a0:inst4\|inst3  " "   -1.000              -5.000 Timer:inst\|Contador5a0:inst4\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Hz1:inst7\|saida  " "   -1.000              -4.000 Hz1:inst7\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Timer:inst\|Contador5a0:inst2\|inst3  " "   -1.000              -4.000 Timer:inst\|Contador5a0:inst2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Timer:inst\|Contador9a0:inst3\|inst2  " "   -1.000              -4.000 Timer:inst\|Contador9a0:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Timer:inst\|Contador9a0:inst5\|inst2  " "   -1.000              -4.000 Timer:inst\|Contador9a0:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Selector:inst6\|Hz240:inst3333\|saida  " "   -1.000              -2.000 Selector:inst6\|Hz240:inst3333\|saida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687059642279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687059642279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687059642636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687059642637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687059642692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 00:40:42 2023 " "Processing ended: Sun Jun 18 00:40:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687059642692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687059642692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687059642692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687059642692 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687059643338 ""}
