{
    "basic_info": {
      "name": "Rajveer Lalawat",
      "titles": [ "Senior Research fellow" ,"Front-end Developer","Design And Verification"],
      "social": [
        {
          "name": "github",
          "url": "https://github.com/rajveer111-maker",
          "class": "fab fa-github"
        },
        {
          "name": "linkedin",
          "url": "https://www.linkedin.com/in/rajveer-lalawat-1429a928/",
          "class": "fab fa-linkedin"
        }
      ],
      "image": "myProfile1.jpg"
    },
    "skills": {
      "icons": [
        {
          "name": "VERILOG",
          "class": "devicon-plain",
          "level": "95"
        },
        {
          "name": "SYSTEM VERILOG",
          "class": "devicon-plain",
          "level": "95"
        },
        {
          "name": "FPGA",
          "class": "devicon-plain",
          "level": "80"
        },
        {
          "name": "CADENCE VIRTUOSO",
          "class": "devicon-plain",
          "level": "90"
        },
        {
          "name": "C & C++",
          "class": "devicon-plain",
          "level": "70"
        },
        {
          "name": "H-SPICE",
          "class": "devicon-original",
          "level": "75"
        },
        {
          "name": "CALIBRE",
          "class": "devicon-plain",
          "level": "85"
        },
        {
          "name": "HTML,CSS,JS",
          "class": "devicon-plain",
          "level": "65"
        },
        {
          "name": "REACT",
          "class": "devicon-plain",
          "level": "60"
        }
      ]
    }
  }