// Add DFF module 
// Put in full adder module 
// TODO: Basically translate what you did in the lab into Verilog
