Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: TrafficController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TrafficController.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TrafficController"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TrafficController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "BaseSynchronizer.v" in library work
Compiling verilog file "WalkRegister.v" in library work
Module <BaseSynchronizer> compiled
Compiling verilog file "TrafficControllerFSM.v" in library work
Module <WalkRegister> compiled
Compiling verilog file "Timer.v" in library work
Module <TrafficControllerFSM> compiled
Compiling verilog file "TimeParameters.v" in library work
Module <Timer> compiled
Compiling verilog file "Synchronizer.v" in library work
Module <TimeParameters> compiled
Compiling verilog file "Divider.v" in library work
Module <Synchronizer> compiled
Compiling verilog file "TrafficController.v" in library work
Module <Divider> compiled
Module <TrafficController> compiled
No errors in compilation
Analysis of file <"TrafficController.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TrafficController> in library <work>.

Analyzing hierarchy for module <Synchronizer> in library <work>.

Analyzing hierarchy for module <WalkRegister> in library <work>.

Analyzing hierarchy for module <TimeParameters> in library <work> with parameters.
	BASE_INTERVAL_SELECTOR = "00"
	DEFAULT_BASE_INTERVAL = "0110"
	DEFAULT_EXTENDED_INTERVAL = "0011"
	DEFAULT_YELLOW_INTERVAL = "0010"
	EXTENDED_INTERVAL_SELECTOR = "01"
	MAX_TIME_VALUE = "1111"
	YELLOW_INTERVAL_SELECTOR = "10"

Analyzing hierarchy for module <Timer> in library <work>.

Analyzing hierarchy for module <Divider> in library <work> with parameters.
	ONE_SECOND_COUNT = "0000000000000000000000011"

Analyzing hierarchy for module <TrafficControllerFSM> in library <work> with parameters.
	MAIN_GREEN_FOR_FIRST_T_BASE = "000"
	MAIN_GREEN_FOR_SECOND_T_BASE = "010"
	MAIN_GREEN_FOR_T_EXT = "001"
	MAIN_YELLOW = "011"
	OFF = "0"
	ON = "1"
	SIDE_GREEN_FOR_T_BASE = "101"
	SIDE_GREEN_FOR_T_EXT = "110"
	SIDE_YELLOW = "111"
	T_BASE = "00"
	T_EXT = "01"
	T_YEL = "10"
	WALK_ON = "100"

Analyzing hierarchy for module <BaseSynchronizer> in library <work> with parameters.
	NSYNC = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrafficController>.
Module <TrafficController> is correct for synthesis.
 
Analyzing module <Synchronizer> in library <work>.
Module <Synchronizer> is correct for synthesis.
 
Analyzing module <BaseSynchronizer> in library <work>.
	NSYNC = 32'sb00000000000000000000000000000010
Module <BaseSynchronizer> is correct for synthesis.
 
Analyzing module <WalkRegister> in library <work>.
Module <WalkRegister> is correct for synthesis.
 
Analyzing module <TimeParameters> in library <work>.
	BASE_INTERVAL_SELECTOR = 2'b00
	DEFAULT_BASE_INTERVAL = 4'b0110
	DEFAULT_EXTENDED_INTERVAL = 4'b0011
	DEFAULT_YELLOW_INTERVAL = 4'b0010
	EXTENDED_INTERVAL_SELECTOR = 2'b01
	MAX_TIME_VALUE = 4'b1111
	YELLOW_INTERVAL_SELECTOR = 2'b10
Module <TimeParameters> is correct for synthesis.
 
Analyzing module <Timer> in library <work>.
Module <Timer> is correct for synthesis.
 
Analyzing module <Divider> in library <work>.
	ONE_SECOND_COUNT = 25'b0000000000000000000000011
Module <Divider> is correct for synthesis.
 
Analyzing module <TrafficControllerFSM> in library <work>.
	MAIN_GREEN_FOR_FIRST_T_BASE = 3'b000
	MAIN_GREEN_FOR_SECOND_T_BASE = 3'b010
	MAIN_GREEN_FOR_T_EXT = 3'b001
	MAIN_YELLOW = 3'b011
	OFF = 1'b0
	ON = 1'b1
	SIDE_GREEN_FOR_T_BASE = 3'b101
	SIDE_GREEN_FOR_T_EXT = 3'b110
	SIDE_YELLOW = 3'b111
	T_BASE = 2'b00
	T_EXT = 2'b01
	T_YEL = 2'b10
	WALK_ON = 3'b100
Module <TrafficControllerFSM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <WalkRegister>.
    Related source file is "WalkRegister.v".
    Found 1-bit register for signal <wr_to_fsm>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <WalkRegister> synthesized.


Synthesizing Unit <TimeParameters>.
    Related source file is "TimeParameters.v".
    Found 4-bit register for signal <output_time_value>.
    Found 4-bit register for signal <base_time_interval>.
    Found 4-bit 4-to-1 multiplexer for signal <base_time_interval$mux0000> created at line 55.
    Found 4-bit register for signal <extended_time_interval>.
    Found 4-bit 4-to-1 multiplexer for signal <extended_time_interval$mux0000> created at line 55.
    Found 4-bit 4-to-1 multiplexer for signal <output_time_value$mux0000> created at line 69.
    Found 4-bit register for signal <yellow_time_interval>.
    Found 4-bit 4-to-1 multiplexer for signal <yellow_time_interval$mux0000> created at line 55.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <TimeParameters> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "Timer.v".
    Found 1-bit register for signal <expired>.
    Found 4-bit down counter for signal <time_value>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Timer> synthesized.


Synthesizing Unit <Divider>.
    Related source file is "Divider.v".
    Found 1-bit register for signal <enable_1Hz>.
    Found 25-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Divider> synthesized.


Synthesizing Unit <TrafficControllerFSM>.
    Related source file is "TrafficControllerFSM.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 78 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 27                                             |
    | Inputs             | 3                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | state$or0000              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Gm>.
    Found 1-bit register for signal <Gs>.
    Found 1-bit register for signal <start_timer>.
    Found 1-bit register for signal <W>.
    Found 1-bit register for signal <Rm>.
    Found 1-bit register for signal <Rs>.
    Found 1-bit register for signal <Ym>.
    Found 1-bit register for signal <Ys>.
    Found 2-bit register for signal <requesting_interval>.
    Found 1-bit register for signal <wr_reset>.
    Found 1-bit register for signal <start_timer_triggered>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
Unit <TrafficControllerFSM> synthesized.


Synthesizing Unit <BaseSynchronizer>.
    Related source file is "BaseSynchronizer.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <sync<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <BaseSynchronizer> synthesized.


Synthesizing Unit <Synchronizer>.
    Related source file is "Synchronizer.v".
Unit <Synchronizer> synthesized.


Synthesizing Unit <TrafficController>.
    Related source file is "TrafficController.v".
Unit <TrafficController> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 25-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 26
 1-bit register                                        : 21
 2-bit register                                        : 1
 4-bit register                                        : 4
# Multiplexers                                         : 4
 4-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <trafficControllerFSM/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 25-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Multiplexers                                         : 4
 4-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TrafficController> ...

Optimizing unit <TimeParameters> ...

Optimizing unit <TrafficControllerFSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficController, actual ratio is 1.

Final Macro Processing ...

Processing Unit <TrafficController> :
	Found 2-bit shift register for signal <synchronizer/reset_synchronizer/out>.
	Found 2-bit shift register for signal <synchronizer/traffic_sensor_synchronizer/out>.
	Found 2-bit shift register for signal <synchronizer/walk_request_synchronizer/out>.
	Found 2-bit shift register for signal <synchronizer/reprogram_synchronizer/out>.
Unit <TrafficController> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TrafficController.ngr
Top Level Output File Name         : TrafficController
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 149
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 24
#      LUT2                        : 7
#      LUT3                        : 15
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 34
#      LUT4_L                      : 3
#      MUXCY                       : 31
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 67
#      FD                          : 4
#      FDE                         : 11
#      FDR                         : 29
#      FDRE                        : 17
#      FDS                         : 1
#      FDSE                        : 5
# Shift Registers                  : 4
#      SRL16                       : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 10
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       49  out of   4656     1%  
 Number of Slice Flip Flops:             67  out of   9312     0%  
 Number of 4 input LUTs:                 94  out of   9312     1%  
    Number used as logic:                90
    Number used as Shift registers:       4
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 71    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.477ns (Maximum Frequency: 154.392MHz)
   Minimum input arrival time before clock: 4.388ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.477ns (frequency: 154.392MHz)
  Total number of paths / destination ports: 1210 / 147
-------------------------------------------------------------------------
Delay:               6.477ns (Levels of Logic = 8)
  Source:            divider/counter_9 (FF)
  Destination:       divider/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider/counter_9 to divider/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  divider/counter_9 (divider/counter_9)
     LUT4:I0->O            1   0.704   0.000  divider/enable_1Hz_cmp_eq0000_wg_lut<1> (divider/enable_1Hz_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  divider/enable_1Hz_cmp_eq0000_wg_cy<1> (divider/enable_1Hz_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  divider/enable_1Hz_cmp_eq0000_wg_cy<2> (divider/enable_1Hz_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  divider/enable_1Hz_cmp_eq0000_wg_cy<3> (divider/enable_1Hz_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  divider/enable_1Hz_cmp_eq0000_wg_cy<4> (divider/enable_1Hz_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  divider/enable_1Hz_cmp_eq0000_wg_cy<5> (divider/enable_1Hz_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           2   0.459   0.526  divider/enable_1Hz_cmp_eq0000_wg_cy<6> (divider/enable_1Hz_cmp_eq0000)
     LUT2:I1->O           25   0.704   1.260  divider/counter_or00001 (divider/counter_or0000)
     FDR:R                     0.911          divider/counter_0
    ----------------------------------------
    Total                      6.477ns (4.069ns logic, 2.408ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 58 / 16
-------------------------------------------------------------------------
Offset:              4.388ns (Levels of Logic = 3)
  Source:            time_value<3> (PAD)
  Destination:       timeParameters/yellow_time_interval_1 (FF)
  Destination Clock: clk rising

  Data Path: time_value<3> to timeParameters/yellow_time_interval_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  time_value_3_IBUF (time_value_3_IBUF)
     LUT4:I0->O            3   0.704   0.610  timeParameters/Mmux_base_time_interval_mux0000611 (timeParameters/N2)
     LUT4:I1->O            1   0.704   0.000  timeParameters/Mmux_yellow_time_interval_mux000031 (timeParameters/yellow_time_interval_mux0000<2>)
     FDSE:D                    0.308          timeParameters/yellow_time_interval_1
    ----------------------------------------
    Total                      4.388ns (2.934ns logic, 1.454ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            trafficControllerFSM/Gm (FF)
  Destination:       Gm (PAD)
  Source Clock:      clk rising

  Data Path: trafficControllerFSM/Gm to Gm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  trafficControllerFSM/Gm (trafficControllerFSM/Gm)
     OBUF:I->O                 3.272          Gm_OBUF (Gm)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.14 secs
 
--> 


Total memory usage is 515336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

