// Seed: 2483780842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  final disable id_16;
  always id_11 = 1;
  always $display(1, id_7, id_1, id_15);
  assign id_3 = 1 > id_16;
  always id_4 = id_7;
  wire id_17, id_18;
  wire id_19;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    input tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wand id_7,
    output supply1 id_8,
    output wire id_9,
    output wand id_10,
    input tri id_11,
    output logic id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  always id_12 <= 1 - 1 ? 1 : 1;
  supply1 id_15;
  assign id_15 = id_5;
endmodule
