0x0001: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0027: mov_imm:
	regs[5] = 0xeb1af6d5, opcode= 0x0b
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0049: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x005a: mov_imm:
	regs[5] = 0x19cc525a, opcode= 0x0b
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x008a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x008d: mov_imm:
	regs[5] = 0x2f23925, opcode= 0x0b
0x0093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0096: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0099: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00a2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x00a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00ab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00b7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x00ba: mov_imm:
	regs[5] = 0x9c8b1e92, opcode= 0x0b
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x00e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00fc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0102: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0105: mov_imm:
	regs[5] = 0xb031d0cb, opcode= 0x0b
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0111: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0114: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0118: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x012c: mov_imm:
	regs[5] = 0xaad79557, opcode= 0x0b
0x0132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0135: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0138: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x013e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0144: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0147: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x014a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x014d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0156: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x015f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0162: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0165: mov_imm:
	regs[5] = 0x59548ed2, opcode= 0x0b
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0174: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0178: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x017d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0180: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x018c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x018f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0196: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x019b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x019e: mov_imm:
	regs[5] = 0x3d2f5482, opcode= 0x0b
0x01a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01a7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x01aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x01b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x01b6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x01b9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x01ce: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01d4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x01d7: mov_imm:
	regs[5] = 0xe0808257, opcode= 0x0b
0x01dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01e0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x01e3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x01e6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x01e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x01ef: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01f5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x01f8: mov_imm:
	regs[5] = 0x664163ca, opcode= 0x0b
0x01fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0201: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0204: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x020a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0216: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0219: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x021c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0220: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0229: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x022e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0231: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0234: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0237: mov_imm:
	regs[5] = 0x735bbba5, opcode= 0x0b
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0243: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0246: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0249: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x024c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x024f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x025b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x025e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0261: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0264: mov_imm:
	regs[5] = 0xad465198, opcode= 0x0b
0x026a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x026d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0270: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0276: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x027d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0282: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0285: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0288: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x028b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x028e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0291: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0294: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0297: mov_imm:
	regs[5] = 0x9888effc, opcode= 0x0b
0x029d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02a0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x02a3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x02a6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x02bb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02c1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x02c4: mov_imm:
	regs[5] = 0x5fe9cdb7, opcode= 0x0b
0x02ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02cd: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x02d0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x02d6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x02dc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x02df: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x02e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x02e8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02ee: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x02f1: mov_imm:
	regs[5] = 0x4271e5d3, opcode= 0x0b
0x02f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0300: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0303: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0306: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0309: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x030c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x030f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0315: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0318: mov_imm:
	regs[5] = 0xf31afef1, opcode= 0x0b
0x031e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0321: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0324: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x032a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0330: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0333: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x033c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x033f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0348: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x034c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0354: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0357: mov_imm:
	regs[5] = 0x468de8b, opcode= 0x0b
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0367: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x036c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x036f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0372: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x037b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x037e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0381: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0384: mov_imm:
	regs[5] = 0xd7ad0e6d, opcode= 0x0b
0x038a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0396: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x039c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03a8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x03ab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x03ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03b4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03ba: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03c3: mov_imm:
	regs[5] = 0x8ce6b535, opcode= 0x0b
0x03c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03cc: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x03cf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x03db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03e1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03e7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x03ea: mov_imm:
	regs[5] = 0xa52474cb, opcode= 0x0b
0x03f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03f3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x03f6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x03fc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0402: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0405: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0408: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x040b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0414: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0417: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x041a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x041d: mov_imm:
	regs[5] = 0x1e39efec, opcode= 0x0b
0x0423: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x042c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x042f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0432: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0441: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0444: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0447: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x044a: mov_imm:
	regs[5] = 0xd457d6ff, opcode= 0x0b
0x0450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0453: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0456: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x046e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0474: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0477: mov_imm:
	regs[5] = 0x35f5ca1b, opcode= 0x0b
0x047d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0480: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0483: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x048c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x048f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0492: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0495: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x049e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04a1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x04a4: mov_imm:
	regs[5] = 0x9782cceb, opcode= 0x0b
0x04aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04ad: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x04b0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04c8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x04cb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x04ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x04d4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04e6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x04e9: mov_imm:
	regs[5] = 0x4c896988, opcode= 0x0b
0x04ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04f2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x04f5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x04f8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x04fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0501: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x050a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0513: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0516: mov_imm:
	regs[5] = 0xce4273d7, opcode= 0x0b
0x051c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x051f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0522: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0528: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0531: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0540: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0543: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0546: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0549: mov_imm:
	regs[5] = 0x7575bb36, opcode= 0x0b
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x055b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x055e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x056a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x056d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0573: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0576: mov_imm:
	regs[5] = 0xe78a2432, opcode= 0x0b
0x057c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x057f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0582: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0588: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x058e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0591: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0594: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0597: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05a6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x05a9: mov_imm:
	regs[5] = 0x96f4a764, opcode= 0x0b
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05b8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x05bb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x05be: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x05cd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05d3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x05d6: mov_imm:
	regs[5] = 0x490c8ee2, opcode= 0x0b
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05e5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x05e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x05ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x05f4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x05f7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x05fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0603: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x060c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x060f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0612: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0615: mov_imm:
	regs[5] = 0x9e86e2cf, opcode= 0x0b
0x061b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0624: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0627: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x062a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x062d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0633: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x063f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0642: mov_imm:
	regs[5] = 0x57ea3df, opcode= 0x0b
0x0648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x064b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x064e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0654: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0660: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0663: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x066c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x066f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0672: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0675: mov_imm:
	regs[5] = 0x83c2025a, opcode= 0x0b
0x067b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0684: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0687: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x068a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0693: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x069f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06ab: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06b4: mov_imm:
	regs[5] = 0x690cc882, opcode= 0x0b
0x06ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06bd: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x06c0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x06c6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x06cc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x06cf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x06d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06d8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06de: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06e7: mov_imm:
	regs[5] = 0xe68911cf, opcode= 0x0b
0x06ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06f0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x06f3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x06f6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x06fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0706: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x070b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0714: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x071d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0720: mov_imm:
	regs[5] = 0x7a1337d3, opcode= 0x0b
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x072c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x072f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0732: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0738: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x073e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0741: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x074a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x074d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0756: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0759: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0762: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x076b: mov_imm:
	regs[5] = 0xd9c34f84, opcode= 0x0b
0x0771: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0774: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x077d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x078f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0792: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0795: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x079e: mov_imm:
	regs[5] = 0x4cdec0e7, opcode= 0x0b
0x07a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07a7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x07aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x07b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07bc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x07bf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x07c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07c8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x07d1: mov_imm:
	regs[5] = 0xa8a91727, opcode= 0x0b
0x07d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07e0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x07e3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x07e6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x07e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07f5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0801: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0804: mov_imm:
	regs[5] = 0x568d0e7c, opcode= 0x0b
0x080a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x080e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0813: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0816: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x081c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0822: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x082b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0834: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0837: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x083a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x083d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0840: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0843: mov_imm:
	regs[5] = 0x21c53b0e, opcode= 0x0b
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0852: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0855: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0858: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x085b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x085e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0861: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0864: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0867: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x086a: mov_imm:
	regs[5] = 0x67c45f4c, opcode= 0x0b
0x0870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0879: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x087c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0888: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x08a6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08b2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08bb: mov_imm:
	regs[5] = 0x976fbf53, opcode= 0x0b
0x08c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08c4: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x08c7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x08ca: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x08ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x08d9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08df: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x08e2: mov_imm:
	regs[5] = 0x94937bc3, opcode= 0x0b
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08f1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x08f4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x08fa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0900: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0909: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x090c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x090f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0912: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0915: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0918: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x091b: mov_imm:
	regs[5] = 0x3a7e33a3, opcode= 0x0b
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0936: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x093f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0943: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0948: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x094b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x094e: mov_imm:
	regs[5] = 0x8d57fa9b, opcode= 0x0b
0x0954: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0957: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x095a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0966: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x096c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0970: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0975: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x097e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0981: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0984: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0987: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x098a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x098d: mov_imm:
	regs[5] = 0x92e0baaa, opcode= 0x0b
0x0993: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x099c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x099f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x09a2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x09a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x09b1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09b7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x09ba: mov_imm:
	regs[5] = 0xe43cce47, opcode= 0x0b
0x09c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09c3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x09d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x09d8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x09db: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x09de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x09e4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x09ed: mov_imm:
	regs[5] = 0x47dd5080, opcode= 0x0b
0x09f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09f6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x09f9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x09fc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x09ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a0b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a11: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0a14: mov_imm:
	regs[5] = 0xcf55e0ae, opcode= 0x0b
0x0a1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a1d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0a20: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a26: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a2c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a2f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a38: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a3b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a3e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0a41: mov_imm:
	regs[5] = 0x7003f14e, opcode= 0x0b
0x0a47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a50: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0a54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a59: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a5c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a6b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a71: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0a74: mov_imm:
	regs[5] = 0xccf249ab, opcode= 0x0b
0x0a7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a7d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a86: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a8c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a92: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a95: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0aa4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0aa7: mov_imm:
	regs[5] = 0x2effa40b, opcode= 0x0b
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ab3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ab6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0ab9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0abc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0abf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ac8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0acc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ad1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ad4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ad7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0ada: mov_imm:
	regs[5] = 0x7b832363, opcode= 0x0b
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ae6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aef: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0af2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0af8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0afe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b01: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b08: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b10: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b1c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0b1f: mov_imm:
	regs[5] = 0x5b3c4a7c, opcode= 0x0b
0x0b26: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b2e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0b31: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b34: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b43: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b49: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b52: mov_imm:
	regs[5] = 0x2272547a, opcode= 0x0b
0x0b58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b5b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0b5e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0b64: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0b6a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b73: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b82: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b88: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0b8b: mov_imm:
	regs[5] = 0x998d5b1e, opcode= 0x0b
0x0b91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b94: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0b97: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ba0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ba3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ba6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ba9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bb5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0bb8: mov_imm:
	regs[5] = 0xbc4842c5, opcode= 0x0b
0x0bbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bc7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0bca: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0bd0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0bd6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0bd9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0be2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0be5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0beb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bf4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bfd: mov_imm:
	regs[5] = 0x525d3a61, opcode= 0x0b
0x0c03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c0c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0c0f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0c12: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0c15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c1b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c1f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c27: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0c2a: mov_imm:
	regs[5] = 0xe6ea316b, opcode= 0x0b
0x0c30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c34: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c39: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c4c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c51: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c60: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c66: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0c69: mov_imm:
	regs[5] = 0x477be6f5, opcode= 0x0b
0x0c6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c72: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0c75: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0c78: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0c7c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c8d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c99: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ca2: mov_imm:
	regs[5] = 0xfc84fa7e, opcode= 0x0b
0x0ca8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0cab: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0cae: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0cb4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cc0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0cc3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0cc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0cc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ccc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ccf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0cd2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0cd5: mov_imm:
	regs[5] = 0x8d9ff06f, opcode= 0x0b
0x0cdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0cde: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0ce1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ce4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ce8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ced: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0cfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0cff: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d08: mov_imm:
	regs[5] = 0x2e1b296c, opcode= 0x0b
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d17: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0d1a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0d26: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d29: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d38: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d3b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d3e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0d41: mov_imm:
	regs[5] = 0x56324e1e, opcode= 0x0b
0x0d47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d50: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0d53: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d56: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d5f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d65: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d6e: mov_imm:
	regs[5] = 0x389a28b3, opcode= 0x0b
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d83: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0d86: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d92: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0d98: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d9b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0da1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0da4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0db0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0db3: mov_imm:
	regs[5] = 0x1b346764, opcode= 0x0b
0x0db9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0dbc: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0dbf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dc8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ddd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0de0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0de9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0dec: mov_imm:
	regs[5] = 0x203a58c9, opcode= 0x0b
0x0df2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0df5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dfe: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0e04: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0e0a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e0e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e13: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e28: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e34: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e3d: mov_imm:
	regs[5] = 0x795f4e67, opcode= 0x0b
0x0e43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e46: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0e49: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e5b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0e5e: mov_imm:
	regs[5] = 0xde56c521, opcode= 0x0b
0x0e65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0e70: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0e76: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0e7c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e7f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e88: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e8e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0e91: mov_imm:
	regs[5] = 0xd1512ff3, opcode= 0x0b
0x0e97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e9a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0e9d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ea0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ea3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ea6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ea9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0eac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eb5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0eb8: mov_imm:
	regs[5] = 0x2ca15188, opcode= 0x0b
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ec4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ecd: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0ed0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0edc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0ee2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ee5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0ee8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ef1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ef4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0efd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f00: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f09: mov_imm:
	regs[5] = 0xca8d759b, opcode= 0x0b
0x0f0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f12: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0f15: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f18: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f2d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f33: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f3c: mov_imm:
	regs[5] = 0xcd1c6a76, opcode= 0x0b
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f45: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0f48: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f54: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0f5a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f63: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f72: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f78: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0f7c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f81: mov_imm:
	regs[5] = 0x5f4ad0c2, opcode= 0x0b
0x0f87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f8a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f93: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fa5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fb1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0fb4: mov_imm:
	regs[5] = 0x45bc9264, opcode= 0x0b
0x0fba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fbd: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0fc0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0fc7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fcc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0fd2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0fd6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fdb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0fde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fe7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fea: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ff3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ff6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0ffa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fff: mov_imm:
	regs[5] = 0xf0446a72, opcode= 0x0b
0x1005: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x100e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1017: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x101a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x101d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1020: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1029: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x102d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1032: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1036: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x103b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x103e: mov_imm:
	regs[5] = 0x83dfadd3, opcode= 0x0b
0x1044: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1047: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x104a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1050: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1056: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1059: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1062: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1065: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1068: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x106b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x106e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1071: mov_imm:
	regs[5] = 0xbffe06cb, opcode= 0x0b
0x1077: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1080: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1083: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x108c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x108f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1098: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x109b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x109e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10a7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x10aa: mov_imm:
	regs[5] = 0x1901965c, opcode= 0x0b
0x10b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10b3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x10b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x10bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x10c2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10cb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x10ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10da: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10e0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x10e3: mov_imm:
	regs[5] = 0xff28d50e, opcode= 0x0b
0x10e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10ec: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x10ef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10f8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x10fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1104: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1107: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x110a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x110d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1110: mov_imm:
	regs[5] = 0xeec1e4e8, opcode= 0x0b
0x1116: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1119: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x111c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1122: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1128: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1131: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1134: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1137: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x113b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1140: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1149: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x114c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x114f: mov_imm:
	regs[5] = 0x3ac79f69, opcode= 0x0b
0x1156: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x115b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1164: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1167: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x116a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x116d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1170: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1173: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x117c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1185: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1188: mov_imm:
	regs[5] = 0x5a11cf18, opcode= 0x0b
0x118e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1192: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1197: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x119a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x11ac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x11af: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x11be: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11ca: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x11cd: mov_imm:
	regs[5] = 0xa5686acc, opcode= 0x0b
0x11d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11d6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x11d9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x11dc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x11df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x11e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11eb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11f4: mov_imm:
	regs[5] = 0x7a09b78, opcode= 0x0b
0x11fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11fd: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1200: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1206: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1212: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1215: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x121e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1221: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1224: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x122d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1230: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1233: mov_imm:
	regs[5] = 0xbd42019c, opcode= 0x0b
0x1239: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x123c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x123f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1242: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1245: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1248: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x124b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1254: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x125d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1260: mov_imm:
	regs[5] = 0xcf6a429e, opcode= 0x0b
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x126c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1270: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1275: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1278: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1284: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x128a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x128d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1293: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1296: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1299: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x129c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x129f: mov_imm:
	regs[5] = 0x62e76dde, opcode= 0x0b
0x12a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12a8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12b1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x12b4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x12b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12bd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12c9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x12cc: mov_imm:
	regs[5] = 0xa5d78dc1, opcode= 0x0b
0x12d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12d5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x12d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x12de: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x12e4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x12e7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x12ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12f0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12f6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x12f9: mov_imm:
	regs[5] = 0x5bf5a62f, opcode= 0x0b
0x12ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1302: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1305: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1308: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x130b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1314: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1317: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x131a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x131d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1320: mov_imm:
	regs[5] = 0x3a98b4eb, opcode= 0x0b
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x132c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x132f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1332: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1338: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x133e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1341: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1344: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1347: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x134a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1353: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1356: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x135a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x135f: mov_imm:
	regs[5] = 0xf6a0738b, opcode= 0x0b
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x136b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x136e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1371: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1374: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1378: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x137d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1380: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1383: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1386: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x138f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1392: mov_imm:
	regs[5] = 0x57281b4, opcode= 0x0b
0x1398: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13a1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x13b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13bc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x13bf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x13c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x13cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13d4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13e0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x13e3: mov_imm:
	regs[5] = 0xe01d688d, opcode= 0x0b
0x13e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13f2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13fb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x13fe: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1401: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1404: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1408: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x140d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1410: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1413: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1416: mov_imm:
	regs[5] = 0xda289b32, opcode= 0x0b
0x141c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x141f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1422: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1428: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x142e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1431: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x143a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x143d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1440: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1443: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1446: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1449: mov_imm:
	regs[5] = 0x29f26094, opcode= 0x0b
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1455: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1458: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x145b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x145e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1461: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1465: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x146a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1473: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1476: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1479: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x147c: mov_imm:
	regs[5] = 0xb4c54737, opcode= 0x0b
0x1482: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1485: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1488: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x148e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1494: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1497: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x149a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x149e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14a6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14ac: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x14b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14b5: mov_imm:
	regs[5] = 0xd63aa733, opcode= 0x0b
0x14bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14be: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x14c1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x14c4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x14c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14cd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14d9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14e2: mov_imm:
	regs[5] = 0xce2d91af, opcode= 0x0b
0x14e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14eb: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x14ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14fa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1500: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1503: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x150c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x150f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1512: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1515: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1518: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x151b: mov_imm:
	regs[5] = 0x7e14d3a0, opcode= 0x0b
0x1521: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x152a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x152d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x153c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x153f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1542: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1545: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1548: mov_imm:
	regs[5] = 0xd17dd172, opcode= 0x0b
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1554: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1557: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x155a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1560: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1566: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1569: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x156c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1570: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1575: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1578: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x157b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x157e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1581: mov_imm:
	regs[5] = 0xe8809e0e, opcode= 0x0b
0x1587: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x158a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1593: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1596: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x159f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15a5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15b1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x15b4: mov_imm:
	regs[5] = 0xcdd4552a, opcode= 0x0b
0x15ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15c3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x15c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x15cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x15d2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15db: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x15de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15e4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15ea: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x15ed: mov_imm:
	regs[5] = 0x4c5c7af8, opcode= 0x0b
0x15f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15f6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1602: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1605: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1608: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x160b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x160e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1611: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1614: mov_imm:
	regs[5] = 0xfbc2135, opcode= 0x0b
0x161a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x161d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1620: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1626: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x162c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1635: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1638: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x163b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x163f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1644: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1647: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x164a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1653: mov_imm:
	regs[5] = 0x8db50a55, opcode= 0x0b
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1662: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1665: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1668: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x166b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x166e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1677: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x167a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x167d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1680: mov_imm:
	regs[5] = 0x2732c5b2, opcode= 0x0b
0x1686: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x168f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1692: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x169e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x16a4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x16a7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x16aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16b6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16c2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x16c5: mov_imm:
	regs[5] = 0x88c304e0, opcode= 0x0b
0x16cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16ce: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x16d1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x16d4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x16d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16dd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16e3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16ec: mov_imm:
	regs[5] = 0xc394ea7b, opcode= 0x0b
0x16f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16f5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x16f8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x16fe: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1704: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x170d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1716: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1719: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1726: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x172b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x172e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1737: mov_imm:
	regs[5] = 0x539697ad, opcode= 0x0b
0x173d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1746: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1749: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x174c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x174f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1753: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1758: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1761: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1764: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1767: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x176a: mov_imm:
	regs[5] = 0x1922f33d, opcode= 0x0b
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1776: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1779: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x177c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1782: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1788: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x178b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x178e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1791: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1794: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1797: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x179a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17a3: mov_imm:
	regs[5] = 0xf26592e8, opcode= 0x0b
0x17a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17ac: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17b5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x17b8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x17bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17c7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17cd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17d6: mov_imm:
	regs[5] = 0xc2d39826, opcode= 0x0b
0x17dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17df: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x17e2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x17e8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x17f7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x17fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1800: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1803: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1806: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x180f: mov_imm:
	regs[5] = 0x53943274, opcode= 0x0b
0x1815: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1818: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x181b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x181e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1821: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1825: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x182a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1833: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1836: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1839: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x183c: mov_imm:
	regs[5] = 0x300354b6, opcode= 0x0b
0x1842: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1845: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x184e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x185a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1860: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1863: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1866: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1869: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x187e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1881: mov_imm:
	regs[5] = 0xc1548f86, opcode= 0x0b
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x188d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1890: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1893: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1896: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1899: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x189c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x189f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x18a2: mov_imm:
	regs[5] = 0x314b151a, opcode= 0x0b
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18b7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x18ba: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x18c0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18cc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x18cf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x18d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x18d8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18de: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x18e1: mov_imm:
	regs[5] = 0xe917bcaf, opcode= 0x0b
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18f6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x18fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1908: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1911: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1914: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x191a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x191d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1920: mov_imm:
	regs[5] = 0xa383e790, opcode= 0x0b
0x1926: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x192a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x192f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1932: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1938: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x193e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1941: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1944: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x194d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1950: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1953: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1956: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1959: mov_imm:
	regs[5] = 0x1a9f1cb5, opcode= 0x0b
0x195f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1962: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1965: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1968: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x196b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x196e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1971: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1974: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1977: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x197a: mov_imm:
	regs[5] = 0x9c7a5074, opcode= 0x0b
0x1980: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1983: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1986: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x198c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1993: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1998: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x199b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x199e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19aa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19b0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x19b3: mov_imm:
	regs[5] = 0xc16cfde1, opcode= 0x0b
0x19ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19c2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x19c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x19c8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19d7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19dd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e6: mov_imm:
	regs[5] = 0x3aaedb5c, opcode= 0x0b
0x19ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19ef: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x19f2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x19f8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x19ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a04: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a07: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a0e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a1c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a28: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1a2b: mov_imm:
	regs[5] = 0x9a8130b7, opcode= 0x0b
0x1a31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a34: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1a37: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a3a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a43: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a4f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1a52: mov_imm:
	regs[5] = 0x68f20c5d, opcode= 0x0b
0x1a58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a5b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1a5e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1a64: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1a6a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a6d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a76: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a7c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1a7f: mov_imm:
	regs[5] = 0x95739187, opcode= 0x0b
0x1a85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a88: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a91: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a94: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a9e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aa3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1aa6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aaf: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ab8: mov_imm:
	regs[5] = 0x81645c20, opcode= 0x0b
0x1abe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ac1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1ac4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1aca: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1ad0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ad9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1adc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1adf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ae2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ae5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ae8: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1aeb: mov_imm:
	regs[5] = 0x4bbeb04a, opcode= 0x0b
0x1af2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1af7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1afa: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1afd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b06: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b0f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b15: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1b18: mov_imm:
	regs[5] = 0x691faa81, opcode= 0x0b
0x1b1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b27: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1b2a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1b30: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1b36: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b39: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b48: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b4e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b57: mov_imm:
	regs[5] = 0x4600f2f7, opcode= 0x0b
0x1b5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b66: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1b69: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b6c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b70: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b7b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b81: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1b84: mov_imm:
	regs[5] = 0x66a1ca7, opcode= 0x0b
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b93: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b9c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ba8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bb4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1bb7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bc6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bd5: mov_imm:
	regs[5] = 0xb0073e1e, opcode= 0x0b
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1be1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1be4: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1be7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1bea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1bed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bf9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c0b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1c0e: mov_imm:
	regs[5] = 0x4a246641, opcode= 0x0b
0x1c14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c17: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1c1a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1c20: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1c26: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c29: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c38: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c3b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c3e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1c41: mov_imm:
	regs[5] = 0x4736a1ef, opcode= 0x0b
0x1c47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c4a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1c4d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c50: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c5f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c66: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c6b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1c6e: mov_imm:
	regs[5] = 0x4c01f5a3, opcode= 0x0b
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c7d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1c80: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c8c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1c92: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c9b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ca1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ca4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ca7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cb0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1cb3: mov_imm:
	regs[5] = 0xcf9fb796, opcode= 0x0b
0x1cb9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cc2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1cc5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cce: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1cda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1cdd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ce6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1cea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cef: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1cf2: mov_imm:
	regs[5] = 0x8cb6aa88, opcode= 0x0b
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d01: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1d04: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1d0a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1d10: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d13: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d1c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d22: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1d25: mov_imm:
	regs[5] = 0x4a8ce2e, opcode= 0x0b
0x1d2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d2e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1d31: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d34: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d3d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d43: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1d46: mov_imm:
	regs[5] = 0x2bb55347, opcode= 0x0b
0x1d4d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d55: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1d59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d5e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d6a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1d70: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d73: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d82: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d88: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1d8b: mov_imm:
	regs[5] = 0xebdc3236, opcode= 0x0b
0x1d91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d94: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1d97: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d9a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1da0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1da3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1da6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1da9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1dac: mov_imm:
	regs[5] = 0x432d7612, opcode= 0x0b
0x1db2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1db5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1db8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dc4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1dca: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1dd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1dd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ddc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ddf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1de2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1de5: mov_imm:
	regs[5] = 0xd5d45264, opcode= 0x0b
0x1deb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1dee: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1df1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dfa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e09: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e15: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e1e: mov_imm:
	regs[5] = 0x14333e5a, opcode= 0x0b
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e2d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1e30: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1e36: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1e3c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e3f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e4c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e54: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e58: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e66: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1e69: mov_imm:
	regs[5] = 0x4bf9cc5d, opcode= 0x0b
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e7e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e87: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e8a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e99: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ea2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ea5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eae: mov_imm:
	regs[5] = 0x3ca12b4, opcode= 0x0b
0x1eb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1eb7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ec0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ecc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1ed2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ed6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1edb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ede: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ee1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ee8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ef0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1ef3: mov_imm:
	regs[5] = 0x46d8badb, opcode= 0x0b
0x1ef9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1efc: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1eff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f02: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f0b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f11: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1f15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f1a: mov_imm:
	regs[5] = 0xe5f034a5, opcode= 0x0b
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f23: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f38: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1f3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f41: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1f44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f50: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f56: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f5f: mov_imm:
	regs[5] = 0x57de7df4, opcode= 0x0b
0x1f65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f68: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1f6b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f74: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f83: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f8f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1f92: mov_imm:
	regs[5] = 0x4b9b24e2, opcode= 0x0b
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fa1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1fa4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fb0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1fb6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1fb9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1fbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1fc2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1fc6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fce: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1fd1: mov_imm:
	regs[5] = 0x5d327ec5, opcode= 0x0b
0x1fd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1fdd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fe6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1fe9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ff2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ff6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ffe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2007: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x200a: mov_imm:
	regs[5] = 0x4603f7e3, opcode= 0x0b
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2016: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2019: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2022: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2028: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x202e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2037: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x203a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2043: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2046: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2049: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2052: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2055: mov_imm:
	regs[5] = 0x97217928, opcode= 0x0b
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2061: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2064: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x206d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2070: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2074: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2085: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2088: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x208b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2094: mov_imm:
	regs[5] = 0x627292d3, opcode= 0x0b
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20a9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20b2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x20b8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x20be: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20c7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x20ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x20d0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20dc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x20df: mov_imm:
	regs[5] = 0xcfa70d1e, opcode= 0x0b
0x20e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20e8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20f1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20fa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x20fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2100: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2103: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x210c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2110: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2115: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2118: mov_imm:
	regs[5] = 0x5bffd93e, opcode= 0x0b
0x211e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2121: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2124: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x212a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2130: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2134: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2139: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x213c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x213f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2142: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2145: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2148: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x214b: mov_imm:
	regs[5] = 0xf3b8fa31, opcode= 0x0b
0x2151: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x215a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x215d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2160: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2163: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2166: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2169: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2172: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2175: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2178: mov_imm:
	regs[5] = 0xa50ef151, opcode= 0x0b
0x217e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2181: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x218a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2190: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2197: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x219c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21a5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x21a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21b4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21ba: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x21bd: mov_imm:
	regs[5] = 0x534b7a6d, opcode= 0x0b
0x21c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21c6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21cf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x21db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21e7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x21f6: mov_imm:
	regs[5] = 0x7900c218, opcode= 0x0b
0x21fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2200: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2205: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2208: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x220e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2214: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2217: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x221a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2223: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x222c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x222f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2232: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2235: mov_imm:
	regs[5] = 0x8b265ac2, opcode= 0x0b
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2241: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2244: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x224d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2250: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2253: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2256: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2259: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2262: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2265: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2268: mov_imm:
	regs[5] = 0xcd812f9, opcode= 0x0b
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2274: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2277: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x227a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2286: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x228c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x228f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2293: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2298: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22a4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22b0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22b9: mov_imm:
	regs[5] = 0x212cc539, opcode= 0x0b
0x22bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22c2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x22c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x22c8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x22cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22d1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22dd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x22e0: mov_imm:
	regs[5] = 0x439b890f, opcode= 0x0b
0x22e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22e9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x22ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22f8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x22fe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2301: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x230a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x230d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2310: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2313: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2317: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x231c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x231f: mov_imm:
	regs[5] = 0xba4a8881, opcode= 0x0b
0x2325: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2328: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x232b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x232e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2331: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x233a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x233e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2343: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2346: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x234f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2352: mov_imm:
	regs[5] = 0xa0f58918, opcode= 0x0b
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x235e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2361: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2364: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2370: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2376: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2379: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x237c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x237f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2382: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2385: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2388: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x238b: mov_imm:
	regs[5] = 0xe7131439, opcode= 0x0b
0x2391: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2394: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2397: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x239a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x239d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x23a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23a9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23af: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x23b2: mov_imm:
	regs[5] = 0x96880ff6, opcode= 0x0b
0x23b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23bb: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x23be: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x23c4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23d0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x23d3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x23e2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23ee: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x23f1: mov_imm:
	regs[5] = 0x23ce698b, opcode= 0x0b
0x23f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2400: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2403: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2406: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2409: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x240c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x240f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2412: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2415: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2419: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x241e: mov_imm:
	regs[5] = 0xef948383, opcode= 0x0b
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x242a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x242d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2436: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x243c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2442: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2445: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2448: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x244b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2454: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2457: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x245a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x245d: mov_imm:
	regs[5] = 0x26d48407, opcode= 0x0b
0x2463: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2466: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2469: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2472: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2476: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x247b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x247e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2481: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2484: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2487: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2490: mov_imm:
	regs[5] = 0x3d520027, opcode= 0x0b
0x2496: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2499: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x249c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x24ae: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x24b1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x24b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24cc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24d5: mov_imm:
	regs[5] = 0x30541e61, opcode= 0x0b
0x24db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24de: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x24e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24e7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24f0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x24f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24f9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2502: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x250b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x250e: mov_imm:
	regs[5] = 0xa73ad5ed, opcode= 0x0b
0x2514: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2517: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x251a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2526: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x252c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x252f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2532: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x253b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x253e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2541: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2544: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2547: mov_imm:
	regs[5] = 0x110cbc46, opcode= 0x0b
0x254d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2551: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2556: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2559: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x255c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2565: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2568: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x256b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x256e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2571: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2574: mov_imm:
	regs[5] = 0x6a6656d4, opcode= 0x0b
0x257a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2583: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2586: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x258c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2592: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2595: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2598: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x259b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x259e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25a4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x25a7: mov_imm:
	regs[5] = 0xcc5ad6cf, opcode= 0x0b
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25b6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25bf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x25c2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x25c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x25cb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25d7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25e0: mov_imm:
	regs[5] = 0x186a7a58, opcode= 0x0b
0x25e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25e9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x25ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x25f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25fe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2601: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2604: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2607: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x260a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x260d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2610: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2613: mov_imm:
	regs[5] = 0x1e41588, opcode= 0x0b
0x2619: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x261c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2620: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2625: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2628: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2631: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2634: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2637: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x263a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2643: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x264c: mov_imm:
	regs[5] = 0xbba7a8e9, opcode= 0x0b
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2658: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x265b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x265e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x266a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2676: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2679: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2682: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2685: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x268e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2691: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2694: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2697: mov_imm:
	regs[5] = 0xb690fc28, opcode= 0x0b
0x269d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26a0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x26a3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x26a6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26b5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26bb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x26be: mov_imm:
	regs[5] = 0xbeb677bb, opcode= 0x0b
0x26c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26c7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26d0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26dc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26e8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x26eb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x26ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26f4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2700: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2704: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2709: mov_imm:
	regs[5] = 0xd8667df1, opcode= 0x0b
0x270f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2712: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2716: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x271b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x271e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2727: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x272a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x272d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2730: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2733: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2736: mov_imm:
	regs[5] = 0xb43ed1f6, opcode= 0x0b
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2742: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2745: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2748: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x274e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2754: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x275d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2767: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x276c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2776: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x277b: mov_imm:
	regs[5] = 0xad085b90, opcode= 0x0b
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2787: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x278b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2790: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2799: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27a2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x27a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27b1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27b7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x27ba: mov_imm:
	regs[5] = 0x64f8974b, opcode= 0x0b
0x27c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27c3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x27c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x27cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x27d2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x27d5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x27d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27e4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27ea: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x27ed: mov_imm:
	regs[5] = 0x72aff2b2, opcode= 0x0b
0x27f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27fc: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x27ff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2802: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2805: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2808: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x280b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x280e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2817: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x281a: mov_imm:
	regs[5] = 0x4f59344a, opcode= 0x0b
0x2820: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2829: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x282c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2838: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x283e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2847: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x284a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x284d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2850: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2853: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2856: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x285a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x285f: mov_imm:
	regs[5] = 0xe467a248, opcode= 0x0b
0x2865: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x286e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2871: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2874: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2877: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x287a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x287d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2880: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2883: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2886: mov_imm:
	regs[5] = 0x37f3f5be, opcode= 0x0b
0x288d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2892: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2895: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x289e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x28a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x28aa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28b3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x28b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28c2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28c8: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x28cb: mov_imm:
	regs[5] = 0x8609e79f, opcode= 0x0b
0x28d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28d4: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28dd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28e6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x28e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28ef: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28f5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x28f8: mov_imm:
	regs[5] = 0x4aad98f7, opcode= 0x0b
0x28fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2901: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2904: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x290a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2910: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2919: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x291c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x291f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2922: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2925: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x292e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2932: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2937: mov_imm:
	regs[5] = 0x939409fd, opcode= 0x0b
0x293d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2940: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2949: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x294c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x294f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2952: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x295b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x295e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2961: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2964: mov_imm:
	regs[5] = 0xd41c6652, opcode= 0x0b
0x296a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x296d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2970: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x297c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2988: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x298b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x298e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2992: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2997: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x299a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x299d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29a0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x29a3: mov_imm:
	regs[5] = 0x6d0572da, opcode= 0x0b
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29b2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29bb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x29be: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x29c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29c7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29cd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x29d0: mov_imm:
	regs[5] = 0xf3c4aee6, opcode= 0x0b
0x29d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29d9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x29dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x29e2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x29e8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29f1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a00: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a04: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a12: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2a15: mov_imm:
	regs[5] = 0xf96fa911, opcode= 0x0b
0x2a1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a24: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2a27: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a2a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a33: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a39: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2a3c: mov_imm:
	regs[5] = 0xcfd0ac2b, opcode= 0x0b
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a4b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2a4e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2a54: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2a5a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a5d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a66: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a78: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2a7b: mov_imm:
	regs[5] = 0x4c81b578, opcode= 0x0b
0x2a81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a84: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a8d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a90: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2aa0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aa5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ab1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2ab4: mov_imm:
	regs[5] = 0x2d4ec3db, opcode= 0x0b
0x2aba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2abd: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2ac0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ac6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2acc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2acf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ad2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2adb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ae4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ae7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2af0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2af9: mov_imm:
	regs[5] = 0xb2c0bb9e, opcode= 0x0b
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b08: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b11: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b14: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b24: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b29: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b2f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b38: mov_imm:
	regs[5] = 0xddc546f8, opcode= 0x0b
0x2b3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b41: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2b44: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2b4a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2b50: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b53: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b62: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b68: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2b6b: mov_imm:
	regs[5] = 0x388f251, opcode= 0x0b
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b7a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2b7d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b80: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b89: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b8f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2b92: mov_imm:
	regs[5] = 0x16210880, opcode= 0x0b
0x2b98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b9b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2b9e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ba4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2baa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2bad: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2bb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2bb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2bb6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2bb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bc2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2bc5: mov_imm:
	regs[5] = 0x6b46e1f0, opcode= 0x0b
0x2bcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bce: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2bd1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2bd4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2bd8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bdd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2be0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2be3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2be6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2bec: mov_imm:
	regs[5] = 0xc7faa3c, opcode= 0x0b
0x2bf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bf5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2bf8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c04: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c0a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c0d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c16: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c22: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2c25: mov_imm:
	regs[5] = 0xe285e66, opcode= 0x0b
0x2c2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c2e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2c31: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c34: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c3d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c43: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c4c: mov_imm:
	regs[5] = 0x5520cc92, opcode= 0x0b
0x2c52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c55: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2c58: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2c5e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c64: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c67: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c7c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c82: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2c86: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c8b: mov_imm:
	regs[5] = 0x722be536, opcode= 0x0b
0x2c91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c9a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2c9e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ca3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ca6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ca9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2cac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cb5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cb8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cbb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2cbe: mov_imm:
	regs[5] = 0xfa7ab08f, opcode= 0x0b
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cd3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2ce8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ceb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2cee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cf7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2cfa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d06: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2d09: mov_imm:
	regs[5] = 0xc854a7d9, opcode= 0x0b
0x2d0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d18: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2d1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d21: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d24: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d33: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d39: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2d3c: mov_imm:
	regs[5] = 0xe42a71b2, opcode= 0x0b
0x2d42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d45: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d4e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d5a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d66: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d69: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d7e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d8a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2d8d: mov_imm:
	regs[5] = 0x54b238fe, opcode= 0x0b
0x2d94: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d9c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2d9f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2da2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2da5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2db1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2db5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2dbd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2dc0: mov_imm:
	regs[5] = 0x59f11f9b, opcode= 0x0b
0x2dc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dc9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2dcd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dd2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2dd8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2dde: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2de1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2de4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2de8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ded: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2df0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2df3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2df6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2df9: mov_imm:
	regs[5] = 0xd19b2d37, opcode= 0x0b
0x2dff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e08: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2e0b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e14: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e1d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e23: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2e26: mov_imm:
	regs[5] = 0xb2406055, opcode= 0x0b
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e35: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2e38: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2e3e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2e44: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2e47: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2e4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e68: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2e6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e71: mov_imm:
	regs[5] = 0xc3d96ec1, opcode= 0x0b
0x2e77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e7a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e8c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e9b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ea4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ea7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2eaa: mov_imm:
	regs[5] = 0x7f4c6e49, opcode= 0x0b
0x2eb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2eb3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2eb6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2ec2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ec6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ecb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ed4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ed7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2eda: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2edd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ee0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ee9: mov_imm:
	regs[5] = 0xc77aac75, opcode= 0x0b
0x2eef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ef2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2efb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2efe: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f07: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f0d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f16: mov_imm:
	regs[5] = 0x942a65b3, opcode= 0x0b
0x2f1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f20: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f25: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2f28: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2f2e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2f34: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f37: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2f3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f40: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f46: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f4f: mov_imm:
	regs[5] = 0x9d41d239, opcode= 0x0b
0x2f55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f58: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2f5b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f5e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f62: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f73: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f7f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2f82: mov_imm:
	regs[5] = 0x280ccb3, opcode= 0x0b
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f8b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2f8e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2f94: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2f9a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f9d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2fa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2fa6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fac: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2fb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fb5: mov_imm:
	regs[5] = 0xd82ae017, opcode= 0x0b
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2fca: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2fcd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2fd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2fd3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fd9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2fdc: mov_imm:
	regs[5] = 0x503ffe3b, opcode= 0x0b
0x2fe2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fe5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2fe8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2fee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ffa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ffd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3001: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3006: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3009: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x300c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3015: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3018: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x301b: mov_imm:
	regs[5] = 0x806c20d6, opcode= 0x0b
0x3021: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x302a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x302d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3030: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x303c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x303f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3042: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3045: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3048: mov_imm:
	regs[5] = 0x50d4da73, opcode= 0x0b
0x304e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3051: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3054: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3060: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3066: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3069: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3072: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3076: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x307b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x307e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3084: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3087: mov_imm:
	regs[5] = 0x3640b882, opcode= 0x0b
0x308d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3090: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3099: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30a2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x30a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30ab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30b1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x30b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ba: mov_imm:
	regs[5] = 0x89e226d1, opcode= 0x0b
0x30c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30c3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x30c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x30d8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x30db: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x30de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ea: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30f0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x30f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30f9: mov_imm:
	regs[5] = 0x6aaa7b36, opcode= 0x0b
0x30ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3102: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x310b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3114: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3118: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x311d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3123: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3129: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x312c: mov_imm:
	regs[5] = 0x416e8aba, opcode= 0x0b
0x3132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3136: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x313b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x313f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3144: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x314a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3150: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3159: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x315c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x315f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3162: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3166: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x316b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x316e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3171: mov_imm:
	regs[5] = 0x809122b3, opcode= 0x0b
0x3177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3180: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3183: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3186: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x318c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x318f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3193: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x319b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x319e: mov_imm:
	regs[5] = 0x60f7aab6, opcode= 0x0b
0x31a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31a7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x31aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x31b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x31b6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x31b9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x31bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31c8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31ce: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x31d1: mov_imm:
	regs[5] = 0xf77c0a81, opcode= 0x0b
0x31d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31da: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31e3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x31e6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31f5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31fb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x31fe: mov_imm:
	regs[5] = 0x7bc6cfee, opcode= 0x0b
0x3204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x320d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3210: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3216: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x321c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x321f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3222: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3228: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3231: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3234: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3237: mov_imm:
	regs[5] = 0x636a589d, opcode= 0x0b
0x323d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3240: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3243: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x324c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3255: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3258: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x325b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3264: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x326d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3276: mov_imm:
	regs[5] = 0x319cf172, opcode= 0x0b
0x327c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x327f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3282: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3288: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3294: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3297: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x329a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x329d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x32a0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32a6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x32a9: mov_imm:
	regs[5] = 0x2a5e0019, opcode= 0x0b
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32b8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x32bb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x32be: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x32c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x32c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32cd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32d3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x32d6: mov_imm:
	regs[5] = 0x3ef5ea6b, opcode= 0x0b
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32e5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x32e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x32ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x32f4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32fd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3300: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3303: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3306: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3309: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x330c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3315: mov_imm:
	regs[5] = 0xe3592f84, opcode= 0x0b
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3321: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3324: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3328: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x332d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3330: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3333: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3336: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x333f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3342: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3346: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x334b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3354: mov_imm:
	regs[5] = 0x87dc366f, opcode= 0x0b
0x335a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x335d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3360: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3366: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x336c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x336f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3372: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3375: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3378: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x337b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x337e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3381: mov_imm:
	regs[5] = 0xfa3e5672, opcode= 0x0b
0x3387: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3390: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3393: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3396: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3399: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x339c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x339f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33a5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ae: mov_imm:
	regs[5] = 0x80fc6954, opcode= 0x0b
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33c3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x33d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x33d8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33e1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x33e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33f0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33f6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ff: mov_imm:
	regs[5] = 0x5919d0bc, opcode= 0x0b
0x3405: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x340e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3417: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3420: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3426: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3429: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x342c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x342f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3432: mov_imm:
	regs[5] = 0x52be9b77, opcode= 0x0b
0x3438: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3441: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3444: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x344a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3450: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3454: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3459: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3468: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x346b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x346f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3474: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3477: mov_imm:
	regs[5] = 0x58d77a2c, opcode= 0x0b
0x347d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3480: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3483: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3486: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x348c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x348f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3492: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x349b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x349e: mov_imm:
	regs[5] = 0x1578f046, opcode= 0x0b
0x34a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34a7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x34aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x34b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x34b6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x34b9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x34bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34c8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34ce: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x34d1: mov_imm:
	regs[5] = 0xe68e2954, opcode= 0x0b
0x34d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34e0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x34e3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34ec: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x34ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34f5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3501: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3504: mov_imm:
	regs[5] = 0x12a1daf5, opcode= 0x0b
0x350a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x350d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3510: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3516: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x351c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x351f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3528: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x352c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3531: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x353a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x353d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3540: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3543: mov_imm:
	regs[5] = 0x447d27ed, opcode= 0x0b
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x354f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3552: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3555: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3558: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x355b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x355e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3561: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3564: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3567: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x356a: mov_imm:
	regs[5] = 0x815d3cf8, opcode= 0x0b
0x3570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3573: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3576: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3582: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3588: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x358c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3591: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3594: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3597: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x359a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x359d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35a0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x35a3: mov_imm:
	regs[5] = 0x960135a4, opcode= 0x0b
0x35a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35ac: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x35af: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x35b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35b8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x35bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35c7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35d9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x35dc: mov_imm:
	regs[5] = 0x9979f284, opcode= 0x0b
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35eb: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x35ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x35f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x35fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3600: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3603: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x360c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x360f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3612: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3618: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x361b: mov_imm:
	regs[5] = 0x906e67e0, opcode= 0x0b
0x3621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x362a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x362d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3636: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3639: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x363c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x363f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3642: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x364b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3654: mov_imm:
	regs[5] = 0xfb7c4694, opcode= 0x0b
0x365a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x365d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3666: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x366c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3672: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3675: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3678: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3681: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3684: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3687: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x368a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x368d: mov_imm:
	regs[5] = 0xced22a5f, opcode= 0x0b
0x3693: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3696: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3699: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x369c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x369f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x36a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36a5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36b1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36ba: mov_imm:
	regs[5] = 0x75dabe73, opcode= 0x0b
0x36c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36c9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x36cc: mov_imm:
	regs[30] = 0x8c3acec9, opcode= 0x0b
0x36d2: mov_imm:
	regs[31] = 0x8ad3ae0c, opcode= 0x0b
0x36d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36de: xor_regs:
	regs[0] ^= regs[30], opcode= 0x02
0x36e1: xor_regs:
	regs[1] ^= regs[31], opcode= 0x02
max register index:31
