[
  {
    "sample_id": 0,
    "defect_type": "edge_loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 3 o'clock position\n- Single clock position defects \u2192 localized contamination\n- Fixed relative to chuck (not notch) \u2192 post-alignment source\n- Chuck edge at 3 o'clock showing contamination\n- Defect transfers to wafer at contact point\n\n**Correlation Reasoning**:\n- Fixed chuck position \u2192 not wafer-carried\n- Post-alignment \u2192 chuck coordinate system\n- 3 o'clock specific \u2192 localized chuck defect\n- All wafers same location \u2192 persistent contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-03\n2. **Chuck inspection**: Check 3 o'clock edge position\n3. **Chuck clean**: Remove contamination\n4. **Edge inspection**: Full perimeter check\n5. **Verification**: Test wafer clean at 3 o'clock\n\n## Prevention Measures\n\n- Add chuck edge inspection to PM\n- Implement edge-position defect monitoring\n- Regular chuck edge cleaning\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "predicted": "### Root Cause Analysis for Wafer Defects in Lot W2024-4521\n\n#### Defect Overview:\n- **Defect Type**: Edge-localized defects\n- **Location**: 3 o'clock position relative to wafer notch\n- **Extent**: Concentrated at a single clock position, not forming a full ring\n- **Impact**: 12% yield loss across 8 wafers\n- **Process Context**: LITH-TEL-03, Recipe: GATE_LAYER\n- **Additional Observation**: Chuck edge contamination noted at the 3 o'clock position\n\n#### Detailed Analysis:\n\n1. **Defect Localization**:\n   - The defects are specifically localized at the 3 o'clock position, indicating a non-random, systematic issue. The fact that the defects are fixed relative to the notch, regardless of its orientation, suggests that the defect source is stationary relative to the wafer handling system.\n\n2. **Chuck Edge Contamination**:\n   - The observation of chuck edge contamination at the 3 o'clock position is a critical clue. This contamination likely originates from residual materials or particles on the chuck surface that come into contact with the wafer edge during processing.\n\n3. **Post-Alignment Contamination**:\n   - The note that contamination is deposited post-alignment implies that the defect-causing event occurs after the wafer has been positioned for processing. This narrows down the potential sources to those involved in the post-alignment steps, such as the lithography tool's chuck or environmental controls within the tool.\n\n4. **Process Tool and Recipe**:\n   - The process is conducted using LITH-TEL-03 with the GATE_LAYER recipe. Any anomalies or deviations in this specific tool or recipe execution could contribute to the observed defects. However, the localized nature of the defects points more towards a mechanical or environmental issue rather than a process chemistry or parameter issue.\n\n#### Root Cause Identification:\n\nThe root cause of the edge-localized defects at the 3 o'clock position is likely due to **chuck edge contamination** in the LITH-TEL-03 tool used for the GATE_LAYER recipe. This contamination is deposited post-alignment, causing defects when the wafer edge comes into contact with the contaminated chuck area during processing.\n\n#### Corrective Actions:\n\n1. **Chuck Cleaning and Inspection**:\n   - **Action**: Perform a thorough cleaning of the chuck surface, paying special attention to the 3 o'clock position. Use appropriate cleaning agents and techniques to remove any residual contamination.\n   - **Verification**: After cleaning, inspect the chuck surface using high-magnification microscopy to ensure no contaminants remain.\n\n2. **Enhanced Environmental Controls**:\n   - **Action**: Review and enhance environmental controls within the LITH-TEL-03 tool, such as air filtration and humidity control, to minimize the introduction of contaminants.\n   - **Verification**: Monitor environmental parameters regularly to ensure they remain within specified limits.\n\n3. **Process Monitoring and Adjustment**:\n   - **Action**: Implement real-time monitoring of the chuck and wafer interface during processing to detect any abnormal contact or contamination events.\n   - **Adjustment**: If necessary, adjust the process parameters or tool settings to minimize wafer-chuck contact at the 3 o'clock position or to reduce the sensitivity of the process to chuck contamination.\n\n4. **Operator Training and Awareness**:\n   - **Action**: Provide additional training to operators on the importance of chuck cleanliness and the impact of contamination on wafer quality.\n   - **Awareness**: Encourage operators to report any unusual observations or issues during processing promptly.\n\n5. **Yield Improvement Tracking**:\n   - **Action**: Establish a system to track yield improvements following the implementation of corrective actions.\n   - **Review**: Regularly review yield data to assess the effectiveness of the corrective actions and make further adjustments as needed.\n\nBy addressing the root cause of chuck edge contamination and implementing these corrective actions, it is expected that the yield loss due to edge-localized defects in lot W2024-4521 and similar future lots will be significantly reduced or eliminated.",
    "rouge1": 0.2876901798063624,
    "rouge2": 0.10540915395284327,
    "rougeL": 0.17704011065006917,
    "severity_gt": "major",
    "severity_pred": "critical",
    "severity_match": false,
    "yield_gt": 12.0,
    "yield_pred": 12.0,
    "yield_match": true,
    "structure_score": 0.42857142857142855,
    "latency_ms": 41141.55864715576,
    "error": null
  },
  {
    "sample_id": 1,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Probe card edge needle alignment issue\n- Edge die only = probe card edge\n- Edge profile = needle path\n- Dragging = needle not lifting cleanly\n\n**Correlation Reasoning**:\n- Edge die pattern = edge needles\n- Profile match = needle geometry\n- Dragging = mechanical issue\n\n## Corrective Actions\n\n1. **Inspect**: Probe card edge needles on PROBE-TEL-04\n2. **Realign**: Needles for proper lift\n3. **Replace**: If needles bent\n4. **Validate**: No edge die scratches\n\n## Prevention Measures\n\n- Monitor probe card needle condition\n- Track edge die defects\n- Schedule probe card maintenance\n\n**Severity**: Major\n**Yield Impact**: Edge die only",
    "predicted": "As a seasoned semiconductor process engineer with extensive experience in identifying and rectifying wafer defects, I will provide a detailed root cause analysis for the observed scratches on lot W2025-6234, along with corrective actions.\n\n### Root Cause Analysis:\n\n**1. Defect Description**:\n   - **Observation**: Scratches are present on the edge die of the wafer.\n   - **Pattern**: Scratches follow the wafer edge profile, indicating a mechanical interaction at the wafer periphery.\n\n**2. Process Context**:\n   - **Tool**: PROBE-TEL-04, which is used for final testing of the wafers.\n   - **Recipe**: FINAL_TEST, involving the use of a probe card.\n   - **Specific Issue**: Probe card edge needles are dragging along the edge die during the test process.\n\n**3. Detailed Analysis**:\n   - **Mechanical Interaction**: The primary cause of the scratches is the mechanical contact between the probe card needles and the edge die. This interaction is not intended to cause damage but is occurring due to misalignment or excessive force.\n   - **Probe Card Condition**: The needles on the probe card may be worn, bent, or improperly aligned, causing them to scrape against the wafer edge instead of making clean contact with the pads.\n   - **Wafer Handling**: Improper handling or positioning of the wafer during the test process could exacerbate the issue, leading to increased contact pressure or misalignment.\n   - **Tool Calibration**: The PROBE-TEL-04 tool may require recalibration to ensure precise needle placement and reduced contact force.\n\n**4. Root Cause Identification**:\n   - The root cause of the scratches is the mechanical dragging of the probe card edge needles against the edge die during the final test process. This is likely due to a combination of probe card wear, misalignment, and potential tool calibration issues.\n\n### Corrective Actions:\n\n**1. Probe Card Inspection and Maintenance**:\n   - **Action**: Conduct a thorough inspection of the probe card needles for wear, bending, or misalignment.\n   - **Implementation**: Replace or realign any damaged or misaligned needles. Establish a regular maintenance schedule to prevent future issues.\n\n**2. Tool Calibration**:\n   - **Action**: Recalibrate the PROBE-TEL-04 tool to ensure accurate needle placement and reduced contact force.\n   - **Implementation**: Perform calibration checks before each production run and document the results for traceability.\n\n**3. Wafer Handling Procedures**:\n   - **Action**: Review and optimize wafer handling procedures to minimize mechanical stress during the test process.\n   - **Implementation**: Train operators on proper wafer positioning and handling techniques. Use automated handling systems where possible to reduce human error.\n\n**4. Process Monitoring**:\n   - **Action**: Implement real-time monitoring of the test process to detect and correct any deviations from the standard procedure.\n   - **Implementation**: Use sensors and cameras to monitor needle contact and wafer position. Set up alarms to alert operators of potential issues.\n\n**5. Defect Prevention**:\n   - **Action**: Introduce a defect prevention program focused on identifying and mitigating potential causes of wafer damage.\n   - **Implementation**: Conduct regular process audits and root cause analyses for any defects observed. Share findings and best practices across the team to foster a culture of continuous improvement.\n\nBy implementing these corrective actions, we can address the root cause of the scratches on lot W2025-6234 and prevent similar defects from occurring in future production runs. This will ensure higher product quality and customer satisfaction.",
    "rouge1": 0.22591362126245848,
    "rouge2": 0.08333333333333334,
    "rougeL": 0.1229235880398671,
    "severity_gt": "major",
    "severity_pred": "unknown",
    "severity_match": false,
    "yield_gt": null,
    "yield_pred": null,
    "yield_match": false,
    "structure_score": 0.5714285714285714,
    "latency_ms": 40344.281911849976,
    "error": null
  },
  {
    "sample_id": 2,
    "defect_type": "near_full",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect wafer spacing during manual load causing severe gas flow non-uniformity\n\n**Failure Mechanism**: Manual loading resulted in 4mm wafer spacing instead of specified 6mm:\n1. Reduced spacing restricted O2 gas flow between wafers\n2. Edge areas received more oxidant than center\n3. Wafer-to-wafer variation due to inconsistent manual placement\n4. 'Rainbow' pattern indicates thickness interference fringes\n5. 200-2500nm variation indicates complete process breakdown\n\n**Contributing Factors**:\n- Automation fault forced manual operation\n- Operator may not have verified spacing after load\n- Manual loading procedure may be inadequate\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOYO-02\n2. Quarantine lot W2024-2234 for thickness mapping\n3. Fix automation fault before resuming production\n4. Review all manually loaded lots since automation fault\n\n## Investigation Steps\n\n1. Inspect boat and wafer placement\n2. Diagnose automation fault root cause\n3. Review manual loading SOP and training\n4. Check if other lots affected by automation issue\n5. Verify spacing sensor calibration\n\n## Prevention Measures\n\n1. Prohibit manual loading without engineering supervision\n2. Add post-load spacing verification camera system\n3. Expedite automation repair priority\n4. Create detailed manual loading checklist with verification\n5. Add spacing confirmation step before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (entire lot thickness out of spec)",
    "predicted": "### Root Cause Analysis for Wafer Defect on Lot W2024-2234\n\n#### Defect Overview:\n- **Defect Type**: Near-full defect with 'rainbow' discoloration.\n- **Extent**: >95% of wafer surface affected.\n- **Film Thickness Variation**: Expected 1000nm, measured 200-2500nm.\n\n#### Process Context:\n- **Process**: Thermal oxidation.\n- **Equipment**: FURNACE-KOYO-02.\n- **Recipe**: OX_DRY_1000NM.\n- **FDC Data**: O2 flow stable, temperature stable at 1050\u00b0C.\n- **Wafer Spacing**: 4mm (spec: 6mm).\n- **Loading Method**: Manual due to automation fault.\n\n#### Root Cause Analysis:\n\n1. **Wafer Spacing Non-Compliance**:\n   - **Observation**: The wafer spacing was recorded at 4mm, which is below the specified 6mm.\n   - **Impact**: Inadequate wafer spacing can lead to uneven heat distribution and gas flow around the wafers. This non-uniformity can cause inconsistent oxidation rates across the wafer surface, leading to significant film thickness variations.\n   - **Root Cause Link**: The reduced spacing likely caused localized variations in temperature and oxygen concentration, resulting in the observed 'rainbow' discoloration and film thickness inconsistencies.\n\n2. **Manual Loading Due to Automation Fault**:\n   - **Observation**: The lot was loaded manually because of an automation system fault.\n   - **Impact**: Manual loading increases the risk of human error, such as incorrect wafer placement or spacing. This can directly contribute to non-uniform process conditions.\n   - **Root Cause Link**: The deviation from standard automated loading procedures likely introduced variability in wafer positioning, exacerbating the spacing issue and leading to the defect.\n\n3. **Equipment and Process Stability**:\n   - **Observation**: FDC data indicates stable O2 flow and temperature.\n   - **Impact**: While these parameters were within control, the stability does not compensate for the physical non-uniformity introduced by incorrect wafer spacing.\n   - **Root Cause Link**: No direct link to the defect from equipment instability, but the process conditions were compromised by external factors (wafer spacing).\n\n#### Corrective Actions:\n\n1. **Restore Automated Loading**:\n   - **Action**: Repair the automation fault to resume standard automated wafer loading.\n   - **Rationale**: Automated systems reduce human error and ensure consistent wafer placement and spacing.\n\n2. **Implement Wafer Spacing Verification**:\n   - **Action**: Introduce a pre-process verification step to confirm wafer spacing meets the specified 6mm.\n   - **Rationale**: Ensures compliance with process specifications and minimizes the risk of uneven oxidation.\n\n3. **Enhance Operator Training**:\n   - **Action**: Provide additional training for operators on manual loading procedures, emphasizing the importance of correct wafer spacing.\n   - **Rationale**: In cases where manual intervention is necessary, trained operators can minimize the risk of introducing variability.\n\n4. **Process Monitoring and Adjustment**:\n   - **Action**: Increase the frequency of process monitoring, particularly focusing on wafer spacing and film thickness uniformity.\n   - **Rationale**: Early detection of non-uniformities can prevent large-scale defects and allow for timely corrective actions.\n\n5. **Review and Update Process Specifications**:\n   - **Action**: Conduct a thorough review of the thermal oxidation process specifications, including wafer spacing, to identify any potential improvements.\n   - **Rationale**: Ensures that process specifications are optimized for uniformity and defect prevention.\n\n#### Conclusion:\nThe near-full defect on lot W2024-2234, characterized by 'rainbow' discoloration and severe film thickness variation, was primarily caused by inadequate wafer spacing due to manual loading following an automation fault. Corrective actions should focus on restoring automated loading, verifying wafer spacing, enhancing operator training, increasing process monitoring, and reviewing process specifications to prevent recurrence.",
    "rouge1": 0.35000000000000003,
    "rouge2": 0.0863509749303621,
    "rougeL": 0.15,
    "severity_gt": "critical",
    "severity_pred": "unknown",
    "severity_match": false,
    "yield_gt": 100.0,
    "yield_pred": null,
    "yield_match": false,
    "structure_score": 0.42857142857142855,
    "latency_ms": 35134.97972488403,
    "error": null
  }
]