-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/ise/FPGA/sangdantathet/testbench_isim_beh.exe" -prj "/home/ise/FPGA/sangdantathet/testbench_beh.prj" "work.testbench" "work.glbl" 
