From 2658d22274281151b1883e912ec51ae0e55d3d13 Mon Sep 17 00:00:00 2001
From: ked <info@kedsrl.it>
Date: Mon, 2 Aug 2021 01:03:50 -0700
Subject: [PATCH] add board imx8mq ecp

---
 arch/arm64/boot/dts/freescale/Makefile       |   1 +
 arch/arm64/boot/dts/freescale/imx8mq-ecp.dts | 857 +++++++++++++++++++
 arch/arm64/configs/imx_v8_defconfig          |   4 +-
 3 files changed, 858 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mq-ecp.dts

diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 177d8c269134..dd4a8b0191f2 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -107,6 +107,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mq-nitrogen.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-phanbell.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-pico-pi.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-thor96.dtb
+dtb-$(CONFIG_ARCH_MXC) += imx8mq-ecp.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-evk-dp.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-zii-ultra-rmb3.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-zii-ultra-zest.dtb
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-ecp.dts b/arch/arm64/boot/dts/freescale/imx8mq-ecp.dts
new file mode 100644
index 000000000000..404b612413c5
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mq-ecp.dts
@@ -0,0 +1,873 @@
+// SPDX-License-Identifier: (GPL-2.0 OR MIT)
+/*
+ * Copyright 2017 NXP
+ * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel@pengutronix.de>
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "imx8mq.dtsi"
+
+/ {
+    model = "NXP i.MX8MQ ECP";
+    compatible = "fsl,imx8mq-ecp", "fsl,imx8mq";
+
+    chosen {
+        stdout-path = &uart1;
+    };
+
+    memory@40000000 {
+        device_type = "memory";
+        reg = <0x00000000 0x40000000 0 0x80000000>;
+    };
+
+    reserved-memory {
+        #address-cells = <2>;
+        #size-cells = <2>;
+        ranges;
+
+        rpmsg_reserved: rpmsg@0xb8000000 {
+            no-map;
+            reg = <0 0xb8000000 0 0x400000>;
+        };
+    };
+
+    ipod_reset: ipod-reset {
+        compatible = "gpio-reset";
+        reset-gpios = <&gpio3 5 GPIO_ACTIVE_LOW>;
+        reset-delay-us = <2000>;
+        reset-post-delay-ms = <40>;
+        #reset-cells = <0>;
+    };
+
+    resmem: reserved-memory {
+        #address-cells = <2>;
+        #size-cells = <2>;
+        ranges;
+
+        /* global autoconfigured region for contiguous allocations */
+        linux,cma {
+            compatible = "shared-dma-pool";
+            reusable;
+            size = <0 0x38000000>;
+            alloc-ranges = <0 0x80000000 0 0x38000000>;
+            linux,cma-default;
+        };
+    };
+
+    pcie0_refclk: pcie0-refclk {
+        compatible = "fixed-clock";
+        #clock-cells = <0>;
+        clock-frequency = <100000000>;
+    };
+
+    ptn36043 {
+        compatible = "nxp,ptn36043";
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ss_sel>;
+        switch-gpios = <&gpio3 15 GPIO_ACTIVE_HIGH>;
+        orientation-switch;
+
+        port {
+            usb3_data_ss: endpoint {
+                remote-endpoint = <&typec_con_ss>;
+            };
+        };
+    };
+
+    reg_usdhc2_vmmc: regulator-vsd-3v3 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_reg_usdhc2>;
+        compatible = "regulator-fixed";
+        regulator-name = "VSD_3V3";
+        regulator-min-microvolt = <3300000>;
+        regulator-max-microvolt = <3300000>;
+        gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+        off-on-delay-us = <20000>;
+        enable-active-high;
+    };
+
+    buck2_reg: regulator-buck2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_buck2>;
+        compatible = "regulator-gpio";
+        regulator-name = "vdd_arm";
+        regulator-min-microvolt = <900000>;
+        regulator-max-microvolt = <1000000>;
+        gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
+        states = <1000000 0x0 900000 0x1>;
+        regulator-boot-on;
+        regulator-always-on;
+    };
+
+    wm8524: audio-codec {
+        #sound-dai-cells = <0>;
+        compatible = "wlf,wm8524";
+        wlf,mute-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+    };
+
+    sound-wm8524 {
+        compatible = "simple-audio-card";
+        simple-audio-card,name = "wm8524-audio";
+        simple-audio-card,format = "i2s";
+        simple-audio-card,frame-master = <&cpudai>;
+        simple-audio-card,bitclock-master = <&cpudai>;
+        simple-audio-card,widgets =
+            "Line", "Left Line Out Jack",
+            "Line", "Right Line Out Jack";
+        simple-audio-card,routing =
+            "Left Line Out Jack", "LINEVOUTL",
+            "Right Line Out Jack", "LINEVOUTR";
+
+        cpudai: simple-audio-card,cpu {
+            sound-dai = <&sai2>;
+            dai-tdm-slot-num = <2>;
+            dai-tdm-slot-width = <32>;
+        };
+
+        link_codec: simple-audio-card,codec {
+            sound-dai = <&wm8524>;
+            clocks = <&clk IMX8MQ_CLK_SAI2_ROOT>;
+        };
+    };
+
+    sound-hdmi {
+        compatible = "fsl,imx8mq-evk-cdnhdmi",
+                "fsl,imx-audio-cdnhdmi";
+        model = "imx-audio-hdmi";
+        audio-cpu = <&sai4>;
+        protocol = <1>;
+        hdmi-out;
+        constraint-rate = <44100>,
+                <88200>,
+                <176400>,
+                <32000>,
+                <48000>,
+                <96000>,
+                <192000>;
+    };
+
+    sound-hdmi-arc {
+        compatible = "fsl,imx-audio-spdif";
+        model = "imx-hdmi-arc";
+        spdif-controller = <&spdif2>;
+        spdif-in;
+    };
+
+};
+
+&A53_0 {
+    cpu-supply = <&buck2_reg>;
+};
+
+&A53_1 {
+    cpu-supply = <&buck2_reg>;
+};
+
+&A53_2 {
+    cpu-supply = <&buck2_reg>;
+};
+
+&A53_3 {
+    cpu-supply = <&buck2_reg>;
+};
+
+&ddrc {
+    operating-points-v2 = <&ddrc_opp_table>;
+
+    ddrc_opp_table: opp-table {
+        compatible = "operating-points-v2";
+
+        opp-25M {
+            opp-hz = /bits/ 64 <25000000>;
+        };
+
+        opp-100M {
+            opp-hz = /bits/ 64 <100000000>;
+        };
+
+        /*
+         * On imx8mq B0 PLL can't be bypassed so low bus is 166M
+         */
+        opp-166M {
+            opp-hz = /bits/ 64 <166935483>;
+        };
+
+        opp-800M {
+            opp-hz = /bits/ 64 <800000000>;
+        };
+    };
+};
+
+&fec1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_fec1>;
+    phy-mode = "rgmii-id";
+    phy-handle = <&ethphy0>;
+    fsl,magic-packet;
+    status = "okay";
+
+    mdio {
+        #address-cells = <1>;
+        #size-cells = <0>;
+
+        ethphy0: ethernet-phy@0 {
+            compatible = "ethernet-phy-ieee802.3-c22";
+            reg = <0>;
+            at803x,eee-disabled;
+        };
+    };
+};
+
+&sai2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_sai2>;
+    assigned-clocks = <&clk IMX8MQ_CLK_SAI2>;
+    assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;
+    assigned-clock-rates = <24576000>;
+    status = "okay";
+};
+
+&sai4 {
+    assigned-clocks = <&clk IMX8MQ_CLK_SAI4>;
+    assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;
+    assigned-clock-rates = <24576000>;
+    clocks = <&clk IMX8MQ_CLK_SAI4_IPG>, <&clk IMX8MQ_CLK_DUMMY>,
+        <&clk IMX8MQ_CLK_SAI4_ROOT>, <&clk IMX8MQ_CLK_DUMMY>,
+        <&clk IMX8MQ_CLK_DUMMY>, <&clk IMX8MQ_AUDIO_PLL1_OUT>,
+        <&clk IMX8MQ_AUDIO_PLL2_OUT>;
+    clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
+    status = "okay";
+};
+
+&spdif2 {
+    assigned-clocks = <&clk IMX8MQ_CLK_SPDIF2>;
+    assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;
+    assigned-clock-rates = <24576000>;
+    status = "okay";
+};
+
+&i2c1 {
+    clock-frequency = <100000>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c1>;
+    status = "okay";
+
+    pmic@8 {
+        compatible = "fsl,pfuze100";
+        fsl,pfuze-support-disable-sw;
+        reg = <0x8>;
+
+        regulators {
+            sw1a_reg: sw1ab {
+                regulator-min-microvolt = <825000>;
+                regulator-max-microvolt = <1100000>;
+            };
+
+            sw1c_reg: sw1c {
+                regulator-min-microvolt = <825000>;
+                regulator-max-microvolt = <1100000>;
+            };
+
+            sw2_reg: sw2 {
+                regulator-min-microvolt = <1100000>;
+                regulator-max-microvolt = <1100000>;
+                regulator-always-on;
+            };
+
+            sw3a_reg: sw3ab {
+                regulator-min-microvolt = <825000>;
+                regulator-max-microvolt = <1100000>;
+                regulator-always-on;
+            };
+
+            sw4_reg: sw4 {
+                regulator-min-microvolt = <1800000>;
+                regulator-max-microvolt = <1800000>;
+                regulator-always-on;
+            };
+
+            swbst_reg: swbst {
+                regulator-min-microvolt = <5000000>;
+                regulator-max-microvolt = <5150000>;
+            };
+
+            snvs_reg: vsnvs {
+                regulator-min-microvolt = <1000000>;
+                regulator-max-microvolt = <3000000>;
+                regulator-always-on;
+            };
+
+            vref_reg: vrefddr {
+                regulator-always-on;
+            };
+
+            vgen1_reg: vgen1 {
+                regulator-min-microvolt = <800000>;
+                regulator-max-microvolt = <1550000>;
+            };
+
+            vgen2_reg: vgen2 {
+                regulator-min-microvolt = <850000>;
+                regulator-max-microvolt = <975000>;
+                regulator-always-on;
+            };
+
+            vgen3_reg: vgen3 {
+                regulator-min-microvolt = <1675000>;
+                regulator-max-microvolt = <1975000>;
+                regulator-always-on;
+            };
+
+            vgen4_reg: vgen4 {
+                regulator-min-microvolt = <1625000>;
+                regulator-max-microvolt = <1875000>;
+                regulator-always-on;
+            };
+
+            vgen5_reg: vgen5 {
+                regulator-min-microvolt = <3075000>;
+                regulator-max-microvolt = <3625000>;
+                regulator-always-on;
+            };
+
+            vgen6_reg: vgen6 {
+                regulator-min-microvolt = <1800000>;
+                regulator-max-microvolt = <3300000>;
+            };
+        };
+    };
+
+    ptn5110: tcpc@50 {
+        compatible = "nxp,ptn5110";
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_typec>;
+        reg = <0x50>;
+        interrupt-parent = <&gpio3>;
+        interrupts = <3 8>;
+
+        port {
+            typec_dr_sw: endpoint {
+                remote-endpoint = <&usb3_drd_sw>;
+            };
+        };
+
+        usb_con: connector {
+            compatible = "usb-c-connector";
+            label = "USB-C";
+            power-role = "dual";
+            data-role = "dual";
+            try-power-role = "sink";
+            source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;
+            sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)
+                     PDO_VAR(5000, 20000, 3000)>;
+            op-sink-microwatt = <15000000>;
+            self-powered;
+
+            ports {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                port@1 {
+                    reg = <1>;
+                    typec_con_ss: endpoint {
+                        remote-endpoint = <&usb3_data_ss>;
+                    };
+                };
+            };
+        };
+    };
+};
+
+&i2c3 {
+    clock-frequency = <100000>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c3>;
+    status = "okay";
+
+};
+
+&i2c2 {
+    clock-frequency = <100000>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c2>;
+    status = "okay";
+
+};
+
+&pcie0 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pcie0>;
+    reset-gpio = <&gpio5 28 GPIO_ACTIVE_LOW>;
+    clocks = <&clk IMX8MQ_CLK_PCIE1_ROOT>,
+         <&clk IMX8MQ_CLK_PCIE1_AUX>,
+         <&clk IMX8MQ_CLK_PCIE1_PHY>,
+         <&pcie0_refclk>;
+    clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+    assigned-clocks = <&clk IMX8MQ_CLK_PCIE1_AUX>,
+              <&clk IMX8MQ_CLK_PCIE1_PHY>,
+              <&clk IMX8MQ_CLK_PCIE1_CTRL>;
+    assigned-clock-rates = <10000000>, <100000000>, <250000000>;
+    assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_50M>,
+                 <&clk IMX8MQ_SYS2_PLL_100M>,
+                 <&clk IMX8MQ_SYS2_PLL_250M>;
+    hard-wired = <1>;
+    vph-supply = <&vgen5_reg>;
+    l1ss-disabled;
+    status = "okay";
+};
+
+&pcie1 {
+    status = "disabled";
+};
+
+&pgc_gpu {
+    power-supply = <&sw1a_reg>;
+};
+
+&pgc_vpu {
+    power-supply = <&sw1c_reg>;
+};
+
+&snvs_pwrkey {
+    status = "okay";
+};
+
+&qspi0 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_qspi>;
+    status = "okay";
+
+    flash0: n25q256a@0 {
+        reg = <0>;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        compatible = "micron,n25q256a", "jedec,spi-nor";
+        spi-max-frequency = <29000000>;
+        spi-tx-bus-width = <4>;
+        spi-rx-bus-width = <4>;
+        spi-nor,ddr-quad-read-dummy = <6>;
+        partition@qspi-boot{
+            label = "qspi-boot";
+            reg = <0x0 0x800000>;
+        };
+    };
+    
+    flash1: n25q256a@1 {
+        reg = <1>;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        compatible = "micron,n25q256a", "jedec,spi-nor";
+        spi-max-frequency = <29000000>;
+        spi-tx-bus-width = <4>;
+        spi-rx-bus-width = <4>;
+        spi-nor,ddr-quad-read-dummy = <6>;
+        partition@qspi-boot{
+            label = "qspi-boot";
+            reg = <0x0 0x800000>;
+        };
+    };
+
+
+};
+
+&ecspi1 {
+        fsl,spi-num-chipselects = <1>;
+        cs-gpios  = <&gpio5 9 0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi1>;
+        #address-cells = <1>;
+        #size-cells = <0>;
+        spi-cpha=<0>;
+        spi-cpol=<0>;
+        status = "okay";
+        spidev@0 {
+		compatible = "linux,spidev";
+		spi-max-frequency = <20000000>;
+		mode = <0>;
+		reg = <0>;
+		status = "okay";
+        };	
+};
+
+&ecspi2 {
+        fsl,spi-num-chipselects = <1>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi2>;
+        #address-cells = <1>;
+        #size-cells = <0>;
+        spi-slave;
+        spi-cpha=<0>;
+        spi-cpol=<0>;
+        status = "okay";
+        slave@1 {
+		compatible = "linux,spidev";
+		spi-max-frequency = <20000000>;
+		mode = <0>;
+		reg = <0>;
+		status = "okay";
+        };	
+};
+
+&uart1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart1>;
+    assigned-clocks = <&clk IMX8MQ_CLK_UART1>;
+    assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
+    status = "okay";
+};
+
+&uart2 { /* usb to uart */
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart2>;
+    assigned-clocks = <&clk IMX8MQ_CLK_UART2>;
+    assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
+    status = "okay";
+};
+
+&usb3_phy0 {
+    vbus-power-supply = <&ptn5110>;
+    status = "okay";
+};
+
+&usb_dwc3_0 {
+    dr_mode = "otg";
+    hnp-disable;
+    srp-disable;
+    adp-disable;
+    usb-role-switch;
+    role-switch-default-mode = "none";
+    snps,dis-u1-entry-quirk;
+    snps,dis-u2-entry-quirk;
+    status = "okay";
+
+    port {
+        usb3_drd_sw: endpoint {
+            remote-endpoint = <&typec_dr_sw>;
+        };
+    };
+};
+
+&usb3_phy1 {
+    status = "okay";
+};
+
+&usb_dwc3_1 {
+    dr_mode = "host";
+    status = "okay";
+};
+
+&usdhc1 {
+    assigned-clocks = <&clk IMX8MQ_CLK_USDHC1>;
+    assigned-clock-rates = <400000000>;
+    pinctrl-names = "default", "state_100mhz", "state_200mhz";
+    pinctrl-0 = <&pinctrl_usdhc1>;
+    pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
+    pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
+    vqmmc-supply = <&sw4_reg>;
+    bus-width = <8>;
+    non-removable;
+    no-sd;
+    no-sdio;
+    status = "okay";
+};
+
+&usdhc2 {
+    assigned-clocks = <&clk IMX8MQ_CLK_USDHC2>;
+    assigned-clock-rates = <200000000>;
+    pinctrl-names = "default", "state_100mhz", "state_200mhz";
+    pinctrl-0 = <&pinctrl_usdhc2>;
+    pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
+    pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
+    cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+    vmmc-supply = <&reg_usdhc2_vmmc>;
+    status = "okay";
+};
+
+&wdog1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_wdog>;
+    fsl,ext-reset-output;
+    status = "okay";
+};
+
+&iomuxc {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_hog>;
+
+	pinctrl_hog: hoggrp {
+		fsl,pins = <
+			MX8MQ_IOMUXC_NAND_READY_B_GPIO3_IO16          0x19
+			MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO17             0x19
+			MX8MQ_IOMUXC_NAND_WP_B_GPIO3_IO18             0x19
+			MX8MQ_IOMUXC_NAND_CLE_GPIO3_IO5               0x19
+			MX8MQ_IOMUXC_GPIO1_IO00_GPIO1_IO0             0x19 /*MC_BOOT_SOC_OK*/
+			MX8MQ_IOMUXC_GPIO1_IO01_GPIO1_IO1             0x19 /*MC_BOOT_FPGA*/
+			MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3             0x19 /*MC_BOOT_SOC*/
+			MX8MQ_IOMUXC_GPIO1_IO05_GPIO1_IO5             0x19 /*MC_RST_SOC*/
+			MX8MQ_IOMUXC_GPIO1_IO06_GPIO1_IO6             0x19 /*MC_SOC_DONE*/
+			MX8MQ_IOMUXC_GPIO1_IO12_GPIO1_IO12            0x19 /*MC_FPGA_DONE*/
+			MX8MQ_IOMUXC_GPIO1_IO15_GPIO1_IO15            0x19 /*QSPI_ACCESS_EN*/
+		>;
+	};
+		
+    pinctrl_buck2: vddarmgrp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_GPIO1_IO13_GPIO1_IO13            0x19
+        >;
+
+    };
+
+    pinctrl_fec1: fec1grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC               0x3
+            MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO             0x23
+            MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3         0x1f
+            MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2         0x1f
+            MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1         0x1f
+            MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0         0x1f
+            MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3         0x91
+            MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2         0x91
+            MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1         0x91
+            MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0         0x91
+            MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC         0x1f
+            MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC         0x91
+            MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL   0x91
+            MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL   0x1f
+            MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9             0x19
+        >;
+    };
+
+    pinctrl_i2c1: i2c1grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL                0x4000007f
+            MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA                0x4000007f
+        >;
+    };
+
+    pinctrl_i2c2: i2c2grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL                0x40000067
+            MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA                0x40000067
+        >;
+    };
+	 
+    pinctrl_i2c3: i2c3grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_I2C3_SCL_I2C3_SCL                0x4000007f
+            MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA                0x4000007f
+        >;
+    };
+
+    pinctrl_pcie0: pcie0grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B          0x76
+            MX8MQ_IOMUXC_UART4_RXD_GPIO5_IO28             0x16
+        >;
+    };
+
+    pinctrl_qspi: qspigrp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_NAND_ALE_QSPI_A_SCLK             0x82
+            MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B          0x82
+            MX8MQ_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B          0x82
+            MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0         0x82
+            MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1         0x82
+            MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2         0x82
+            MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3         0x82
+
+        >;
+    };
+
+    pinctrl_ecspi1: spigrp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK          0x82
+            MX8MQ_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI          0x82
+            MX8MQ_IOMUXC_ECSPI1_MISO_ECSPI1_MISO          0x82
+            MX8MQ_IOMUXC_ECSPI1_SS0_GPIO5_IO9             0x19 
+        >;
+    };
+
+    pinctrl_ecspi2: spi2grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI          0x16
+            MX8MQ_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK          0x16
+            MX8MQ_IOMUXC_ECSPI2_MISO_ECSPI2_MISO          0x16
+            MX8MQ_IOMUXC_ECSPI2_SS0_ECSPI2_SS0            0x16
+        >;
+    };
+	
+    pinctrl_reg_usdhc2: regusdhc2gpiogrp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19           0x41
+        >;
+    };
+
+    pinctrl_sai2: sai2grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC           0xd6
+            MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCLK            0xd6
+            MX8MQ_IOMUXC_SAI2_MCLK_SAI2_MCLK              0xd6
+            MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0          0xd6
+        >;
+    };
+
+    pinctrl_ss_sel: usb3ssgrp{
+        fsl,pins = <
+            MX8MQ_IOMUXC_NAND_RE_B_GPIO3_IO15        0x16
+        >;
+    };
+
+    pinctrl_typec: typecgrp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3        0x17059
+        >;
+    };
+
+    pinctrl_uart1: uart1grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX        0x49
+            MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX        0x49
+        >;
+    };
+
+    pinctrl_uart2: uart2grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_UART2_TXD_UART2_DCE_TX        0x49
+            MX8MQ_IOMUXC_UART2_RXD_UART2_DCE_RX        0x49
+        >;
+    };
+
+    pinctrl_usdhc1: usdhc1grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK            0x83
+            MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD            0xc3
+            MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0        0xc3
+            MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1        0xc3
+            MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2        0xc3
+            MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3        0xc3
+            MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4        0xc3
+            MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5        0xc3
+            MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6        0xc3
+            MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7        0xc3
+            MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE      0x83
+            MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B    0xc1
+        >;
+    };
+
+    pinctrl_usdhc1_100mhz: usdhc1-100grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK            0x8d
+            MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD            0xcd
+            MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0        0xcd
+            MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1        0xcd
+            MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2        0xcd
+            MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3        0xcd
+            MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4        0xcd
+            MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5        0xcd
+            MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6        0xcd
+            MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7        0xcd
+            MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE      0x8d
+            MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B    0xc1
+        >;
+    };
+
+    pinctrl_usdhc1_200mhz: usdhc1-200grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK            0x9f
+            MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD            0xdf
+            MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0        0xdf
+            MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1        0xdf
+            MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2        0xdf
+            MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3        0xdf
+            MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4        0xdf
+            MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5        0xdf
+            MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6        0xdf
+            MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7        0xdf
+            MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE      0x9f
+            MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B    0xc1
+        >;
+    };
+
+    pinctrl_usdhc2: usdhc2grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK            0x83
+            MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD            0xc3
+            MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0        0xc3
+            MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1        0xc3
+            MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2        0xc3
+            MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3        0xc3
+            MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT     0xc1
+        >;
+    };
+
+    pinctrl_usdhc2_100mhz: usdhc2-100grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK            0x85
+            MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD            0xc5
+            MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0        0xc5
+            MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1        0xc5
+            MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2        0xc5
+            MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3        0xc5
+            MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT     0xc1
+        >;
+    };
+
+    pinctrl_usdhc2_200mhz: usdhc2-200grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK            0x87
+            MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD            0xc7
+            MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0        0xc7
+            MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1        0xc7
+            MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2        0xc7
+            MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3        0xc7
+            MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT     0xc1
+        >;
+    };
+
+    pinctrl_wdog: wdog1grp {
+        fsl,pins = <
+            MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B       0xc6
+        >;
+    };
+
+};
+
+&vpu {
+    status = "okay";
+};
+
+&vpu_v4l2 {
+    status = "disabled";
+};
+
+&gpu3d {
+    status = "okay";
+};
+
+&irqsteer {
+    status = "okay";
+};
+
+&dcss {
+    status = "okay";
+
+    port@0 {
+        dcss_out: endpoint {
+              remote-endpoint = <&hdmi_in>;
+        };
+    };
+};
+
+&hdmi {
+    compatible = "cdn,imx8mq-hdmi";
+    lane-mapping = <0xe4>;
+    hdcp-config = <0x3>;
+    status = "okay";
+    port@1 {
+        hdmi_in: endpoint {
+            remote-endpoint = <&dcss_out>;
+        };
+    };
+};
diff --git a/arch/arm64/configs/imx_v8_defconfig b/arch/arm64/configs/imx_v8_defconfig
index 65c676a91c3d..7c12a93f9089 100644
--- a/arch/arm64/configs/imx_v8_defconfig
+++ b/arch/arm64/configs/imx_v8_defconfig
@@ -391,10 +391,10 @@ CONFIG_I2C_SLAVE=y
 CONFIG_SPI=y
 CONFIG_SPI_CADENCE_QUADSPI=y
 CONFIG_SPI_FSL_LPSPI=y
-CONFIG_SPI_FSL_QUADSPI=y
+CONFIG_SPI_FSL_QUADSPI=m
 CONFIG_SPI_NXP_FLEXSPI=y
 CONFIG_SPI_IMX=y
-CONFIG_SPI_FSL_DSPI=y
+CONFIG_SPI_FSL_DSPI=m
 CONFIG_SPI_PL022=y
 CONFIG_SPI_ROCKCHIP=y
 CONFIG_SPI_SPIDEV=y
-- 
2.17.1

