
qubesatV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005de0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08005ea0  08005ea0  00015ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fe0  08005fe0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005fe0  08005fe0  00015fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fe8  08005fe8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fe8  08005fe8  00015fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fec  08005fec  00015fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005ff0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000070  08006060  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  08006060  000201dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bac7  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019c5  00000000  00000000  0002bb5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  0002d528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000930  00000000  00000000  0002df00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015199  00000000  00000000  0002e830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c4a6  00000000  00000000  000439c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083360  00000000  00000000  0004fe6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d31cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027e4  00000000  00000000  000d3220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005e88 	.word	0x08005e88

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005e88 	.word	0x08005e88

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_uldivmod>:
 8000408:	2b00      	cmp	r3, #0
 800040a:	d111      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 800040c:	2a00      	cmp	r2, #0
 800040e:	d10f      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 8000410:	2900      	cmp	r1, #0
 8000412:	d100      	bne.n	8000416 <__aeabi_uldivmod+0xe>
 8000414:	2800      	cmp	r0, #0
 8000416:	d002      	beq.n	800041e <__aeabi_uldivmod+0x16>
 8000418:	2100      	movs	r1, #0
 800041a:	43c9      	mvns	r1, r1
 800041c:	0008      	movs	r0, r1
 800041e:	b407      	push	{r0, r1, r2}
 8000420:	4802      	ldr	r0, [pc, #8]	; (800042c <__aeabi_uldivmod+0x24>)
 8000422:	a102      	add	r1, pc, #8	; (adr r1, 800042c <__aeabi_uldivmod+0x24>)
 8000424:	1840      	adds	r0, r0, r1
 8000426:	9002      	str	r0, [sp, #8]
 8000428:	bd03      	pop	{r0, r1, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	ffffffd9 	.word	0xffffffd9
 8000430:	b403      	push	{r0, r1}
 8000432:	4668      	mov	r0, sp
 8000434:	b501      	push	{r0, lr}
 8000436:	9802      	ldr	r0, [sp, #8]
 8000438:	f000 f834 	bl	80004a4 <__udivmoddi4>
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	469e      	mov	lr, r3
 8000440:	b002      	add	sp, #8
 8000442:	bc0c      	pop	{r2, r3}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_lmul>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	46ce      	mov	lr, r9
 800044c:	4647      	mov	r7, r8
 800044e:	b580      	push	{r7, lr}
 8000450:	0007      	movs	r7, r0
 8000452:	4699      	mov	r9, r3
 8000454:	0c3b      	lsrs	r3, r7, #16
 8000456:	469c      	mov	ip, r3
 8000458:	0413      	lsls	r3, r2, #16
 800045a:	0c1b      	lsrs	r3, r3, #16
 800045c:	001d      	movs	r5, r3
 800045e:	000e      	movs	r6, r1
 8000460:	4661      	mov	r1, ip
 8000462:	0400      	lsls	r0, r0, #16
 8000464:	0c14      	lsrs	r4, r2, #16
 8000466:	0c00      	lsrs	r0, r0, #16
 8000468:	4345      	muls	r5, r0
 800046a:	434b      	muls	r3, r1
 800046c:	4360      	muls	r0, r4
 800046e:	4361      	muls	r1, r4
 8000470:	18c0      	adds	r0, r0, r3
 8000472:	0c2c      	lsrs	r4, r5, #16
 8000474:	1820      	adds	r0, r4, r0
 8000476:	468c      	mov	ip, r1
 8000478:	4283      	cmp	r3, r0
 800047a:	d903      	bls.n	8000484 <__aeabi_lmul+0x3c>
 800047c:	2380      	movs	r3, #128	; 0x80
 800047e:	025b      	lsls	r3, r3, #9
 8000480:	4698      	mov	r8, r3
 8000482:	44c4      	add	ip, r8
 8000484:	4649      	mov	r1, r9
 8000486:	4379      	muls	r1, r7
 8000488:	4372      	muls	r2, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	4463      	add	r3, ip
 800048e:	042d      	lsls	r5, r5, #16
 8000490:	0c2d      	lsrs	r5, r5, #16
 8000492:	18c9      	adds	r1, r1, r3
 8000494:	0400      	lsls	r0, r0, #16
 8000496:	1940      	adds	r0, r0, r5
 8000498:	1889      	adds	r1, r1, r2
 800049a:	bcc0      	pop	{r6, r7}
 800049c:	46b9      	mov	r9, r7
 800049e:	46b0      	mov	r8, r6
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__udivmoddi4>:
 80004a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a6:	4657      	mov	r7, sl
 80004a8:	464e      	mov	r6, r9
 80004aa:	4645      	mov	r5, r8
 80004ac:	46de      	mov	lr, fp
 80004ae:	b5e0      	push	{r5, r6, r7, lr}
 80004b0:	0004      	movs	r4, r0
 80004b2:	000d      	movs	r5, r1
 80004b4:	4692      	mov	sl, r2
 80004b6:	4699      	mov	r9, r3
 80004b8:	b083      	sub	sp, #12
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d830      	bhi.n	8000520 <__udivmoddi4+0x7c>
 80004be:	d02d      	beq.n	800051c <__udivmoddi4+0x78>
 80004c0:	4649      	mov	r1, r9
 80004c2:	4650      	mov	r0, sl
 80004c4:	f001 fa32 	bl	800192c <__clzdi2>
 80004c8:	0029      	movs	r1, r5
 80004ca:	0006      	movs	r6, r0
 80004cc:	0020      	movs	r0, r4
 80004ce:	f001 fa2d 	bl	800192c <__clzdi2>
 80004d2:	1a33      	subs	r3, r6, r0
 80004d4:	4698      	mov	r8, r3
 80004d6:	3b20      	subs	r3, #32
 80004d8:	469b      	mov	fp, r3
 80004da:	d433      	bmi.n	8000544 <__udivmoddi4+0xa0>
 80004dc:	465a      	mov	r2, fp
 80004de:	4653      	mov	r3, sl
 80004e0:	4093      	lsls	r3, r2
 80004e2:	4642      	mov	r2, r8
 80004e4:	001f      	movs	r7, r3
 80004e6:	4653      	mov	r3, sl
 80004e8:	4093      	lsls	r3, r2
 80004ea:	001e      	movs	r6, r3
 80004ec:	42af      	cmp	r7, r5
 80004ee:	d83a      	bhi.n	8000566 <__udivmoddi4+0xc2>
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d100      	bne.n	80004f6 <__udivmoddi4+0x52>
 80004f4:	e078      	b.n	80005e8 <__udivmoddi4+0x144>
 80004f6:	465b      	mov	r3, fp
 80004f8:	1ba4      	subs	r4, r4, r6
 80004fa:	41bd      	sbcs	r5, r7
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	da00      	bge.n	8000502 <__udivmoddi4+0x5e>
 8000500:	e075      	b.n	80005ee <__udivmoddi4+0x14a>
 8000502:	2200      	movs	r2, #0
 8000504:	2300      	movs	r3, #0
 8000506:	9200      	str	r2, [sp, #0]
 8000508:	9301      	str	r3, [sp, #4]
 800050a:	2301      	movs	r3, #1
 800050c:	465a      	mov	r2, fp
 800050e:	4093      	lsls	r3, r2
 8000510:	9301      	str	r3, [sp, #4]
 8000512:	2301      	movs	r3, #1
 8000514:	4642      	mov	r2, r8
 8000516:	4093      	lsls	r3, r2
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	e028      	b.n	800056e <__udivmoddi4+0xca>
 800051c:	4282      	cmp	r2, r0
 800051e:	d9cf      	bls.n	80004c0 <__udivmoddi4+0x1c>
 8000520:	2200      	movs	r2, #0
 8000522:	2300      	movs	r3, #0
 8000524:	9200      	str	r2, [sp, #0]
 8000526:	9301      	str	r3, [sp, #4]
 8000528:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <__udivmoddi4+0x8e>
 800052e:	601c      	str	r4, [r3, #0]
 8000530:	605d      	str	r5, [r3, #4]
 8000532:	9800      	ldr	r0, [sp, #0]
 8000534:	9901      	ldr	r1, [sp, #4]
 8000536:	b003      	add	sp, #12
 8000538:	bcf0      	pop	{r4, r5, r6, r7}
 800053a:	46bb      	mov	fp, r7
 800053c:	46b2      	mov	sl, r6
 800053e:	46a9      	mov	r9, r5
 8000540:	46a0      	mov	r8, r4
 8000542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000544:	4642      	mov	r2, r8
 8000546:	2320      	movs	r3, #32
 8000548:	1a9b      	subs	r3, r3, r2
 800054a:	4652      	mov	r2, sl
 800054c:	40da      	lsrs	r2, r3
 800054e:	4641      	mov	r1, r8
 8000550:	0013      	movs	r3, r2
 8000552:	464a      	mov	r2, r9
 8000554:	408a      	lsls	r2, r1
 8000556:	0017      	movs	r7, r2
 8000558:	4642      	mov	r2, r8
 800055a:	431f      	orrs	r7, r3
 800055c:	4653      	mov	r3, sl
 800055e:	4093      	lsls	r3, r2
 8000560:	001e      	movs	r6, r3
 8000562:	42af      	cmp	r7, r5
 8000564:	d9c4      	bls.n	80004f0 <__udivmoddi4+0x4c>
 8000566:	2200      	movs	r2, #0
 8000568:	2300      	movs	r3, #0
 800056a:	9200      	str	r2, [sp, #0]
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	4643      	mov	r3, r8
 8000570:	2b00      	cmp	r3, #0
 8000572:	d0d9      	beq.n	8000528 <__udivmoddi4+0x84>
 8000574:	07fb      	lsls	r3, r7, #31
 8000576:	0872      	lsrs	r2, r6, #1
 8000578:	431a      	orrs	r2, r3
 800057a:	4646      	mov	r6, r8
 800057c:	087b      	lsrs	r3, r7, #1
 800057e:	e00e      	b.n	800059e <__udivmoddi4+0xfa>
 8000580:	42ab      	cmp	r3, r5
 8000582:	d101      	bne.n	8000588 <__udivmoddi4+0xe4>
 8000584:	42a2      	cmp	r2, r4
 8000586:	d80c      	bhi.n	80005a2 <__udivmoddi4+0xfe>
 8000588:	1aa4      	subs	r4, r4, r2
 800058a:	419d      	sbcs	r5, r3
 800058c:	2001      	movs	r0, #1
 800058e:	1924      	adds	r4, r4, r4
 8000590:	416d      	adcs	r5, r5
 8000592:	2100      	movs	r1, #0
 8000594:	3e01      	subs	r6, #1
 8000596:	1824      	adds	r4, r4, r0
 8000598:	414d      	adcs	r5, r1
 800059a:	2e00      	cmp	r6, #0
 800059c:	d006      	beq.n	80005ac <__udivmoddi4+0x108>
 800059e:	42ab      	cmp	r3, r5
 80005a0:	d9ee      	bls.n	8000580 <__udivmoddi4+0xdc>
 80005a2:	3e01      	subs	r6, #1
 80005a4:	1924      	adds	r4, r4, r4
 80005a6:	416d      	adcs	r5, r5
 80005a8:	2e00      	cmp	r6, #0
 80005aa:	d1f8      	bne.n	800059e <__udivmoddi4+0xfa>
 80005ac:	9800      	ldr	r0, [sp, #0]
 80005ae:	9901      	ldr	r1, [sp, #4]
 80005b0:	465b      	mov	r3, fp
 80005b2:	1900      	adds	r0, r0, r4
 80005b4:	4169      	adcs	r1, r5
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	db24      	blt.n	8000604 <__udivmoddi4+0x160>
 80005ba:	002b      	movs	r3, r5
 80005bc:	465a      	mov	r2, fp
 80005be:	4644      	mov	r4, r8
 80005c0:	40d3      	lsrs	r3, r2
 80005c2:	002a      	movs	r2, r5
 80005c4:	40e2      	lsrs	r2, r4
 80005c6:	001c      	movs	r4, r3
 80005c8:	465b      	mov	r3, fp
 80005ca:	0015      	movs	r5, r2
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	db2a      	blt.n	8000626 <__udivmoddi4+0x182>
 80005d0:	0026      	movs	r6, r4
 80005d2:	409e      	lsls	r6, r3
 80005d4:	0033      	movs	r3, r6
 80005d6:	0026      	movs	r6, r4
 80005d8:	4647      	mov	r7, r8
 80005da:	40be      	lsls	r6, r7
 80005dc:	0032      	movs	r2, r6
 80005de:	1a80      	subs	r0, r0, r2
 80005e0:	4199      	sbcs	r1, r3
 80005e2:	9000      	str	r0, [sp, #0]
 80005e4:	9101      	str	r1, [sp, #4]
 80005e6:	e79f      	b.n	8000528 <__udivmoddi4+0x84>
 80005e8:	42a3      	cmp	r3, r4
 80005ea:	d8bc      	bhi.n	8000566 <__udivmoddi4+0xc2>
 80005ec:	e783      	b.n	80004f6 <__udivmoddi4+0x52>
 80005ee:	4642      	mov	r2, r8
 80005f0:	2320      	movs	r3, #32
 80005f2:	2100      	movs	r1, #0
 80005f4:	1a9b      	subs	r3, r3, r2
 80005f6:	2200      	movs	r2, #0
 80005f8:	9100      	str	r1, [sp, #0]
 80005fa:	9201      	str	r2, [sp, #4]
 80005fc:	2201      	movs	r2, #1
 80005fe:	40da      	lsrs	r2, r3
 8000600:	9201      	str	r2, [sp, #4]
 8000602:	e786      	b.n	8000512 <__udivmoddi4+0x6e>
 8000604:	4642      	mov	r2, r8
 8000606:	2320      	movs	r3, #32
 8000608:	1a9b      	subs	r3, r3, r2
 800060a:	002a      	movs	r2, r5
 800060c:	4646      	mov	r6, r8
 800060e:	409a      	lsls	r2, r3
 8000610:	0023      	movs	r3, r4
 8000612:	40f3      	lsrs	r3, r6
 8000614:	4644      	mov	r4, r8
 8000616:	4313      	orrs	r3, r2
 8000618:	002a      	movs	r2, r5
 800061a:	40e2      	lsrs	r2, r4
 800061c:	001c      	movs	r4, r3
 800061e:	465b      	mov	r3, fp
 8000620:	0015      	movs	r5, r2
 8000622:	2b00      	cmp	r3, #0
 8000624:	dad4      	bge.n	80005d0 <__udivmoddi4+0x12c>
 8000626:	4642      	mov	r2, r8
 8000628:	002f      	movs	r7, r5
 800062a:	2320      	movs	r3, #32
 800062c:	0026      	movs	r6, r4
 800062e:	4097      	lsls	r7, r2
 8000630:	1a9b      	subs	r3, r3, r2
 8000632:	40de      	lsrs	r6, r3
 8000634:	003b      	movs	r3, r7
 8000636:	4333      	orrs	r3, r6
 8000638:	e7cd      	b.n	80005d6 <__udivmoddi4+0x132>
 800063a:	46c0      	nop			; (mov r8, r8)

0800063c <__aeabi_ddiv>:
 800063c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063e:	4657      	mov	r7, sl
 8000640:	464e      	mov	r6, r9
 8000642:	4645      	mov	r5, r8
 8000644:	46de      	mov	lr, fp
 8000646:	b5e0      	push	{r5, r6, r7, lr}
 8000648:	4681      	mov	r9, r0
 800064a:	0005      	movs	r5, r0
 800064c:	030c      	lsls	r4, r1, #12
 800064e:	0048      	lsls	r0, r1, #1
 8000650:	4692      	mov	sl, r2
 8000652:	001f      	movs	r7, r3
 8000654:	b085      	sub	sp, #20
 8000656:	0b24      	lsrs	r4, r4, #12
 8000658:	0d40      	lsrs	r0, r0, #21
 800065a:	0fce      	lsrs	r6, r1, #31
 800065c:	2800      	cmp	r0, #0
 800065e:	d100      	bne.n	8000662 <__aeabi_ddiv+0x26>
 8000660:	e156      	b.n	8000910 <__aeabi_ddiv+0x2d4>
 8000662:	4bd4      	ldr	r3, [pc, #848]	; (80009b4 <__aeabi_ddiv+0x378>)
 8000664:	4298      	cmp	r0, r3
 8000666:	d100      	bne.n	800066a <__aeabi_ddiv+0x2e>
 8000668:	e172      	b.n	8000950 <__aeabi_ddiv+0x314>
 800066a:	0f6b      	lsrs	r3, r5, #29
 800066c:	00e4      	lsls	r4, r4, #3
 800066e:	431c      	orrs	r4, r3
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	041b      	lsls	r3, r3, #16
 8000674:	4323      	orrs	r3, r4
 8000676:	4698      	mov	r8, r3
 8000678:	4bcf      	ldr	r3, [pc, #828]	; (80009b8 <__aeabi_ddiv+0x37c>)
 800067a:	00ed      	lsls	r5, r5, #3
 800067c:	469b      	mov	fp, r3
 800067e:	2300      	movs	r3, #0
 8000680:	4699      	mov	r9, r3
 8000682:	4483      	add	fp, r0
 8000684:	9300      	str	r3, [sp, #0]
 8000686:	033c      	lsls	r4, r7, #12
 8000688:	007b      	lsls	r3, r7, #1
 800068a:	4650      	mov	r0, sl
 800068c:	0b24      	lsrs	r4, r4, #12
 800068e:	0d5b      	lsrs	r3, r3, #21
 8000690:	0fff      	lsrs	r7, r7, #31
 8000692:	2b00      	cmp	r3, #0
 8000694:	d100      	bne.n	8000698 <__aeabi_ddiv+0x5c>
 8000696:	e11f      	b.n	80008d8 <__aeabi_ddiv+0x29c>
 8000698:	4ac6      	ldr	r2, [pc, #792]	; (80009b4 <__aeabi_ddiv+0x378>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d100      	bne.n	80006a0 <__aeabi_ddiv+0x64>
 800069e:	e162      	b.n	8000966 <__aeabi_ddiv+0x32a>
 80006a0:	49c5      	ldr	r1, [pc, #788]	; (80009b8 <__aeabi_ddiv+0x37c>)
 80006a2:	0f42      	lsrs	r2, r0, #29
 80006a4:	468c      	mov	ip, r1
 80006a6:	00e4      	lsls	r4, r4, #3
 80006a8:	4659      	mov	r1, fp
 80006aa:	4314      	orrs	r4, r2
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	4463      	add	r3, ip
 80006b0:	0412      	lsls	r2, r2, #16
 80006b2:	1acb      	subs	r3, r1, r3
 80006b4:	4314      	orrs	r4, r2
 80006b6:	469b      	mov	fp, r3
 80006b8:	00c2      	lsls	r2, r0, #3
 80006ba:	2000      	movs	r0, #0
 80006bc:	0033      	movs	r3, r6
 80006be:	407b      	eors	r3, r7
 80006c0:	469a      	mov	sl, r3
 80006c2:	464b      	mov	r3, r9
 80006c4:	2b0f      	cmp	r3, #15
 80006c6:	d827      	bhi.n	8000718 <__aeabi_ddiv+0xdc>
 80006c8:	49bc      	ldr	r1, [pc, #752]	; (80009bc <__aeabi_ddiv+0x380>)
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	58cb      	ldr	r3, [r1, r3]
 80006ce:	469f      	mov	pc, r3
 80006d0:	46b2      	mov	sl, r6
 80006d2:	9b00      	ldr	r3, [sp, #0]
 80006d4:	2b02      	cmp	r3, #2
 80006d6:	d016      	beq.n	8000706 <__aeabi_ddiv+0xca>
 80006d8:	2b03      	cmp	r3, #3
 80006da:	d100      	bne.n	80006de <__aeabi_ddiv+0xa2>
 80006dc:	e28e      	b.n	8000bfc <__aeabi_ddiv+0x5c0>
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d000      	beq.n	80006e4 <__aeabi_ddiv+0xa8>
 80006e2:	e0d9      	b.n	8000898 <__aeabi_ddiv+0x25c>
 80006e4:	2300      	movs	r3, #0
 80006e6:	2400      	movs	r4, #0
 80006e8:	2500      	movs	r5, #0
 80006ea:	4652      	mov	r2, sl
 80006ec:	051b      	lsls	r3, r3, #20
 80006ee:	4323      	orrs	r3, r4
 80006f0:	07d2      	lsls	r2, r2, #31
 80006f2:	4313      	orrs	r3, r2
 80006f4:	0028      	movs	r0, r5
 80006f6:	0019      	movs	r1, r3
 80006f8:	b005      	add	sp, #20
 80006fa:	bcf0      	pop	{r4, r5, r6, r7}
 80006fc:	46bb      	mov	fp, r7
 80006fe:	46b2      	mov	sl, r6
 8000700:	46a9      	mov	r9, r5
 8000702:	46a0      	mov	r8, r4
 8000704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000706:	2400      	movs	r4, #0
 8000708:	2500      	movs	r5, #0
 800070a:	4baa      	ldr	r3, [pc, #680]	; (80009b4 <__aeabi_ddiv+0x378>)
 800070c:	e7ed      	b.n	80006ea <__aeabi_ddiv+0xae>
 800070e:	46ba      	mov	sl, r7
 8000710:	46a0      	mov	r8, r4
 8000712:	0015      	movs	r5, r2
 8000714:	9000      	str	r0, [sp, #0]
 8000716:	e7dc      	b.n	80006d2 <__aeabi_ddiv+0x96>
 8000718:	4544      	cmp	r4, r8
 800071a:	d200      	bcs.n	800071e <__aeabi_ddiv+0xe2>
 800071c:	e1c7      	b.n	8000aae <__aeabi_ddiv+0x472>
 800071e:	d100      	bne.n	8000722 <__aeabi_ddiv+0xe6>
 8000720:	e1c2      	b.n	8000aa8 <__aeabi_ddiv+0x46c>
 8000722:	2301      	movs	r3, #1
 8000724:	425b      	negs	r3, r3
 8000726:	469c      	mov	ip, r3
 8000728:	002e      	movs	r6, r5
 800072a:	4640      	mov	r0, r8
 800072c:	2500      	movs	r5, #0
 800072e:	44e3      	add	fp, ip
 8000730:	0223      	lsls	r3, r4, #8
 8000732:	0e14      	lsrs	r4, r2, #24
 8000734:	431c      	orrs	r4, r3
 8000736:	0c1b      	lsrs	r3, r3, #16
 8000738:	4699      	mov	r9, r3
 800073a:	0423      	lsls	r3, r4, #16
 800073c:	0c1f      	lsrs	r7, r3, #16
 800073e:	0212      	lsls	r2, r2, #8
 8000740:	4649      	mov	r1, r9
 8000742:	9200      	str	r2, [sp, #0]
 8000744:	9701      	str	r7, [sp, #4]
 8000746:	f7ff fd6f 	bl	8000228 <__aeabi_uidivmod>
 800074a:	0002      	movs	r2, r0
 800074c:	437a      	muls	r2, r7
 800074e:	040b      	lsls	r3, r1, #16
 8000750:	0c31      	lsrs	r1, r6, #16
 8000752:	4680      	mov	r8, r0
 8000754:	4319      	orrs	r1, r3
 8000756:	428a      	cmp	r2, r1
 8000758:	d907      	bls.n	800076a <__aeabi_ddiv+0x12e>
 800075a:	2301      	movs	r3, #1
 800075c:	425b      	negs	r3, r3
 800075e:	469c      	mov	ip, r3
 8000760:	1909      	adds	r1, r1, r4
 8000762:	44e0      	add	r8, ip
 8000764:	428c      	cmp	r4, r1
 8000766:	d800      	bhi.n	800076a <__aeabi_ddiv+0x12e>
 8000768:	e207      	b.n	8000b7a <__aeabi_ddiv+0x53e>
 800076a:	1a88      	subs	r0, r1, r2
 800076c:	4649      	mov	r1, r9
 800076e:	f7ff fd5b 	bl	8000228 <__aeabi_uidivmod>
 8000772:	0409      	lsls	r1, r1, #16
 8000774:	468c      	mov	ip, r1
 8000776:	0431      	lsls	r1, r6, #16
 8000778:	4666      	mov	r6, ip
 800077a:	9a01      	ldr	r2, [sp, #4]
 800077c:	0c09      	lsrs	r1, r1, #16
 800077e:	4342      	muls	r2, r0
 8000780:	0003      	movs	r3, r0
 8000782:	4331      	orrs	r1, r6
 8000784:	428a      	cmp	r2, r1
 8000786:	d904      	bls.n	8000792 <__aeabi_ddiv+0x156>
 8000788:	1909      	adds	r1, r1, r4
 800078a:	3b01      	subs	r3, #1
 800078c:	428c      	cmp	r4, r1
 800078e:	d800      	bhi.n	8000792 <__aeabi_ddiv+0x156>
 8000790:	e1ed      	b.n	8000b6e <__aeabi_ddiv+0x532>
 8000792:	1a88      	subs	r0, r1, r2
 8000794:	4642      	mov	r2, r8
 8000796:	0412      	lsls	r2, r2, #16
 8000798:	431a      	orrs	r2, r3
 800079a:	4690      	mov	r8, r2
 800079c:	4641      	mov	r1, r8
 800079e:	9b00      	ldr	r3, [sp, #0]
 80007a0:	040e      	lsls	r6, r1, #16
 80007a2:	0c1b      	lsrs	r3, r3, #16
 80007a4:	001f      	movs	r7, r3
 80007a6:	9302      	str	r3, [sp, #8]
 80007a8:	9b00      	ldr	r3, [sp, #0]
 80007aa:	0c36      	lsrs	r6, r6, #16
 80007ac:	041b      	lsls	r3, r3, #16
 80007ae:	0c19      	lsrs	r1, r3, #16
 80007b0:	000b      	movs	r3, r1
 80007b2:	4373      	muls	r3, r6
 80007b4:	0c12      	lsrs	r2, r2, #16
 80007b6:	437e      	muls	r6, r7
 80007b8:	9103      	str	r1, [sp, #12]
 80007ba:	4351      	muls	r1, r2
 80007bc:	437a      	muls	r2, r7
 80007be:	0c1f      	lsrs	r7, r3, #16
 80007c0:	46bc      	mov	ip, r7
 80007c2:	1876      	adds	r6, r6, r1
 80007c4:	4466      	add	r6, ip
 80007c6:	42b1      	cmp	r1, r6
 80007c8:	d903      	bls.n	80007d2 <__aeabi_ddiv+0x196>
 80007ca:	2180      	movs	r1, #128	; 0x80
 80007cc:	0249      	lsls	r1, r1, #9
 80007ce:	468c      	mov	ip, r1
 80007d0:	4462      	add	r2, ip
 80007d2:	0c31      	lsrs	r1, r6, #16
 80007d4:	188a      	adds	r2, r1, r2
 80007d6:	0431      	lsls	r1, r6, #16
 80007d8:	041e      	lsls	r6, r3, #16
 80007da:	0c36      	lsrs	r6, r6, #16
 80007dc:	198e      	adds	r6, r1, r6
 80007de:	4290      	cmp	r0, r2
 80007e0:	d302      	bcc.n	80007e8 <__aeabi_ddiv+0x1ac>
 80007e2:	d112      	bne.n	800080a <__aeabi_ddiv+0x1ce>
 80007e4:	42b5      	cmp	r5, r6
 80007e6:	d210      	bcs.n	800080a <__aeabi_ddiv+0x1ce>
 80007e8:	4643      	mov	r3, r8
 80007ea:	1e59      	subs	r1, r3, #1
 80007ec:	9b00      	ldr	r3, [sp, #0]
 80007ee:	469c      	mov	ip, r3
 80007f0:	4465      	add	r5, ip
 80007f2:	001f      	movs	r7, r3
 80007f4:	429d      	cmp	r5, r3
 80007f6:	419b      	sbcs	r3, r3
 80007f8:	425b      	negs	r3, r3
 80007fa:	191b      	adds	r3, r3, r4
 80007fc:	18c0      	adds	r0, r0, r3
 80007fe:	4284      	cmp	r4, r0
 8000800:	d200      	bcs.n	8000804 <__aeabi_ddiv+0x1c8>
 8000802:	e1a0      	b.n	8000b46 <__aeabi_ddiv+0x50a>
 8000804:	d100      	bne.n	8000808 <__aeabi_ddiv+0x1cc>
 8000806:	e19b      	b.n	8000b40 <__aeabi_ddiv+0x504>
 8000808:	4688      	mov	r8, r1
 800080a:	1bae      	subs	r6, r5, r6
 800080c:	42b5      	cmp	r5, r6
 800080e:	41ad      	sbcs	r5, r5
 8000810:	1a80      	subs	r0, r0, r2
 8000812:	426d      	negs	r5, r5
 8000814:	1b40      	subs	r0, r0, r5
 8000816:	4284      	cmp	r4, r0
 8000818:	d100      	bne.n	800081c <__aeabi_ddiv+0x1e0>
 800081a:	e1d5      	b.n	8000bc8 <__aeabi_ddiv+0x58c>
 800081c:	4649      	mov	r1, r9
 800081e:	f7ff fd03 	bl	8000228 <__aeabi_uidivmod>
 8000822:	9a01      	ldr	r2, [sp, #4]
 8000824:	040b      	lsls	r3, r1, #16
 8000826:	4342      	muls	r2, r0
 8000828:	0c31      	lsrs	r1, r6, #16
 800082a:	0005      	movs	r5, r0
 800082c:	4319      	orrs	r1, r3
 800082e:	428a      	cmp	r2, r1
 8000830:	d900      	bls.n	8000834 <__aeabi_ddiv+0x1f8>
 8000832:	e16c      	b.n	8000b0e <__aeabi_ddiv+0x4d2>
 8000834:	1a88      	subs	r0, r1, r2
 8000836:	4649      	mov	r1, r9
 8000838:	f7ff fcf6 	bl	8000228 <__aeabi_uidivmod>
 800083c:	9a01      	ldr	r2, [sp, #4]
 800083e:	0436      	lsls	r6, r6, #16
 8000840:	4342      	muls	r2, r0
 8000842:	0409      	lsls	r1, r1, #16
 8000844:	0c36      	lsrs	r6, r6, #16
 8000846:	0003      	movs	r3, r0
 8000848:	430e      	orrs	r6, r1
 800084a:	42b2      	cmp	r2, r6
 800084c:	d900      	bls.n	8000850 <__aeabi_ddiv+0x214>
 800084e:	e153      	b.n	8000af8 <__aeabi_ddiv+0x4bc>
 8000850:	9803      	ldr	r0, [sp, #12]
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	0002      	movs	r2, r0
 8000856:	042d      	lsls	r5, r5, #16
 8000858:	431d      	orrs	r5, r3
 800085a:	9f02      	ldr	r7, [sp, #8]
 800085c:	042b      	lsls	r3, r5, #16
 800085e:	0c1b      	lsrs	r3, r3, #16
 8000860:	435a      	muls	r2, r3
 8000862:	437b      	muls	r3, r7
 8000864:	469c      	mov	ip, r3
 8000866:	0c29      	lsrs	r1, r5, #16
 8000868:	4348      	muls	r0, r1
 800086a:	0c13      	lsrs	r3, r2, #16
 800086c:	4484      	add	ip, r0
 800086e:	4463      	add	r3, ip
 8000870:	4379      	muls	r1, r7
 8000872:	4298      	cmp	r0, r3
 8000874:	d903      	bls.n	800087e <__aeabi_ddiv+0x242>
 8000876:	2080      	movs	r0, #128	; 0x80
 8000878:	0240      	lsls	r0, r0, #9
 800087a:	4684      	mov	ip, r0
 800087c:	4461      	add	r1, ip
 800087e:	0c18      	lsrs	r0, r3, #16
 8000880:	0412      	lsls	r2, r2, #16
 8000882:	041b      	lsls	r3, r3, #16
 8000884:	0c12      	lsrs	r2, r2, #16
 8000886:	1841      	adds	r1, r0, r1
 8000888:	189b      	adds	r3, r3, r2
 800088a:	428e      	cmp	r6, r1
 800088c:	d200      	bcs.n	8000890 <__aeabi_ddiv+0x254>
 800088e:	e0ff      	b.n	8000a90 <__aeabi_ddiv+0x454>
 8000890:	d100      	bne.n	8000894 <__aeabi_ddiv+0x258>
 8000892:	e0fa      	b.n	8000a8a <__aeabi_ddiv+0x44e>
 8000894:	2301      	movs	r3, #1
 8000896:	431d      	orrs	r5, r3
 8000898:	4a49      	ldr	r2, [pc, #292]	; (80009c0 <__aeabi_ddiv+0x384>)
 800089a:	445a      	add	r2, fp
 800089c:	2a00      	cmp	r2, #0
 800089e:	dc00      	bgt.n	80008a2 <__aeabi_ddiv+0x266>
 80008a0:	e0aa      	b.n	80009f8 <__aeabi_ddiv+0x3bc>
 80008a2:	076b      	lsls	r3, r5, #29
 80008a4:	d000      	beq.n	80008a8 <__aeabi_ddiv+0x26c>
 80008a6:	e13d      	b.n	8000b24 <__aeabi_ddiv+0x4e8>
 80008a8:	08ed      	lsrs	r5, r5, #3
 80008aa:	4643      	mov	r3, r8
 80008ac:	01db      	lsls	r3, r3, #7
 80008ae:	d506      	bpl.n	80008be <__aeabi_ddiv+0x282>
 80008b0:	4642      	mov	r2, r8
 80008b2:	4b44      	ldr	r3, [pc, #272]	; (80009c4 <__aeabi_ddiv+0x388>)
 80008b4:	401a      	ands	r2, r3
 80008b6:	4690      	mov	r8, r2
 80008b8:	2280      	movs	r2, #128	; 0x80
 80008ba:	00d2      	lsls	r2, r2, #3
 80008bc:	445a      	add	r2, fp
 80008be:	4b42      	ldr	r3, [pc, #264]	; (80009c8 <__aeabi_ddiv+0x38c>)
 80008c0:	429a      	cmp	r2, r3
 80008c2:	dd00      	ble.n	80008c6 <__aeabi_ddiv+0x28a>
 80008c4:	e71f      	b.n	8000706 <__aeabi_ddiv+0xca>
 80008c6:	4643      	mov	r3, r8
 80008c8:	075b      	lsls	r3, r3, #29
 80008ca:	431d      	orrs	r5, r3
 80008cc:	4643      	mov	r3, r8
 80008ce:	0552      	lsls	r2, r2, #21
 80008d0:	025c      	lsls	r4, r3, #9
 80008d2:	0b24      	lsrs	r4, r4, #12
 80008d4:	0d53      	lsrs	r3, r2, #21
 80008d6:	e708      	b.n	80006ea <__aeabi_ddiv+0xae>
 80008d8:	4652      	mov	r2, sl
 80008da:	4322      	orrs	r2, r4
 80008dc:	d100      	bne.n	80008e0 <__aeabi_ddiv+0x2a4>
 80008de:	e07b      	b.n	80009d8 <__aeabi_ddiv+0x39c>
 80008e0:	2c00      	cmp	r4, #0
 80008e2:	d100      	bne.n	80008e6 <__aeabi_ddiv+0x2aa>
 80008e4:	e0fa      	b.n	8000adc <__aeabi_ddiv+0x4a0>
 80008e6:	0020      	movs	r0, r4
 80008e8:	f001 f802 	bl	80018f0 <__clzsi2>
 80008ec:	0002      	movs	r2, r0
 80008ee:	3a0b      	subs	r2, #11
 80008f0:	231d      	movs	r3, #29
 80008f2:	0001      	movs	r1, r0
 80008f4:	1a9b      	subs	r3, r3, r2
 80008f6:	4652      	mov	r2, sl
 80008f8:	3908      	subs	r1, #8
 80008fa:	40da      	lsrs	r2, r3
 80008fc:	408c      	lsls	r4, r1
 80008fe:	4314      	orrs	r4, r2
 8000900:	4652      	mov	r2, sl
 8000902:	408a      	lsls	r2, r1
 8000904:	4b31      	ldr	r3, [pc, #196]	; (80009cc <__aeabi_ddiv+0x390>)
 8000906:	4458      	add	r0, fp
 8000908:	469b      	mov	fp, r3
 800090a:	4483      	add	fp, r0
 800090c:	2000      	movs	r0, #0
 800090e:	e6d5      	b.n	80006bc <__aeabi_ddiv+0x80>
 8000910:	464b      	mov	r3, r9
 8000912:	4323      	orrs	r3, r4
 8000914:	4698      	mov	r8, r3
 8000916:	d044      	beq.n	80009a2 <__aeabi_ddiv+0x366>
 8000918:	2c00      	cmp	r4, #0
 800091a:	d100      	bne.n	800091e <__aeabi_ddiv+0x2e2>
 800091c:	e0ce      	b.n	8000abc <__aeabi_ddiv+0x480>
 800091e:	0020      	movs	r0, r4
 8000920:	f000 ffe6 	bl	80018f0 <__clzsi2>
 8000924:	0001      	movs	r1, r0
 8000926:	0002      	movs	r2, r0
 8000928:	390b      	subs	r1, #11
 800092a:	231d      	movs	r3, #29
 800092c:	1a5b      	subs	r3, r3, r1
 800092e:	4649      	mov	r1, r9
 8000930:	0010      	movs	r0, r2
 8000932:	40d9      	lsrs	r1, r3
 8000934:	3808      	subs	r0, #8
 8000936:	4084      	lsls	r4, r0
 8000938:	000b      	movs	r3, r1
 800093a:	464d      	mov	r5, r9
 800093c:	4323      	orrs	r3, r4
 800093e:	4698      	mov	r8, r3
 8000940:	4085      	lsls	r5, r0
 8000942:	4823      	ldr	r0, [pc, #140]	; (80009d0 <__aeabi_ddiv+0x394>)
 8000944:	1a83      	subs	r3, r0, r2
 8000946:	469b      	mov	fp, r3
 8000948:	2300      	movs	r3, #0
 800094a:	4699      	mov	r9, r3
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	e69a      	b.n	8000686 <__aeabi_ddiv+0x4a>
 8000950:	464b      	mov	r3, r9
 8000952:	4323      	orrs	r3, r4
 8000954:	4698      	mov	r8, r3
 8000956:	d11d      	bne.n	8000994 <__aeabi_ddiv+0x358>
 8000958:	2308      	movs	r3, #8
 800095a:	4699      	mov	r9, r3
 800095c:	3b06      	subs	r3, #6
 800095e:	2500      	movs	r5, #0
 8000960:	4683      	mov	fp, r0
 8000962:	9300      	str	r3, [sp, #0]
 8000964:	e68f      	b.n	8000686 <__aeabi_ddiv+0x4a>
 8000966:	4652      	mov	r2, sl
 8000968:	4322      	orrs	r2, r4
 800096a:	d109      	bne.n	8000980 <__aeabi_ddiv+0x344>
 800096c:	2302      	movs	r3, #2
 800096e:	4649      	mov	r1, r9
 8000970:	4319      	orrs	r1, r3
 8000972:	4b18      	ldr	r3, [pc, #96]	; (80009d4 <__aeabi_ddiv+0x398>)
 8000974:	4689      	mov	r9, r1
 8000976:	469c      	mov	ip, r3
 8000978:	2400      	movs	r4, #0
 800097a:	2002      	movs	r0, #2
 800097c:	44e3      	add	fp, ip
 800097e:	e69d      	b.n	80006bc <__aeabi_ddiv+0x80>
 8000980:	2303      	movs	r3, #3
 8000982:	464a      	mov	r2, r9
 8000984:	431a      	orrs	r2, r3
 8000986:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <__aeabi_ddiv+0x398>)
 8000988:	4691      	mov	r9, r2
 800098a:	469c      	mov	ip, r3
 800098c:	4652      	mov	r2, sl
 800098e:	2003      	movs	r0, #3
 8000990:	44e3      	add	fp, ip
 8000992:	e693      	b.n	80006bc <__aeabi_ddiv+0x80>
 8000994:	230c      	movs	r3, #12
 8000996:	4699      	mov	r9, r3
 8000998:	3b09      	subs	r3, #9
 800099a:	46a0      	mov	r8, r4
 800099c:	4683      	mov	fp, r0
 800099e:	9300      	str	r3, [sp, #0]
 80009a0:	e671      	b.n	8000686 <__aeabi_ddiv+0x4a>
 80009a2:	2304      	movs	r3, #4
 80009a4:	4699      	mov	r9, r3
 80009a6:	2300      	movs	r3, #0
 80009a8:	469b      	mov	fp, r3
 80009aa:	3301      	adds	r3, #1
 80009ac:	2500      	movs	r5, #0
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	e669      	b.n	8000686 <__aeabi_ddiv+0x4a>
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	000007ff 	.word	0x000007ff
 80009b8:	fffffc01 	.word	0xfffffc01
 80009bc:	08005ec0 	.word	0x08005ec0
 80009c0:	000003ff 	.word	0x000003ff
 80009c4:	feffffff 	.word	0xfeffffff
 80009c8:	000007fe 	.word	0x000007fe
 80009cc:	000003f3 	.word	0x000003f3
 80009d0:	fffffc0d 	.word	0xfffffc0d
 80009d4:	fffff801 	.word	0xfffff801
 80009d8:	4649      	mov	r1, r9
 80009da:	2301      	movs	r3, #1
 80009dc:	4319      	orrs	r1, r3
 80009de:	4689      	mov	r9, r1
 80009e0:	2400      	movs	r4, #0
 80009e2:	2001      	movs	r0, #1
 80009e4:	e66a      	b.n	80006bc <__aeabi_ddiv+0x80>
 80009e6:	2300      	movs	r3, #0
 80009e8:	2480      	movs	r4, #128	; 0x80
 80009ea:	469a      	mov	sl, r3
 80009ec:	2500      	movs	r5, #0
 80009ee:	4b8a      	ldr	r3, [pc, #552]	; (8000c18 <__aeabi_ddiv+0x5dc>)
 80009f0:	0324      	lsls	r4, r4, #12
 80009f2:	e67a      	b.n	80006ea <__aeabi_ddiv+0xae>
 80009f4:	2501      	movs	r5, #1
 80009f6:	426d      	negs	r5, r5
 80009f8:	2301      	movs	r3, #1
 80009fa:	1a9b      	subs	r3, r3, r2
 80009fc:	2b38      	cmp	r3, #56	; 0x38
 80009fe:	dd00      	ble.n	8000a02 <__aeabi_ddiv+0x3c6>
 8000a00:	e670      	b.n	80006e4 <__aeabi_ddiv+0xa8>
 8000a02:	2b1f      	cmp	r3, #31
 8000a04:	dc00      	bgt.n	8000a08 <__aeabi_ddiv+0x3cc>
 8000a06:	e0bf      	b.n	8000b88 <__aeabi_ddiv+0x54c>
 8000a08:	211f      	movs	r1, #31
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	1a8a      	subs	r2, r1, r2
 8000a0e:	4641      	mov	r1, r8
 8000a10:	40d1      	lsrs	r1, r2
 8000a12:	000a      	movs	r2, r1
 8000a14:	2b20      	cmp	r3, #32
 8000a16:	d004      	beq.n	8000a22 <__aeabi_ddiv+0x3e6>
 8000a18:	4641      	mov	r1, r8
 8000a1a:	4b80      	ldr	r3, [pc, #512]	; (8000c1c <__aeabi_ddiv+0x5e0>)
 8000a1c:	445b      	add	r3, fp
 8000a1e:	4099      	lsls	r1, r3
 8000a20:	430d      	orrs	r5, r1
 8000a22:	1e6b      	subs	r3, r5, #1
 8000a24:	419d      	sbcs	r5, r3
 8000a26:	2307      	movs	r3, #7
 8000a28:	432a      	orrs	r2, r5
 8000a2a:	001d      	movs	r5, r3
 8000a2c:	2400      	movs	r4, #0
 8000a2e:	4015      	ands	r5, r2
 8000a30:	4213      	tst	r3, r2
 8000a32:	d100      	bne.n	8000a36 <__aeabi_ddiv+0x3fa>
 8000a34:	e0d4      	b.n	8000be0 <__aeabi_ddiv+0x5a4>
 8000a36:	210f      	movs	r1, #15
 8000a38:	2300      	movs	r3, #0
 8000a3a:	4011      	ands	r1, r2
 8000a3c:	2904      	cmp	r1, #4
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_ddiv+0x406>
 8000a40:	e0cb      	b.n	8000bda <__aeabi_ddiv+0x59e>
 8000a42:	1d11      	adds	r1, r2, #4
 8000a44:	4291      	cmp	r1, r2
 8000a46:	4192      	sbcs	r2, r2
 8000a48:	4252      	negs	r2, r2
 8000a4a:	189b      	adds	r3, r3, r2
 8000a4c:	000a      	movs	r2, r1
 8000a4e:	0219      	lsls	r1, r3, #8
 8000a50:	d400      	bmi.n	8000a54 <__aeabi_ddiv+0x418>
 8000a52:	e0c2      	b.n	8000bda <__aeabi_ddiv+0x59e>
 8000a54:	2301      	movs	r3, #1
 8000a56:	2400      	movs	r4, #0
 8000a58:	2500      	movs	r5, #0
 8000a5a:	e646      	b.n	80006ea <__aeabi_ddiv+0xae>
 8000a5c:	2380      	movs	r3, #128	; 0x80
 8000a5e:	4641      	mov	r1, r8
 8000a60:	031b      	lsls	r3, r3, #12
 8000a62:	4219      	tst	r1, r3
 8000a64:	d008      	beq.n	8000a78 <__aeabi_ddiv+0x43c>
 8000a66:	421c      	tst	r4, r3
 8000a68:	d106      	bne.n	8000a78 <__aeabi_ddiv+0x43c>
 8000a6a:	431c      	orrs	r4, r3
 8000a6c:	0324      	lsls	r4, r4, #12
 8000a6e:	46ba      	mov	sl, r7
 8000a70:	0015      	movs	r5, r2
 8000a72:	4b69      	ldr	r3, [pc, #420]	; (8000c18 <__aeabi_ddiv+0x5dc>)
 8000a74:	0b24      	lsrs	r4, r4, #12
 8000a76:	e638      	b.n	80006ea <__aeabi_ddiv+0xae>
 8000a78:	2480      	movs	r4, #128	; 0x80
 8000a7a:	4643      	mov	r3, r8
 8000a7c:	0324      	lsls	r4, r4, #12
 8000a7e:	431c      	orrs	r4, r3
 8000a80:	0324      	lsls	r4, r4, #12
 8000a82:	46b2      	mov	sl, r6
 8000a84:	4b64      	ldr	r3, [pc, #400]	; (8000c18 <__aeabi_ddiv+0x5dc>)
 8000a86:	0b24      	lsrs	r4, r4, #12
 8000a88:	e62f      	b.n	80006ea <__aeabi_ddiv+0xae>
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d100      	bne.n	8000a90 <__aeabi_ddiv+0x454>
 8000a8e:	e703      	b.n	8000898 <__aeabi_ddiv+0x25c>
 8000a90:	19a6      	adds	r6, r4, r6
 8000a92:	1e68      	subs	r0, r5, #1
 8000a94:	42a6      	cmp	r6, r4
 8000a96:	d200      	bcs.n	8000a9a <__aeabi_ddiv+0x45e>
 8000a98:	e08d      	b.n	8000bb6 <__aeabi_ddiv+0x57a>
 8000a9a:	428e      	cmp	r6, r1
 8000a9c:	d200      	bcs.n	8000aa0 <__aeabi_ddiv+0x464>
 8000a9e:	e0a3      	b.n	8000be8 <__aeabi_ddiv+0x5ac>
 8000aa0:	d100      	bne.n	8000aa4 <__aeabi_ddiv+0x468>
 8000aa2:	e0b3      	b.n	8000c0c <__aeabi_ddiv+0x5d0>
 8000aa4:	0005      	movs	r5, r0
 8000aa6:	e6f5      	b.n	8000894 <__aeabi_ddiv+0x258>
 8000aa8:	42aa      	cmp	r2, r5
 8000aaa:	d900      	bls.n	8000aae <__aeabi_ddiv+0x472>
 8000aac:	e639      	b.n	8000722 <__aeabi_ddiv+0xe6>
 8000aae:	4643      	mov	r3, r8
 8000ab0:	07de      	lsls	r6, r3, #31
 8000ab2:	0858      	lsrs	r0, r3, #1
 8000ab4:	086b      	lsrs	r3, r5, #1
 8000ab6:	431e      	orrs	r6, r3
 8000ab8:	07ed      	lsls	r5, r5, #31
 8000aba:	e639      	b.n	8000730 <__aeabi_ddiv+0xf4>
 8000abc:	4648      	mov	r0, r9
 8000abe:	f000 ff17 	bl	80018f0 <__clzsi2>
 8000ac2:	0001      	movs	r1, r0
 8000ac4:	0002      	movs	r2, r0
 8000ac6:	3115      	adds	r1, #21
 8000ac8:	3220      	adds	r2, #32
 8000aca:	291c      	cmp	r1, #28
 8000acc:	dc00      	bgt.n	8000ad0 <__aeabi_ddiv+0x494>
 8000ace:	e72c      	b.n	800092a <__aeabi_ddiv+0x2ee>
 8000ad0:	464b      	mov	r3, r9
 8000ad2:	3808      	subs	r0, #8
 8000ad4:	4083      	lsls	r3, r0
 8000ad6:	2500      	movs	r5, #0
 8000ad8:	4698      	mov	r8, r3
 8000ada:	e732      	b.n	8000942 <__aeabi_ddiv+0x306>
 8000adc:	f000 ff08 	bl	80018f0 <__clzsi2>
 8000ae0:	0003      	movs	r3, r0
 8000ae2:	001a      	movs	r2, r3
 8000ae4:	3215      	adds	r2, #21
 8000ae6:	3020      	adds	r0, #32
 8000ae8:	2a1c      	cmp	r2, #28
 8000aea:	dc00      	bgt.n	8000aee <__aeabi_ddiv+0x4b2>
 8000aec:	e700      	b.n	80008f0 <__aeabi_ddiv+0x2b4>
 8000aee:	4654      	mov	r4, sl
 8000af0:	3b08      	subs	r3, #8
 8000af2:	2200      	movs	r2, #0
 8000af4:	409c      	lsls	r4, r3
 8000af6:	e705      	b.n	8000904 <__aeabi_ddiv+0x2c8>
 8000af8:	1936      	adds	r6, r6, r4
 8000afa:	3b01      	subs	r3, #1
 8000afc:	42b4      	cmp	r4, r6
 8000afe:	d900      	bls.n	8000b02 <__aeabi_ddiv+0x4c6>
 8000b00:	e6a6      	b.n	8000850 <__aeabi_ddiv+0x214>
 8000b02:	42b2      	cmp	r2, r6
 8000b04:	d800      	bhi.n	8000b08 <__aeabi_ddiv+0x4cc>
 8000b06:	e6a3      	b.n	8000850 <__aeabi_ddiv+0x214>
 8000b08:	1e83      	subs	r3, r0, #2
 8000b0a:	1936      	adds	r6, r6, r4
 8000b0c:	e6a0      	b.n	8000850 <__aeabi_ddiv+0x214>
 8000b0e:	1909      	adds	r1, r1, r4
 8000b10:	3d01      	subs	r5, #1
 8000b12:	428c      	cmp	r4, r1
 8000b14:	d900      	bls.n	8000b18 <__aeabi_ddiv+0x4dc>
 8000b16:	e68d      	b.n	8000834 <__aeabi_ddiv+0x1f8>
 8000b18:	428a      	cmp	r2, r1
 8000b1a:	d800      	bhi.n	8000b1e <__aeabi_ddiv+0x4e2>
 8000b1c:	e68a      	b.n	8000834 <__aeabi_ddiv+0x1f8>
 8000b1e:	1e85      	subs	r5, r0, #2
 8000b20:	1909      	adds	r1, r1, r4
 8000b22:	e687      	b.n	8000834 <__aeabi_ddiv+0x1f8>
 8000b24:	230f      	movs	r3, #15
 8000b26:	402b      	ands	r3, r5
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_ddiv+0x4f2>
 8000b2c:	e6bc      	b.n	80008a8 <__aeabi_ddiv+0x26c>
 8000b2e:	2305      	movs	r3, #5
 8000b30:	425b      	negs	r3, r3
 8000b32:	42ab      	cmp	r3, r5
 8000b34:	419b      	sbcs	r3, r3
 8000b36:	3504      	adds	r5, #4
 8000b38:	425b      	negs	r3, r3
 8000b3a:	08ed      	lsrs	r5, r5, #3
 8000b3c:	4498      	add	r8, r3
 8000b3e:	e6b4      	b.n	80008aa <__aeabi_ddiv+0x26e>
 8000b40:	42af      	cmp	r7, r5
 8000b42:	d900      	bls.n	8000b46 <__aeabi_ddiv+0x50a>
 8000b44:	e660      	b.n	8000808 <__aeabi_ddiv+0x1cc>
 8000b46:	4282      	cmp	r2, r0
 8000b48:	d804      	bhi.n	8000b54 <__aeabi_ddiv+0x518>
 8000b4a:	d000      	beq.n	8000b4e <__aeabi_ddiv+0x512>
 8000b4c:	e65c      	b.n	8000808 <__aeabi_ddiv+0x1cc>
 8000b4e:	42ae      	cmp	r6, r5
 8000b50:	d800      	bhi.n	8000b54 <__aeabi_ddiv+0x518>
 8000b52:	e659      	b.n	8000808 <__aeabi_ddiv+0x1cc>
 8000b54:	2302      	movs	r3, #2
 8000b56:	425b      	negs	r3, r3
 8000b58:	469c      	mov	ip, r3
 8000b5a:	9b00      	ldr	r3, [sp, #0]
 8000b5c:	44e0      	add	r8, ip
 8000b5e:	469c      	mov	ip, r3
 8000b60:	4465      	add	r5, ip
 8000b62:	429d      	cmp	r5, r3
 8000b64:	419b      	sbcs	r3, r3
 8000b66:	425b      	negs	r3, r3
 8000b68:	191b      	adds	r3, r3, r4
 8000b6a:	18c0      	adds	r0, r0, r3
 8000b6c:	e64d      	b.n	800080a <__aeabi_ddiv+0x1ce>
 8000b6e:	428a      	cmp	r2, r1
 8000b70:	d800      	bhi.n	8000b74 <__aeabi_ddiv+0x538>
 8000b72:	e60e      	b.n	8000792 <__aeabi_ddiv+0x156>
 8000b74:	1e83      	subs	r3, r0, #2
 8000b76:	1909      	adds	r1, r1, r4
 8000b78:	e60b      	b.n	8000792 <__aeabi_ddiv+0x156>
 8000b7a:	428a      	cmp	r2, r1
 8000b7c:	d800      	bhi.n	8000b80 <__aeabi_ddiv+0x544>
 8000b7e:	e5f4      	b.n	800076a <__aeabi_ddiv+0x12e>
 8000b80:	1e83      	subs	r3, r0, #2
 8000b82:	4698      	mov	r8, r3
 8000b84:	1909      	adds	r1, r1, r4
 8000b86:	e5f0      	b.n	800076a <__aeabi_ddiv+0x12e>
 8000b88:	4925      	ldr	r1, [pc, #148]	; (8000c20 <__aeabi_ddiv+0x5e4>)
 8000b8a:	0028      	movs	r0, r5
 8000b8c:	4459      	add	r1, fp
 8000b8e:	408d      	lsls	r5, r1
 8000b90:	4642      	mov	r2, r8
 8000b92:	408a      	lsls	r2, r1
 8000b94:	1e69      	subs	r1, r5, #1
 8000b96:	418d      	sbcs	r5, r1
 8000b98:	4641      	mov	r1, r8
 8000b9a:	40d8      	lsrs	r0, r3
 8000b9c:	40d9      	lsrs	r1, r3
 8000b9e:	4302      	orrs	r2, r0
 8000ba0:	432a      	orrs	r2, r5
 8000ba2:	000b      	movs	r3, r1
 8000ba4:	0751      	lsls	r1, r2, #29
 8000ba6:	d100      	bne.n	8000baa <__aeabi_ddiv+0x56e>
 8000ba8:	e751      	b.n	8000a4e <__aeabi_ddiv+0x412>
 8000baa:	210f      	movs	r1, #15
 8000bac:	4011      	ands	r1, r2
 8000bae:	2904      	cmp	r1, #4
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_ddiv+0x578>
 8000bb2:	e746      	b.n	8000a42 <__aeabi_ddiv+0x406>
 8000bb4:	e74b      	b.n	8000a4e <__aeabi_ddiv+0x412>
 8000bb6:	0005      	movs	r5, r0
 8000bb8:	428e      	cmp	r6, r1
 8000bba:	d000      	beq.n	8000bbe <__aeabi_ddiv+0x582>
 8000bbc:	e66a      	b.n	8000894 <__aeabi_ddiv+0x258>
 8000bbe:	9a00      	ldr	r2, [sp, #0]
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d000      	beq.n	8000bc6 <__aeabi_ddiv+0x58a>
 8000bc4:	e666      	b.n	8000894 <__aeabi_ddiv+0x258>
 8000bc6:	e667      	b.n	8000898 <__aeabi_ddiv+0x25c>
 8000bc8:	4a16      	ldr	r2, [pc, #88]	; (8000c24 <__aeabi_ddiv+0x5e8>)
 8000bca:	445a      	add	r2, fp
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	dc00      	bgt.n	8000bd2 <__aeabi_ddiv+0x596>
 8000bd0:	e710      	b.n	80009f4 <__aeabi_ddiv+0x3b8>
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	2500      	movs	r5, #0
 8000bd6:	4498      	add	r8, r3
 8000bd8:	e667      	b.n	80008aa <__aeabi_ddiv+0x26e>
 8000bda:	075d      	lsls	r5, r3, #29
 8000bdc:	025b      	lsls	r3, r3, #9
 8000bde:	0b1c      	lsrs	r4, r3, #12
 8000be0:	08d2      	lsrs	r2, r2, #3
 8000be2:	2300      	movs	r3, #0
 8000be4:	4315      	orrs	r5, r2
 8000be6:	e580      	b.n	80006ea <__aeabi_ddiv+0xae>
 8000be8:	9800      	ldr	r0, [sp, #0]
 8000bea:	3d02      	subs	r5, #2
 8000bec:	0042      	lsls	r2, r0, #1
 8000bee:	4282      	cmp	r2, r0
 8000bf0:	41bf      	sbcs	r7, r7
 8000bf2:	427f      	negs	r7, r7
 8000bf4:	193c      	adds	r4, r7, r4
 8000bf6:	1936      	adds	r6, r6, r4
 8000bf8:	9200      	str	r2, [sp, #0]
 8000bfa:	e7dd      	b.n	8000bb8 <__aeabi_ddiv+0x57c>
 8000bfc:	2480      	movs	r4, #128	; 0x80
 8000bfe:	4643      	mov	r3, r8
 8000c00:	0324      	lsls	r4, r4, #12
 8000c02:	431c      	orrs	r4, r3
 8000c04:	0324      	lsls	r4, r4, #12
 8000c06:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <__aeabi_ddiv+0x5dc>)
 8000c08:	0b24      	lsrs	r4, r4, #12
 8000c0a:	e56e      	b.n	80006ea <__aeabi_ddiv+0xae>
 8000c0c:	9a00      	ldr	r2, [sp, #0]
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	d3ea      	bcc.n	8000be8 <__aeabi_ddiv+0x5ac>
 8000c12:	0005      	movs	r5, r0
 8000c14:	e7d3      	b.n	8000bbe <__aeabi_ddiv+0x582>
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	000007ff 	.word	0x000007ff
 8000c1c:	0000043e 	.word	0x0000043e
 8000c20:	0000041e 	.word	0x0000041e
 8000c24:	000003ff 	.word	0x000003ff

08000c28 <__aeabi_dmul>:
 8000c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c2a:	4657      	mov	r7, sl
 8000c2c:	464e      	mov	r6, r9
 8000c2e:	4645      	mov	r5, r8
 8000c30:	46de      	mov	lr, fp
 8000c32:	b5e0      	push	{r5, r6, r7, lr}
 8000c34:	4698      	mov	r8, r3
 8000c36:	030c      	lsls	r4, r1, #12
 8000c38:	004b      	lsls	r3, r1, #1
 8000c3a:	0006      	movs	r6, r0
 8000c3c:	4692      	mov	sl, r2
 8000c3e:	b087      	sub	sp, #28
 8000c40:	0b24      	lsrs	r4, r4, #12
 8000c42:	0d5b      	lsrs	r3, r3, #21
 8000c44:	0fcf      	lsrs	r7, r1, #31
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d100      	bne.n	8000c4c <__aeabi_dmul+0x24>
 8000c4a:	e15c      	b.n	8000f06 <__aeabi_dmul+0x2de>
 8000c4c:	4ad9      	ldr	r2, [pc, #868]	; (8000fb4 <__aeabi_dmul+0x38c>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d100      	bne.n	8000c54 <__aeabi_dmul+0x2c>
 8000c52:	e175      	b.n	8000f40 <__aeabi_dmul+0x318>
 8000c54:	0f42      	lsrs	r2, r0, #29
 8000c56:	00e4      	lsls	r4, r4, #3
 8000c58:	4314      	orrs	r4, r2
 8000c5a:	2280      	movs	r2, #128	; 0x80
 8000c5c:	0412      	lsls	r2, r2, #16
 8000c5e:	4314      	orrs	r4, r2
 8000c60:	4ad5      	ldr	r2, [pc, #852]	; (8000fb8 <__aeabi_dmul+0x390>)
 8000c62:	00c5      	lsls	r5, r0, #3
 8000c64:	4694      	mov	ip, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	9300      	str	r3, [sp, #0]
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	4699      	mov	r9, r3
 8000c6e:	469b      	mov	fp, r3
 8000c70:	4643      	mov	r3, r8
 8000c72:	4642      	mov	r2, r8
 8000c74:	031e      	lsls	r6, r3, #12
 8000c76:	0fd2      	lsrs	r2, r2, #31
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	4650      	mov	r0, sl
 8000c7c:	4690      	mov	r8, r2
 8000c7e:	0b36      	lsrs	r6, r6, #12
 8000c80:	0d5b      	lsrs	r3, r3, #21
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dmul+0x5e>
 8000c84:	e120      	b.n	8000ec8 <__aeabi_dmul+0x2a0>
 8000c86:	4acb      	ldr	r2, [pc, #812]	; (8000fb4 <__aeabi_dmul+0x38c>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d100      	bne.n	8000c8e <__aeabi_dmul+0x66>
 8000c8c:	e162      	b.n	8000f54 <__aeabi_dmul+0x32c>
 8000c8e:	49ca      	ldr	r1, [pc, #808]	; (8000fb8 <__aeabi_dmul+0x390>)
 8000c90:	0f42      	lsrs	r2, r0, #29
 8000c92:	468c      	mov	ip, r1
 8000c94:	9900      	ldr	r1, [sp, #0]
 8000c96:	4463      	add	r3, ip
 8000c98:	00f6      	lsls	r6, r6, #3
 8000c9a:	468c      	mov	ip, r1
 8000c9c:	4316      	orrs	r6, r2
 8000c9e:	2280      	movs	r2, #128	; 0x80
 8000ca0:	449c      	add	ip, r3
 8000ca2:	0412      	lsls	r2, r2, #16
 8000ca4:	4663      	mov	r3, ip
 8000ca6:	4316      	orrs	r6, r2
 8000ca8:	00c2      	lsls	r2, r0, #3
 8000caa:	2000      	movs	r0, #0
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	9900      	ldr	r1, [sp, #0]
 8000cb0:	4643      	mov	r3, r8
 8000cb2:	3101      	adds	r1, #1
 8000cb4:	468c      	mov	ip, r1
 8000cb6:	4649      	mov	r1, r9
 8000cb8:	407b      	eors	r3, r7
 8000cba:	9301      	str	r3, [sp, #4]
 8000cbc:	290f      	cmp	r1, #15
 8000cbe:	d826      	bhi.n	8000d0e <__aeabi_dmul+0xe6>
 8000cc0:	4bbe      	ldr	r3, [pc, #760]	; (8000fbc <__aeabi_dmul+0x394>)
 8000cc2:	0089      	lsls	r1, r1, #2
 8000cc4:	5859      	ldr	r1, [r3, r1]
 8000cc6:	468f      	mov	pc, r1
 8000cc8:	4643      	mov	r3, r8
 8000cca:	9301      	str	r3, [sp, #4]
 8000ccc:	0034      	movs	r4, r6
 8000cce:	0015      	movs	r5, r2
 8000cd0:	4683      	mov	fp, r0
 8000cd2:	465b      	mov	r3, fp
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d016      	beq.n	8000d06 <__aeabi_dmul+0xde>
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	d100      	bne.n	8000cde <__aeabi_dmul+0xb6>
 8000cdc:	e203      	b.n	80010e6 <__aeabi_dmul+0x4be>
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d000      	beq.n	8000ce4 <__aeabi_dmul+0xbc>
 8000ce2:	e0cd      	b.n	8000e80 <__aeabi_dmul+0x258>
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2400      	movs	r4, #0
 8000ce8:	2500      	movs	r5, #0
 8000cea:	9b01      	ldr	r3, [sp, #4]
 8000cec:	0512      	lsls	r2, r2, #20
 8000cee:	4322      	orrs	r2, r4
 8000cf0:	07db      	lsls	r3, r3, #31
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	0028      	movs	r0, r5
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	b007      	add	sp, #28
 8000cfa:	bcf0      	pop	{r4, r5, r6, r7}
 8000cfc:	46bb      	mov	fp, r7
 8000cfe:	46b2      	mov	sl, r6
 8000d00:	46a9      	mov	r9, r5
 8000d02:	46a0      	mov	r8, r4
 8000d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d06:	2400      	movs	r4, #0
 8000d08:	2500      	movs	r5, #0
 8000d0a:	4aaa      	ldr	r2, [pc, #680]	; (8000fb4 <__aeabi_dmul+0x38c>)
 8000d0c:	e7ed      	b.n	8000cea <__aeabi_dmul+0xc2>
 8000d0e:	0c28      	lsrs	r0, r5, #16
 8000d10:	042d      	lsls	r5, r5, #16
 8000d12:	0c2d      	lsrs	r5, r5, #16
 8000d14:	002b      	movs	r3, r5
 8000d16:	0c11      	lsrs	r1, r2, #16
 8000d18:	0412      	lsls	r2, r2, #16
 8000d1a:	0c12      	lsrs	r2, r2, #16
 8000d1c:	4353      	muls	r3, r2
 8000d1e:	4698      	mov	r8, r3
 8000d20:	0013      	movs	r3, r2
 8000d22:	002f      	movs	r7, r5
 8000d24:	4343      	muls	r3, r0
 8000d26:	4699      	mov	r9, r3
 8000d28:	434f      	muls	r7, r1
 8000d2a:	444f      	add	r7, r9
 8000d2c:	46bb      	mov	fp, r7
 8000d2e:	4647      	mov	r7, r8
 8000d30:	000b      	movs	r3, r1
 8000d32:	0c3f      	lsrs	r7, r7, #16
 8000d34:	46ba      	mov	sl, r7
 8000d36:	4343      	muls	r3, r0
 8000d38:	44da      	add	sl, fp
 8000d3a:	9302      	str	r3, [sp, #8]
 8000d3c:	45d1      	cmp	r9, sl
 8000d3e:	d904      	bls.n	8000d4a <__aeabi_dmul+0x122>
 8000d40:	2780      	movs	r7, #128	; 0x80
 8000d42:	027f      	lsls	r7, r7, #9
 8000d44:	46b9      	mov	r9, r7
 8000d46:	444b      	add	r3, r9
 8000d48:	9302      	str	r3, [sp, #8]
 8000d4a:	4653      	mov	r3, sl
 8000d4c:	0c1b      	lsrs	r3, r3, #16
 8000d4e:	469b      	mov	fp, r3
 8000d50:	4653      	mov	r3, sl
 8000d52:	041f      	lsls	r7, r3, #16
 8000d54:	4643      	mov	r3, r8
 8000d56:	041b      	lsls	r3, r3, #16
 8000d58:	0c1b      	lsrs	r3, r3, #16
 8000d5a:	4698      	mov	r8, r3
 8000d5c:	003b      	movs	r3, r7
 8000d5e:	4443      	add	r3, r8
 8000d60:	9304      	str	r3, [sp, #16]
 8000d62:	0c33      	lsrs	r3, r6, #16
 8000d64:	0436      	lsls	r6, r6, #16
 8000d66:	0c36      	lsrs	r6, r6, #16
 8000d68:	4698      	mov	r8, r3
 8000d6a:	0033      	movs	r3, r6
 8000d6c:	4343      	muls	r3, r0
 8000d6e:	4699      	mov	r9, r3
 8000d70:	4643      	mov	r3, r8
 8000d72:	4343      	muls	r3, r0
 8000d74:	002f      	movs	r7, r5
 8000d76:	469a      	mov	sl, r3
 8000d78:	4643      	mov	r3, r8
 8000d7a:	4377      	muls	r7, r6
 8000d7c:	435d      	muls	r5, r3
 8000d7e:	0c38      	lsrs	r0, r7, #16
 8000d80:	444d      	add	r5, r9
 8000d82:	1945      	adds	r5, r0, r5
 8000d84:	45a9      	cmp	r9, r5
 8000d86:	d903      	bls.n	8000d90 <__aeabi_dmul+0x168>
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	025b      	lsls	r3, r3, #9
 8000d8c:	4699      	mov	r9, r3
 8000d8e:	44ca      	add	sl, r9
 8000d90:	043f      	lsls	r7, r7, #16
 8000d92:	0c28      	lsrs	r0, r5, #16
 8000d94:	0c3f      	lsrs	r7, r7, #16
 8000d96:	042d      	lsls	r5, r5, #16
 8000d98:	19ed      	adds	r5, r5, r7
 8000d9a:	0c27      	lsrs	r7, r4, #16
 8000d9c:	0424      	lsls	r4, r4, #16
 8000d9e:	0c24      	lsrs	r4, r4, #16
 8000da0:	0003      	movs	r3, r0
 8000da2:	0020      	movs	r0, r4
 8000da4:	4350      	muls	r0, r2
 8000da6:	437a      	muls	r2, r7
 8000da8:	4691      	mov	r9, r2
 8000daa:	003a      	movs	r2, r7
 8000dac:	4453      	add	r3, sl
 8000dae:	9305      	str	r3, [sp, #20]
 8000db0:	0c03      	lsrs	r3, r0, #16
 8000db2:	469a      	mov	sl, r3
 8000db4:	434a      	muls	r2, r1
 8000db6:	4361      	muls	r1, r4
 8000db8:	4449      	add	r1, r9
 8000dba:	4451      	add	r1, sl
 8000dbc:	44ab      	add	fp, r5
 8000dbe:	4589      	cmp	r9, r1
 8000dc0:	d903      	bls.n	8000dca <__aeabi_dmul+0x1a2>
 8000dc2:	2380      	movs	r3, #128	; 0x80
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	4699      	mov	r9, r3
 8000dc8:	444a      	add	r2, r9
 8000dca:	0400      	lsls	r0, r0, #16
 8000dcc:	0c0b      	lsrs	r3, r1, #16
 8000dce:	0c00      	lsrs	r0, r0, #16
 8000dd0:	0409      	lsls	r1, r1, #16
 8000dd2:	1809      	adds	r1, r1, r0
 8000dd4:	0020      	movs	r0, r4
 8000dd6:	4699      	mov	r9, r3
 8000dd8:	4643      	mov	r3, r8
 8000dda:	4370      	muls	r0, r6
 8000ddc:	435c      	muls	r4, r3
 8000dde:	437e      	muls	r6, r7
 8000de0:	435f      	muls	r7, r3
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	4698      	mov	r8, r3
 8000de6:	19a4      	adds	r4, r4, r6
 8000de8:	4444      	add	r4, r8
 8000dea:	444a      	add	r2, r9
 8000dec:	9703      	str	r7, [sp, #12]
 8000dee:	42a6      	cmp	r6, r4
 8000df0:	d904      	bls.n	8000dfc <__aeabi_dmul+0x1d4>
 8000df2:	2380      	movs	r3, #128	; 0x80
 8000df4:	025b      	lsls	r3, r3, #9
 8000df6:	4698      	mov	r8, r3
 8000df8:	4447      	add	r7, r8
 8000dfa:	9703      	str	r7, [sp, #12]
 8000dfc:	0423      	lsls	r3, r4, #16
 8000dfe:	9e02      	ldr	r6, [sp, #8]
 8000e00:	469a      	mov	sl, r3
 8000e02:	9b05      	ldr	r3, [sp, #20]
 8000e04:	445e      	add	r6, fp
 8000e06:	4698      	mov	r8, r3
 8000e08:	42ae      	cmp	r6, r5
 8000e0a:	41ad      	sbcs	r5, r5
 8000e0c:	1876      	adds	r6, r6, r1
 8000e0e:	428e      	cmp	r6, r1
 8000e10:	4189      	sbcs	r1, r1
 8000e12:	0400      	lsls	r0, r0, #16
 8000e14:	0c00      	lsrs	r0, r0, #16
 8000e16:	4450      	add	r0, sl
 8000e18:	4440      	add	r0, r8
 8000e1a:	426d      	negs	r5, r5
 8000e1c:	1947      	adds	r7, r0, r5
 8000e1e:	46b8      	mov	r8, r7
 8000e20:	4693      	mov	fp, r2
 8000e22:	4249      	negs	r1, r1
 8000e24:	4689      	mov	r9, r1
 8000e26:	44c3      	add	fp, r8
 8000e28:	44d9      	add	r9, fp
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	4180      	sbcs	r0, r0
 8000e2e:	45a8      	cmp	r8, r5
 8000e30:	41ad      	sbcs	r5, r5
 8000e32:	4593      	cmp	fp, r2
 8000e34:	4192      	sbcs	r2, r2
 8000e36:	4589      	cmp	r9, r1
 8000e38:	4189      	sbcs	r1, r1
 8000e3a:	426d      	negs	r5, r5
 8000e3c:	4240      	negs	r0, r0
 8000e3e:	4328      	orrs	r0, r5
 8000e40:	0c24      	lsrs	r4, r4, #16
 8000e42:	4252      	negs	r2, r2
 8000e44:	4249      	negs	r1, r1
 8000e46:	430a      	orrs	r2, r1
 8000e48:	9b03      	ldr	r3, [sp, #12]
 8000e4a:	1900      	adds	r0, r0, r4
 8000e4c:	1880      	adds	r0, r0, r2
 8000e4e:	18c7      	adds	r7, r0, r3
 8000e50:	464b      	mov	r3, r9
 8000e52:	0ddc      	lsrs	r4, r3, #23
 8000e54:	9b04      	ldr	r3, [sp, #16]
 8000e56:	0275      	lsls	r5, r6, #9
 8000e58:	431d      	orrs	r5, r3
 8000e5a:	1e6a      	subs	r2, r5, #1
 8000e5c:	4195      	sbcs	r5, r2
 8000e5e:	464b      	mov	r3, r9
 8000e60:	0df6      	lsrs	r6, r6, #23
 8000e62:	027f      	lsls	r7, r7, #9
 8000e64:	4335      	orrs	r5, r6
 8000e66:	025a      	lsls	r2, r3, #9
 8000e68:	433c      	orrs	r4, r7
 8000e6a:	4315      	orrs	r5, r2
 8000e6c:	01fb      	lsls	r3, r7, #7
 8000e6e:	d400      	bmi.n	8000e72 <__aeabi_dmul+0x24a>
 8000e70:	e11c      	b.n	80010ac <__aeabi_dmul+0x484>
 8000e72:	2101      	movs	r1, #1
 8000e74:	086a      	lsrs	r2, r5, #1
 8000e76:	400d      	ands	r5, r1
 8000e78:	4315      	orrs	r5, r2
 8000e7a:	07e2      	lsls	r2, r4, #31
 8000e7c:	4315      	orrs	r5, r2
 8000e7e:	0864      	lsrs	r4, r4, #1
 8000e80:	494f      	ldr	r1, [pc, #316]	; (8000fc0 <__aeabi_dmul+0x398>)
 8000e82:	4461      	add	r1, ip
 8000e84:	2900      	cmp	r1, #0
 8000e86:	dc00      	bgt.n	8000e8a <__aeabi_dmul+0x262>
 8000e88:	e0b0      	b.n	8000fec <__aeabi_dmul+0x3c4>
 8000e8a:	076b      	lsls	r3, r5, #29
 8000e8c:	d009      	beq.n	8000ea2 <__aeabi_dmul+0x27a>
 8000e8e:	220f      	movs	r2, #15
 8000e90:	402a      	ands	r2, r5
 8000e92:	2a04      	cmp	r2, #4
 8000e94:	d005      	beq.n	8000ea2 <__aeabi_dmul+0x27a>
 8000e96:	1d2a      	adds	r2, r5, #4
 8000e98:	42aa      	cmp	r2, r5
 8000e9a:	41ad      	sbcs	r5, r5
 8000e9c:	426d      	negs	r5, r5
 8000e9e:	1964      	adds	r4, r4, r5
 8000ea0:	0015      	movs	r5, r2
 8000ea2:	01e3      	lsls	r3, r4, #7
 8000ea4:	d504      	bpl.n	8000eb0 <__aeabi_dmul+0x288>
 8000ea6:	2180      	movs	r1, #128	; 0x80
 8000ea8:	4a46      	ldr	r2, [pc, #280]	; (8000fc4 <__aeabi_dmul+0x39c>)
 8000eaa:	00c9      	lsls	r1, r1, #3
 8000eac:	4014      	ands	r4, r2
 8000eae:	4461      	add	r1, ip
 8000eb0:	4a45      	ldr	r2, [pc, #276]	; (8000fc8 <__aeabi_dmul+0x3a0>)
 8000eb2:	4291      	cmp	r1, r2
 8000eb4:	dd00      	ble.n	8000eb8 <__aeabi_dmul+0x290>
 8000eb6:	e726      	b.n	8000d06 <__aeabi_dmul+0xde>
 8000eb8:	0762      	lsls	r2, r4, #29
 8000eba:	08ed      	lsrs	r5, r5, #3
 8000ebc:	0264      	lsls	r4, r4, #9
 8000ebe:	0549      	lsls	r1, r1, #21
 8000ec0:	4315      	orrs	r5, r2
 8000ec2:	0b24      	lsrs	r4, r4, #12
 8000ec4:	0d4a      	lsrs	r2, r1, #21
 8000ec6:	e710      	b.n	8000cea <__aeabi_dmul+0xc2>
 8000ec8:	4652      	mov	r2, sl
 8000eca:	4332      	orrs	r2, r6
 8000ecc:	d100      	bne.n	8000ed0 <__aeabi_dmul+0x2a8>
 8000ece:	e07f      	b.n	8000fd0 <__aeabi_dmul+0x3a8>
 8000ed0:	2e00      	cmp	r6, #0
 8000ed2:	d100      	bne.n	8000ed6 <__aeabi_dmul+0x2ae>
 8000ed4:	e0dc      	b.n	8001090 <__aeabi_dmul+0x468>
 8000ed6:	0030      	movs	r0, r6
 8000ed8:	f000 fd0a 	bl	80018f0 <__clzsi2>
 8000edc:	0002      	movs	r2, r0
 8000ede:	3a0b      	subs	r2, #11
 8000ee0:	231d      	movs	r3, #29
 8000ee2:	0001      	movs	r1, r0
 8000ee4:	1a9b      	subs	r3, r3, r2
 8000ee6:	4652      	mov	r2, sl
 8000ee8:	3908      	subs	r1, #8
 8000eea:	40da      	lsrs	r2, r3
 8000eec:	408e      	lsls	r6, r1
 8000eee:	4316      	orrs	r6, r2
 8000ef0:	4652      	mov	r2, sl
 8000ef2:	408a      	lsls	r2, r1
 8000ef4:	9b00      	ldr	r3, [sp, #0]
 8000ef6:	4935      	ldr	r1, [pc, #212]	; (8000fcc <__aeabi_dmul+0x3a4>)
 8000ef8:	1a18      	subs	r0, r3, r0
 8000efa:	0003      	movs	r3, r0
 8000efc:	468c      	mov	ip, r1
 8000efe:	4463      	add	r3, ip
 8000f00:	2000      	movs	r0, #0
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	e6d3      	b.n	8000cae <__aeabi_dmul+0x86>
 8000f06:	0025      	movs	r5, r4
 8000f08:	4305      	orrs	r5, r0
 8000f0a:	d04a      	beq.n	8000fa2 <__aeabi_dmul+0x37a>
 8000f0c:	2c00      	cmp	r4, #0
 8000f0e:	d100      	bne.n	8000f12 <__aeabi_dmul+0x2ea>
 8000f10:	e0b0      	b.n	8001074 <__aeabi_dmul+0x44c>
 8000f12:	0020      	movs	r0, r4
 8000f14:	f000 fcec 	bl	80018f0 <__clzsi2>
 8000f18:	0001      	movs	r1, r0
 8000f1a:	0002      	movs	r2, r0
 8000f1c:	390b      	subs	r1, #11
 8000f1e:	231d      	movs	r3, #29
 8000f20:	0010      	movs	r0, r2
 8000f22:	1a5b      	subs	r3, r3, r1
 8000f24:	0031      	movs	r1, r6
 8000f26:	0035      	movs	r5, r6
 8000f28:	3808      	subs	r0, #8
 8000f2a:	4084      	lsls	r4, r0
 8000f2c:	40d9      	lsrs	r1, r3
 8000f2e:	4085      	lsls	r5, r0
 8000f30:	430c      	orrs	r4, r1
 8000f32:	4826      	ldr	r0, [pc, #152]	; (8000fcc <__aeabi_dmul+0x3a4>)
 8000f34:	1a83      	subs	r3, r0, r2
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	2300      	movs	r3, #0
 8000f3a:	4699      	mov	r9, r3
 8000f3c:	469b      	mov	fp, r3
 8000f3e:	e697      	b.n	8000c70 <__aeabi_dmul+0x48>
 8000f40:	0005      	movs	r5, r0
 8000f42:	4325      	orrs	r5, r4
 8000f44:	d126      	bne.n	8000f94 <__aeabi_dmul+0x36c>
 8000f46:	2208      	movs	r2, #8
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	2400      	movs	r4, #0
 8000f4e:	4691      	mov	r9, r2
 8000f50:	469b      	mov	fp, r3
 8000f52:	e68d      	b.n	8000c70 <__aeabi_dmul+0x48>
 8000f54:	4652      	mov	r2, sl
 8000f56:	9b00      	ldr	r3, [sp, #0]
 8000f58:	4332      	orrs	r2, r6
 8000f5a:	d110      	bne.n	8000f7e <__aeabi_dmul+0x356>
 8000f5c:	4915      	ldr	r1, [pc, #84]	; (8000fb4 <__aeabi_dmul+0x38c>)
 8000f5e:	2600      	movs	r6, #0
 8000f60:	468c      	mov	ip, r1
 8000f62:	4463      	add	r3, ip
 8000f64:	4649      	mov	r1, r9
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	2302      	movs	r3, #2
 8000f6a:	4319      	orrs	r1, r3
 8000f6c:	4689      	mov	r9, r1
 8000f6e:	2002      	movs	r0, #2
 8000f70:	e69d      	b.n	8000cae <__aeabi_dmul+0x86>
 8000f72:	465b      	mov	r3, fp
 8000f74:	9701      	str	r7, [sp, #4]
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d000      	beq.n	8000f7c <__aeabi_dmul+0x354>
 8000f7a:	e6ad      	b.n	8000cd8 <__aeabi_dmul+0xb0>
 8000f7c:	e6c3      	b.n	8000d06 <__aeabi_dmul+0xde>
 8000f7e:	4a0d      	ldr	r2, [pc, #52]	; (8000fb4 <__aeabi_dmul+0x38c>)
 8000f80:	2003      	movs	r0, #3
 8000f82:	4694      	mov	ip, r2
 8000f84:	4463      	add	r3, ip
 8000f86:	464a      	mov	r2, r9
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	4691      	mov	r9, r2
 8000f90:	4652      	mov	r2, sl
 8000f92:	e68c      	b.n	8000cae <__aeabi_dmul+0x86>
 8000f94:	220c      	movs	r2, #12
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	2303      	movs	r3, #3
 8000f9a:	0005      	movs	r5, r0
 8000f9c:	4691      	mov	r9, r2
 8000f9e:	469b      	mov	fp, r3
 8000fa0:	e666      	b.n	8000c70 <__aeabi_dmul+0x48>
 8000fa2:	2304      	movs	r3, #4
 8000fa4:	4699      	mov	r9, r3
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	3301      	adds	r3, #1
 8000fac:	2400      	movs	r4, #0
 8000fae:	469b      	mov	fp, r3
 8000fb0:	e65e      	b.n	8000c70 <__aeabi_dmul+0x48>
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	000007ff 	.word	0x000007ff
 8000fb8:	fffffc01 	.word	0xfffffc01
 8000fbc:	08005f00 	.word	0x08005f00
 8000fc0:	000003ff 	.word	0x000003ff
 8000fc4:	feffffff 	.word	0xfeffffff
 8000fc8:	000007fe 	.word	0x000007fe
 8000fcc:	fffffc0d 	.word	0xfffffc0d
 8000fd0:	4649      	mov	r1, r9
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	4319      	orrs	r1, r3
 8000fd6:	4689      	mov	r9, r1
 8000fd8:	2600      	movs	r6, #0
 8000fda:	2001      	movs	r0, #1
 8000fdc:	e667      	b.n	8000cae <__aeabi_dmul+0x86>
 8000fde:	2300      	movs	r3, #0
 8000fe0:	2480      	movs	r4, #128	; 0x80
 8000fe2:	2500      	movs	r5, #0
 8000fe4:	4a43      	ldr	r2, [pc, #268]	; (80010f4 <__aeabi_dmul+0x4cc>)
 8000fe6:	9301      	str	r3, [sp, #4]
 8000fe8:	0324      	lsls	r4, r4, #12
 8000fea:	e67e      	b.n	8000cea <__aeabi_dmul+0xc2>
 8000fec:	2001      	movs	r0, #1
 8000fee:	1a40      	subs	r0, r0, r1
 8000ff0:	2838      	cmp	r0, #56	; 0x38
 8000ff2:	dd00      	ble.n	8000ff6 <__aeabi_dmul+0x3ce>
 8000ff4:	e676      	b.n	8000ce4 <__aeabi_dmul+0xbc>
 8000ff6:	281f      	cmp	r0, #31
 8000ff8:	dd5b      	ble.n	80010b2 <__aeabi_dmul+0x48a>
 8000ffa:	221f      	movs	r2, #31
 8000ffc:	0023      	movs	r3, r4
 8000ffe:	4252      	negs	r2, r2
 8001000:	1a51      	subs	r1, r2, r1
 8001002:	40cb      	lsrs	r3, r1
 8001004:	0019      	movs	r1, r3
 8001006:	2820      	cmp	r0, #32
 8001008:	d003      	beq.n	8001012 <__aeabi_dmul+0x3ea>
 800100a:	4a3b      	ldr	r2, [pc, #236]	; (80010f8 <__aeabi_dmul+0x4d0>)
 800100c:	4462      	add	r2, ip
 800100e:	4094      	lsls	r4, r2
 8001010:	4325      	orrs	r5, r4
 8001012:	1e6a      	subs	r2, r5, #1
 8001014:	4195      	sbcs	r5, r2
 8001016:	002a      	movs	r2, r5
 8001018:	430a      	orrs	r2, r1
 800101a:	2107      	movs	r1, #7
 800101c:	000d      	movs	r5, r1
 800101e:	2400      	movs	r4, #0
 8001020:	4015      	ands	r5, r2
 8001022:	4211      	tst	r1, r2
 8001024:	d05b      	beq.n	80010de <__aeabi_dmul+0x4b6>
 8001026:	210f      	movs	r1, #15
 8001028:	2400      	movs	r4, #0
 800102a:	4011      	ands	r1, r2
 800102c:	2904      	cmp	r1, #4
 800102e:	d053      	beq.n	80010d8 <__aeabi_dmul+0x4b0>
 8001030:	1d11      	adds	r1, r2, #4
 8001032:	4291      	cmp	r1, r2
 8001034:	4192      	sbcs	r2, r2
 8001036:	4252      	negs	r2, r2
 8001038:	18a4      	adds	r4, r4, r2
 800103a:	000a      	movs	r2, r1
 800103c:	0223      	lsls	r3, r4, #8
 800103e:	d54b      	bpl.n	80010d8 <__aeabi_dmul+0x4b0>
 8001040:	2201      	movs	r2, #1
 8001042:	2400      	movs	r4, #0
 8001044:	2500      	movs	r5, #0
 8001046:	e650      	b.n	8000cea <__aeabi_dmul+0xc2>
 8001048:	2380      	movs	r3, #128	; 0x80
 800104a:	031b      	lsls	r3, r3, #12
 800104c:	421c      	tst	r4, r3
 800104e:	d009      	beq.n	8001064 <__aeabi_dmul+0x43c>
 8001050:	421e      	tst	r6, r3
 8001052:	d107      	bne.n	8001064 <__aeabi_dmul+0x43c>
 8001054:	4333      	orrs	r3, r6
 8001056:	031c      	lsls	r4, r3, #12
 8001058:	4643      	mov	r3, r8
 800105a:	0015      	movs	r5, r2
 800105c:	0b24      	lsrs	r4, r4, #12
 800105e:	4a25      	ldr	r2, [pc, #148]	; (80010f4 <__aeabi_dmul+0x4cc>)
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	e642      	b.n	8000cea <__aeabi_dmul+0xc2>
 8001064:	2280      	movs	r2, #128	; 0x80
 8001066:	0312      	lsls	r2, r2, #12
 8001068:	4314      	orrs	r4, r2
 800106a:	0324      	lsls	r4, r4, #12
 800106c:	4a21      	ldr	r2, [pc, #132]	; (80010f4 <__aeabi_dmul+0x4cc>)
 800106e:	0b24      	lsrs	r4, r4, #12
 8001070:	9701      	str	r7, [sp, #4]
 8001072:	e63a      	b.n	8000cea <__aeabi_dmul+0xc2>
 8001074:	f000 fc3c 	bl	80018f0 <__clzsi2>
 8001078:	0001      	movs	r1, r0
 800107a:	0002      	movs	r2, r0
 800107c:	3115      	adds	r1, #21
 800107e:	3220      	adds	r2, #32
 8001080:	291c      	cmp	r1, #28
 8001082:	dc00      	bgt.n	8001086 <__aeabi_dmul+0x45e>
 8001084:	e74b      	b.n	8000f1e <__aeabi_dmul+0x2f6>
 8001086:	0034      	movs	r4, r6
 8001088:	3808      	subs	r0, #8
 800108a:	2500      	movs	r5, #0
 800108c:	4084      	lsls	r4, r0
 800108e:	e750      	b.n	8000f32 <__aeabi_dmul+0x30a>
 8001090:	f000 fc2e 	bl	80018f0 <__clzsi2>
 8001094:	0003      	movs	r3, r0
 8001096:	001a      	movs	r2, r3
 8001098:	3215      	adds	r2, #21
 800109a:	3020      	adds	r0, #32
 800109c:	2a1c      	cmp	r2, #28
 800109e:	dc00      	bgt.n	80010a2 <__aeabi_dmul+0x47a>
 80010a0:	e71e      	b.n	8000ee0 <__aeabi_dmul+0x2b8>
 80010a2:	4656      	mov	r6, sl
 80010a4:	3b08      	subs	r3, #8
 80010a6:	2200      	movs	r2, #0
 80010a8:	409e      	lsls	r6, r3
 80010aa:	e723      	b.n	8000ef4 <__aeabi_dmul+0x2cc>
 80010ac:	9b00      	ldr	r3, [sp, #0]
 80010ae:	469c      	mov	ip, r3
 80010b0:	e6e6      	b.n	8000e80 <__aeabi_dmul+0x258>
 80010b2:	4912      	ldr	r1, [pc, #72]	; (80010fc <__aeabi_dmul+0x4d4>)
 80010b4:	0022      	movs	r2, r4
 80010b6:	4461      	add	r1, ip
 80010b8:	002e      	movs	r6, r5
 80010ba:	408d      	lsls	r5, r1
 80010bc:	408a      	lsls	r2, r1
 80010be:	40c6      	lsrs	r6, r0
 80010c0:	1e69      	subs	r1, r5, #1
 80010c2:	418d      	sbcs	r5, r1
 80010c4:	4332      	orrs	r2, r6
 80010c6:	432a      	orrs	r2, r5
 80010c8:	40c4      	lsrs	r4, r0
 80010ca:	0753      	lsls	r3, r2, #29
 80010cc:	d0b6      	beq.n	800103c <__aeabi_dmul+0x414>
 80010ce:	210f      	movs	r1, #15
 80010d0:	4011      	ands	r1, r2
 80010d2:	2904      	cmp	r1, #4
 80010d4:	d1ac      	bne.n	8001030 <__aeabi_dmul+0x408>
 80010d6:	e7b1      	b.n	800103c <__aeabi_dmul+0x414>
 80010d8:	0765      	lsls	r5, r4, #29
 80010da:	0264      	lsls	r4, r4, #9
 80010dc:	0b24      	lsrs	r4, r4, #12
 80010de:	08d2      	lsrs	r2, r2, #3
 80010e0:	4315      	orrs	r5, r2
 80010e2:	2200      	movs	r2, #0
 80010e4:	e601      	b.n	8000cea <__aeabi_dmul+0xc2>
 80010e6:	2280      	movs	r2, #128	; 0x80
 80010e8:	0312      	lsls	r2, r2, #12
 80010ea:	4314      	orrs	r4, r2
 80010ec:	0324      	lsls	r4, r4, #12
 80010ee:	4a01      	ldr	r2, [pc, #4]	; (80010f4 <__aeabi_dmul+0x4cc>)
 80010f0:	0b24      	lsrs	r4, r4, #12
 80010f2:	e5fa      	b.n	8000cea <__aeabi_dmul+0xc2>
 80010f4:	000007ff 	.word	0x000007ff
 80010f8:	0000043e 	.word	0x0000043e
 80010fc:	0000041e 	.word	0x0000041e

08001100 <__aeabi_dsub>:
 8001100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001102:	4657      	mov	r7, sl
 8001104:	464e      	mov	r6, r9
 8001106:	4645      	mov	r5, r8
 8001108:	46de      	mov	lr, fp
 800110a:	b5e0      	push	{r5, r6, r7, lr}
 800110c:	001e      	movs	r6, r3
 800110e:	0017      	movs	r7, r2
 8001110:	004a      	lsls	r2, r1, #1
 8001112:	030b      	lsls	r3, r1, #12
 8001114:	0d52      	lsrs	r2, r2, #21
 8001116:	0a5b      	lsrs	r3, r3, #9
 8001118:	4690      	mov	r8, r2
 800111a:	0f42      	lsrs	r2, r0, #29
 800111c:	431a      	orrs	r2, r3
 800111e:	0fcd      	lsrs	r5, r1, #31
 8001120:	4ccd      	ldr	r4, [pc, #820]	; (8001458 <__aeabi_dsub+0x358>)
 8001122:	0331      	lsls	r1, r6, #12
 8001124:	00c3      	lsls	r3, r0, #3
 8001126:	4694      	mov	ip, r2
 8001128:	0070      	lsls	r0, r6, #1
 800112a:	0f7a      	lsrs	r2, r7, #29
 800112c:	0a49      	lsrs	r1, r1, #9
 800112e:	00ff      	lsls	r7, r7, #3
 8001130:	469a      	mov	sl, r3
 8001132:	46b9      	mov	r9, r7
 8001134:	0d40      	lsrs	r0, r0, #21
 8001136:	0ff6      	lsrs	r6, r6, #31
 8001138:	4311      	orrs	r1, r2
 800113a:	42a0      	cmp	r0, r4
 800113c:	d100      	bne.n	8001140 <__aeabi_dsub+0x40>
 800113e:	e0b1      	b.n	80012a4 <__aeabi_dsub+0x1a4>
 8001140:	2201      	movs	r2, #1
 8001142:	4056      	eors	r6, r2
 8001144:	46b3      	mov	fp, r6
 8001146:	42b5      	cmp	r5, r6
 8001148:	d100      	bne.n	800114c <__aeabi_dsub+0x4c>
 800114a:	e088      	b.n	800125e <__aeabi_dsub+0x15e>
 800114c:	4642      	mov	r2, r8
 800114e:	1a12      	subs	r2, r2, r0
 8001150:	2a00      	cmp	r2, #0
 8001152:	dc00      	bgt.n	8001156 <__aeabi_dsub+0x56>
 8001154:	e0ae      	b.n	80012b4 <__aeabi_dsub+0x1b4>
 8001156:	2800      	cmp	r0, #0
 8001158:	d100      	bne.n	800115c <__aeabi_dsub+0x5c>
 800115a:	e0c1      	b.n	80012e0 <__aeabi_dsub+0x1e0>
 800115c:	48be      	ldr	r0, [pc, #760]	; (8001458 <__aeabi_dsub+0x358>)
 800115e:	4580      	cmp	r8, r0
 8001160:	d100      	bne.n	8001164 <__aeabi_dsub+0x64>
 8001162:	e151      	b.n	8001408 <__aeabi_dsub+0x308>
 8001164:	2080      	movs	r0, #128	; 0x80
 8001166:	0400      	lsls	r0, r0, #16
 8001168:	4301      	orrs	r1, r0
 800116a:	2a38      	cmp	r2, #56	; 0x38
 800116c:	dd00      	ble.n	8001170 <__aeabi_dsub+0x70>
 800116e:	e17b      	b.n	8001468 <__aeabi_dsub+0x368>
 8001170:	2a1f      	cmp	r2, #31
 8001172:	dd00      	ble.n	8001176 <__aeabi_dsub+0x76>
 8001174:	e1ee      	b.n	8001554 <__aeabi_dsub+0x454>
 8001176:	2020      	movs	r0, #32
 8001178:	003e      	movs	r6, r7
 800117a:	1a80      	subs	r0, r0, r2
 800117c:	000c      	movs	r4, r1
 800117e:	40d6      	lsrs	r6, r2
 8001180:	40d1      	lsrs	r1, r2
 8001182:	4087      	lsls	r7, r0
 8001184:	4662      	mov	r2, ip
 8001186:	4084      	lsls	r4, r0
 8001188:	1a52      	subs	r2, r2, r1
 800118a:	1e78      	subs	r0, r7, #1
 800118c:	4187      	sbcs	r7, r0
 800118e:	4694      	mov	ip, r2
 8001190:	4334      	orrs	r4, r6
 8001192:	4327      	orrs	r7, r4
 8001194:	1bdc      	subs	r4, r3, r7
 8001196:	42a3      	cmp	r3, r4
 8001198:	419b      	sbcs	r3, r3
 800119a:	4662      	mov	r2, ip
 800119c:	425b      	negs	r3, r3
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	4699      	mov	r9, r3
 80011a2:	464b      	mov	r3, r9
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	d400      	bmi.n	80011aa <__aeabi_dsub+0xaa>
 80011a8:	e118      	b.n	80013dc <__aeabi_dsub+0x2dc>
 80011aa:	464b      	mov	r3, r9
 80011ac:	0258      	lsls	r0, r3, #9
 80011ae:	0a43      	lsrs	r3, r0, #9
 80011b0:	4699      	mov	r9, r3
 80011b2:	464b      	mov	r3, r9
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d100      	bne.n	80011ba <__aeabi_dsub+0xba>
 80011b8:	e137      	b.n	800142a <__aeabi_dsub+0x32a>
 80011ba:	4648      	mov	r0, r9
 80011bc:	f000 fb98 	bl	80018f0 <__clzsi2>
 80011c0:	0001      	movs	r1, r0
 80011c2:	3908      	subs	r1, #8
 80011c4:	2320      	movs	r3, #32
 80011c6:	0022      	movs	r2, r4
 80011c8:	4648      	mov	r0, r9
 80011ca:	1a5b      	subs	r3, r3, r1
 80011cc:	40da      	lsrs	r2, r3
 80011ce:	4088      	lsls	r0, r1
 80011d0:	408c      	lsls	r4, r1
 80011d2:	4643      	mov	r3, r8
 80011d4:	4310      	orrs	r0, r2
 80011d6:	4588      	cmp	r8, r1
 80011d8:	dd00      	ble.n	80011dc <__aeabi_dsub+0xdc>
 80011da:	e136      	b.n	800144a <__aeabi_dsub+0x34a>
 80011dc:	1ac9      	subs	r1, r1, r3
 80011de:	1c4b      	adds	r3, r1, #1
 80011e0:	2b1f      	cmp	r3, #31
 80011e2:	dd00      	ble.n	80011e6 <__aeabi_dsub+0xe6>
 80011e4:	e0ea      	b.n	80013bc <__aeabi_dsub+0x2bc>
 80011e6:	2220      	movs	r2, #32
 80011e8:	0026      	movs	r6, r4
 80011ea:	1ad2      	subs	r2, r2, r3
 80011ec:	0001      	movs	r1, r0
 80011ee:	4094      	lsls	r4, r2
 80011f0:	40de      	lsrs	r6, r3
 80011f2:	40d8      	lsrs	r0, r3
 80011f4:	2300      	movs	r3, #0
 80011f6:	4091      	lsls	r1, r2
 80011f8:	1e62      	subs	r2, r4, #1
 80011fa:	4194      	sbcs	r4, r2
 80011fc:	4681      	mov	r9, r0
 80011fe:	4698      	mov	r8, r3
 8001200:	4331      	orrs	r1, r6
 8001202:	430c      	orrs	r4, r1
 8001204:	0763      	lsls	r3, r4, #29
 8001206:	d009      	beq.n	800121c <__aeabi_dsub+0x11c>
 8001208:	230f      	movs	r3, #15
 800120a:	4023      	ands	r3, r4
 800120c:	2b04      	cmp	r3, #4
 800120e:	d005      	beq.n	800121c <__aeabi_dsub+0x11c>
 8001210:	1d23      	adds	r3, r4, #4
 8001212:	42a3      	cmp	r3, r4
 8001214:	41a4      	sbcs	r4, r4
 8001216:	4264      	negs	r4, r4
 8001218:	44a1      	add	r9, r4
 800121a:	001c      	movs	r4, r3
 800121c:	464b      	mov	r3, r9
 800121e:	021b      	lsls	r3, r3, #8
 8001220:	d400      	bmi.n	8001224 <__aeabi_dsub+0x124>
 8001222:	e0de      	b.n	80013e2 <__aeabi_dsub+0x2e2>
 8001224:	4641      	mov	r1, r8
 8001226:	4b8c      	ldr	r3, [pc, #560]	; (8001458 <__aeabi_dsub+0x358>)
 8001228:	3101      	adds	r1, #1
 800122a:	4299      	cmp	r1, r3
 800122c:	d100      	bne.n	8001230 <__aeabi_dsub+0x130>
 800122e:	e0e7      	b.n	8001400 <__aeabi_dsub+0x300>
 8001230:	464b      	mov	r3, r9
 8001232:	488a      	ldr	r0, [pc, #552]	; (800145c <__aeabi_dsub+0x35c>)
 8001234:	08e4      	lsrs	r4, r4, #3
 8001236:	4003      	ands	r3, r0
 8001238:	0018      	movs	r0, r3
 800123a:	0549      	lsls	r1, r1, #21
 800123c:	075b      	lsls	r3, r3, #29
 800123e:	0240      	lsls	r0, r0, #9
 8001240:	4323      	orrs	r3, r4
 8001242:	0d4a      	lsrs	r2, r1, #21
 8001244:	0b04      	lsrs	r4, r0, #12
 8001246:	0512      	lsls	r2, r2, #20
 8001248:	07ed      	lsls	r5, r5, #31
 800124a:	4322      	orrs	r2, r4
 800124c:	432a      	orrs	r2, r5
 800124e:	0018      	movs	r0, r3
 8001250:	0011      	movs	r1, r2
 8001252:	bcf0      	pop	{r4, r5, r6, r7}
 8001254:	46bb      	mov	fp, r7
 8001256:	46b2      	mov	sl, r6
 8001258:	46a9      	mov	r9, r5
 800125a:	46a0      	mov	r8, r4
 800125c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800125e:	4642      	mov	r2, r8
 8001260:	1a12      	subs	r2, r2, r0
 8001262:	2a00      	cmp	r2, #0
 8001264:	dd52      	ble.n	800130c <__aeabi_dsub+0x20c>
 8001266:	2800      	cmp	r0, #0
 8001268:	d100      	bne.n	800126c <__aeabi_dsub+0x16c>
 800126a:	e09c      	b.n	80013a6 <__aeabi_dsub+0x2a6>
 800126c:	45a0      	cmp	r8, r4
 800126e:	d100      	bne.n	8001272 <__aeabi_dsub+0x172>
 8001270:	e0ca      	b.n	8001408 <__aeabi_dsub+0x308>
 8001272:	2080      	movs	r0, #128	; 0x80
 8001274:	0400      	lsls	r0, r0, #16
 8001276:	4301      	orrs	r1, r0
 8001278:	2a38      	cmp	r2, #56	; 0x38
 800127a:	dd00      	ble.n	800127e <__aeabi_dsub+0x17e>
 800127c:	e149      	b.n	8001512 <__aeabi_dsub+0x412>
 800127e:	2a1f      	cmp	r2, #31
 8001280:	dc00      	bgt.n	8001284 <__aeabi_dsub+0x184>
 8001282:	e197      	b.n	80015b4 <__aeabi_dsub+0x4b4>
 8001284:	0010      	movs	r0, r2
 8001286:	000e      	movs	r6, r1
 8001288:	3820      	subs	r0, #32
 800128a:	40c6      	lsrs	r6, r0
 800128c:	2a20      	cmp	r2, #32
 800128e:	d004      	beq.n	800129a <__aeabi_dsub+0x19a>
 8001290:	2040      	movs	r0, #64	; 0x40
 8001292:	1a82      	subs	r2, r0, r2
 8001294:	4091      	lsls	r1, r2
 8001296:	430f      	orrs	r7, r1
 8001298:	46b9      	mov	r9, r7
 800129a:	464c      	mov	r4, r9
 800129c:	1e62      	subs	r2, r4, #1
 800129e:	4194      	sbcs	r4, r2
 80012a0:	4334      	orrs	r4, r6
 80012a2:	e13a      	b.n	800151a <__aeabi_dsub+0x41a>
 80012a4:	000a      	movs	r2, r1
 80012a6:	433a      	orrs	r2, r7
 80012a8:	d028      	beq.n	80012fc <__aeabi_dsub+0x1fc>
 80012aa:	46b3      	mov	fp, r6
 80012ac:	42b5      	cmp	r5, r6
 80012ae:	d02b      	beq.n	8001308 <__aeabi_dsub+0x208>
 80012b0:	4a6b      	ldr	r2, [pc, #428]	; (8001460 <__aeabi_dsub+0x360>)
 80012b2:	4442      	add	r2, r8
 80012b4:	2a00      	cmp	r2, #0
 80012b6:	d05d      	beq.n	8001374 <__aeabi_dsub+0x274>
 80012b8:	4642      	mov	r2, r8
 80012ba:	4644      	mov	r4, r8
 80012bc:	1a82      	subs	r2, r0, r2
 80012be:	2c00      	cmp	r4, #0
 80012c0:	d000      	beq.n	80012c4 <__aeabi_dsub+0x1c4>
 80012c2:	e0f5      	b.n	80014b0 <__aeabi_dsub+0x3b0>
 80012c4:	4665      	mov	r5, ip
 80012c6:	431d      	orrs	r5, r3
 80012c8:	d100      	bne.n	80012cc <__aeabi_dsub+0x1cc>
 80012ca:	e19c      	b.n	8001606 <__aeabi_dsub+0x506>
 80012cc:	1e55      	subs	r5, r2, #1
 80012ce:	2a01      	cmp	r2, #1
 80012d0:	d100      	bne.n	80012d4 <__aeabi_dsub+0x1d4>
 80012d2:	e1fb      	b.n	80016cc <__aeabi_dsub+0x5cc>
 80012d4:	4c60      	ldr	r4, [pc, #384]	; (8001458 <__aeabi_dsub+0x358>)
 80012d6:	42a2      	cmp	r2, r4
 80012d8:	d100      	bne.n	80012dc <__aeabi_dsub+0x1dc>
 80012da:	e1bd      	b.n	8001658 <__aeabi_dsub+0x558>
 80012dc:	002a      	movs	r2, r5
 80012de:	e0f0      	b.n	80014c2 <__aeabi_dsub+0x3c2>
 80012e0:	0008      	movs	r0, r1
 80012e2:	4338      	orrs	r0, r7
 80012e4:	d100      	bne.n	80012e8 <__aeabi_dsub+0x1e8>
 80012e6:	e0c3      	b.n	8001470 <__aeabi_dsub+0x370>
 80012e8:	1e50      	subs	r0, r2, #1
 80012ea:	2a01      	cmp	r2, #1
 80012ec:	d100      	bne.n	80012f0 <__aeabi_dsub+0x1f0>
 80012ee:	e1a8      	b.n	8001642 <__aeabi_dsub+0x542>
 80012f0:	4c59      	ldr	r4, [pc, #356]	; (8001458 <__aeabi_dsub+0x358>)
 80012f2:	42a2      	cmp	r2, r4
 80012f4:	d100      	bne.n	80012f8 <__aeabi_dsub+0x1f8>
 80012f6:	e087      	b.n	8001408 <__aeabi_dsub+0x308>
 80012f8:	0002      	movs	r2, r0
 80012fa:	e736      	b.n	800116a <__aeabi_dsub+0x6a>
 80012fc:	2201      	movs	r2, #1
 80012fe:	4056      	eors	r6, r2
 8001300:	46b3      	mov	fp, r6
 8001302:	42b5      	cmp	r5, r6
 8001304:	d000      	beq.n	8001308 <__aeabi_dsub+0x208>
 8001306:	e721      	b.n	800114c <__aeabi_dsub+0x4c>
 8001308:	4a55      	ldr	r2, [pc, #340]	; (8001460 <__aeabi_dsub+0x360>)
 800130a:	4442      	add	r2, r8
 800130c:	2a00      	cmp	r2, #0
 800130e:	d100      	bne.n	8001312 <__aeabi_dsub+0x212>
 8001310:	e0b5      	b.n	800147e <__aeabi_dsub+0x37e>
 8001312:	4642      	mov	r2, r8
 8001314:	4644      	mov	r4, r8
 8001316:	1a82      	subs	r2, r0, r2
 8001318:	2c00      	cmp	r4, #0
 800131a:	d100      	bne.n	800131e <__aeabi_dsub+0x21e>
 800131c:	e138      	b.n	8001590 <__aeabi_dsub+0x490>
 800131e:	4e4e      	ldr	r6, [pc, #312]	; (8001458 <__aeabi_dsub+0x358>)
 8001320:	42b0      	cmp	r0, r6
 8001322:	d100      	bne.n	8001326 <__aeabi_dsub+0x226>
 8001324:	e1de      	b.n	80016e4 <__aeabi_dsub+0x5e4>
 8001326:	2680      	movs	r6, #128	; 0x80
 8001328:	4664      	mov	r4, ip
 800132a:	0436      	lsls	r6, r6, #16
 800132c:	4334      	orrs	r4, r6
 800132e:	46a4      	mov	ip, r4
 8001330:	2a38      	cmp	r2, #56	; 0x38
 8001332:	dd00      	ble.n	8001336 <__aeabi_dsub+0x236>
 8001334:	e196      	b.n	8001664 <__aeabi_dsub+0x564>
 8001336:	2a1f      	cmp	r2, #31
 8001338:	dd00      	ble.n	800133c <__aeabi_dsub+0x23c>
 800133a:	e224      	b.n	8001786 <__aeabi_dsub+0x686>
 800133c:	2620      	movs	r6, #32
 800133e:	1ab4      	subs	r4, r6, r2
 8001340:	46a2      	mov	sl, r4
 8001342:	4664      	mov	r4, ip
 8001344:	4656      	mov	r6, sl
 8001346:	40b4      	lsls	r4, r6
 8001348:	46a1      	mov	r9, r4
 800134a:	001c      	movs	r4, r3
 800134c:	464e      	mov	r6, r9
 800134e:	40d4      	lsrs	r4, r2
 8001350:	4326      	orrs	r6, r4
 8001352:	0034      	movs	r4, r6
 8001354:	4656      	mov	r6, sl
 8001356:	40b3      	lsls	r3, r6
 8001358:	1e5e      	subs	r6, r3, #1
 800135a:	41b3      	sbcs	r3, r6
 800135c:	431c      	orrs	r4, r3
 800135e:	4663      	mov	r3, ip
 8001360:	40d3      	lsrs	r3, r2
 8001362:	18c9      	adds	r1, r1, r3
 8001364:	19e4      	adds	r4, r4, r7
 8001366:	42bc      	cmp	r4, r7
 8001368:	41bf      	sbcs	r7, r7
 800136a:	427f      	negs	r7, r7
 800136c:	46b9      	mov	r9, r7
 800136e:	4680      	mov	r8, r0
 8001370:	4489      	add	r9, r1
 8001372:	e0d8      	b.n	8001526 <__aeabi_dsub+0x426>
 8001374:	4640      	mov	r0, r8
 8001376:	4c3b      	ldr	r4, [pc, #236]	; (8001464 <__aeabi_dsub+0x364>)
 8001378:	3001      	adds	r0, #1
 800137a:	4220      	tst	r0, r4
 800137c:	d000      	beq.n	8001380 <__aeabi_dsub+0x280>
 800137e:	e0b4      	b.n	80014ea <__aeabi_dsub+0x3ea>
 8001380:	4640      	mov	r0, r8
 8001382:	2800      	cmp	r0, #0
 8001384:	d000      	beq.n	8001388 <__aeabi_dsub+0x288>
 8001386:	e144      	b.n	8001612 <__aeabi_dsub+0x512>
 8001388:	4660      	mov	r0, ip
 800138a:	4318      	orrs	r0, r3
 800138c:	d100      	bne.n	8001390 <__aeabi_dsub+0x290>
 800138e:	e190      	b.n	80016b2 <__aeabi_dsub+0x5b2>
 8001390:	0008      	movs	r0, r1
 8001392:	4338      	orrs	r0, r7
 8001394:	d000      	beq.n	8001398 <__aeabi_dsub+0x298>
 8001396:	e1aa      	b.n	80016ee <__aeabi_dsub+0x5ee>
 8001398:	4661      	mov	r1, ip
 800139a:	08db      	lsrs	r3, r3, #3
 800139c:	0749      	lsls	r1, r1, #29
 800139e:	430b      	orrs	r3, r1
 80013a0:	4661      	mov	r1, ip
 80013a2:	08cc      	lsrs	r4, r1, #3
 80013a4:	e027      	b.n	80013f6 <__aeabi_dsub+0x2f6>
 80013a6:	0008      	movs	r0, r1
 80013a8:	4338      	orrs	r0, r7
 80013aa:	d061      	beq.n	8001470 <__aeabi_dsub+0x370>
 80013ac:	1e50      	subs	r0, r2, #1
 80013ae:	2a01      	cmp	r2, #1
 80013b0:	d100      	bne.n	80013b4 <__aeabi_dsub+0x2b4>
 80013b2:	e139      	b.n	8001628 <__aeabi_dsub+0x528>
 80013b4:	42a2      	cmp	r2, r4
 80013b6:	d027      	beq.n	8001408 <__aeabi_dsub+0x308>
 80013b8:	0002      	movs	r2, r0
 80013ba:	e75d      	b.n	8001278 <__aeabi_dsub+0x178>
 80013bc:	0002      	movs	r2, r0
 80013be:	391f      	subs	r1, #31
 80013c0:	40ca      	lsrs	r2, r1
 80013c2:	0011      	movs	r1, r2
 80013c4:	2b20      	cmp	r3, #32
 80013c6:	d003      	beq.n	80013d0 <__aeabi_dsub+0x2d0>
 80013c8:	2240      	movs	r2, #64	; 0x40
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	4098      	lsls	r0, r3
 80013ce:	4304      	orrs	r4, r0
 80013d0:	1e63      	subs	r3, r4, #1
 80013d2:	419c      	sbcs	r4, r3
 80013d4:	2300      	movs	r3, #0
 80013d6:	4699      	mov	r9, r3
 80013d8:	4698      	mov	r8, r3
 80013da:	430c      	orrs	r4, r1
 80013dc:	0763      	lsls	r3, r4, #29
 80013de:	d000      	beq.n	80013e2 <__aeabi_dsub+0x2e2>
 80013e0:	e712      	b.n	8001208 <__aeabi_dsub+0x108>
 80013e2:	464b      	mov	r3, r9
 80013e4:	464a      	mov	r2, r9
 80013e6:	08e4      	lsrs	r4, r4, #3
 80013e8:	075b      	lsls	r3, r3, #29
 80013ea:	4323      	orrs	r3, r4
 80013ec:	08d4      	lsrs	r4, r2, #3
 80013ee:	4642      	mov	r2, r8
 80013f0:	4919      	ldr	r1, [pc, #100]	; (8001458 <__aeabi_dsub+0x358>)
 80013f2:	428a      	cmp	r2, r1
 80013f4:	d00e      	beq.n	8001414 <__aeabi_dsub+0x314>
 80013f6:	0324      	lsls	r4, r4, #12
 80013f8:	0552      	lsls	r2, r2, #21
 80013fa:	0b24      	lsrs	r4, r4, #12
 80013fc:	0d52      	lsrs	r2, r2, #21
 80013fe:	e722      	b.n	8001246 <__aeabi_dsub+0x146>
 8001400:	000a      	movs	r2, r1
 8001402:	2400      	movs	r4, #0
 8001404:	2300      	movs	r3, #0
 8001406:	e71e      	b.n	8001246 <__aeabi_dsub+0x146>
 8001408:	08db      	lsrs	r3, r3, #3
 800140a:	4662      	mov	r2, ip
 800140c:	0752      	lsls	r2, r2, #29
 800140e:	4313      	orrs	r3, r2
 8001410:	4662      	mov	r2, ip
 8001412:	08d4      	lsrs	r4, r2, #3
 8001414:	001a      	movs	r2, r3
 8001416:	4322      	orrs	r2, r4
 8001418:	d100      	bne.n	800141c <__aeabi_dsub+0x31c>
 800141a:	e1fc      	b.n	8001816 <__aeabi_dsub+0x716>
 800141c:	2280      	movs	r2, #128	; 0x80
 800141e:	0312      	lsls	r2, r2, #12
 8001420:	4314      	orrs	r4, r2
 8001422:	0324      	lsls	r4, r4, #12
 8001424:	4a0c      	ldr	r2, [pc, #48]	; (8001458 <__aeabi_dsub+0x358>)
 8001426:	0b24      	lsrs	r4, r4, #12
 8001428:	e70d      	b.n	8001246 <__aeabi_dsub+0x146>
 800142a:	0020      	movs	r0, r4
 800142c:	f000 fa60 	bl	80018f0 <__clzsi2>
 8001430:	0001      	movs	r1, r0
 8001432:	3118      	adds	r1, #24
 8001434:	291f      	cmp	r1, #31
 8001436:	dc00      	bgt.n	800143a <__aeabi_dsub+0x33a>
 8001438:	e6c4      	b.n	80011c4 <__aeabi_dsub+0xc4>
 800143a:	3808      	subs	r0, #8
 800143c:	4084      	lsls	r4, r0
 800143e:	4643      	mov	r3, r8
 8001440:	0020      	movs	r0, r4
 8001442:	2400      	movs	r4, #0
 8001444:	4588      	cmp	r8, r1
 8001446:	dc00      	bgt.n	800144a <__aeabi_dsub+0x34a>
 8001448:	e6c8      	b.n	80011dc <__aeabi_dsub+0xdc>
 800144a:	4a04      	ldr	r2, [pc, #16]	; (800145c <__aeabi_dsub+0x35c>)
 800144c:	1a5b      	subs	r3, r3, r1
 800144e:	4010      	ands	r0, r2
 8001450:	4698      	mov	r8, r3
 8001452:	4681      	mov	r9, r0
 8001454:	e6d6      	b.n	8001204 <__aeabi_dsub+0x104>
 8001456:	46c0      	nop			; (mov r8, r8)
 8001458:	000007ff 	.word	0x000007ff
 800145c:	ff7fffff 	.word	0xff7fffff
 8001460:	fffff801 	.word	0xfffff801
 8001464:	000007fe 	.word	0x000007fe
 8001468:	430f      	orrs	r7, r1
 800146a:	1e7a      	subs	r2, r7, #1
 800146c:	4197      	sbcs	r7, r2
 800146e:	e691      	b.n	8001194 <__aeabi_dsub+0x94>
 8001470:	4661      	mov	r1, ip
 8001472:	08db      	lsrs	r3, r3, #3
 8001474:	0749      	lsls	r1, r1, #29
 8001476:	430b      	orrs	r3, r1
 8001478:	4661      	mov	r1, ip
 800147a:	08cc      	lsrs	r4, r1, #3
 800147c:	e7b8      	b.n	80013f0 <__aeabi_dsub+0x2f0>
 800147e:	4640      	mov	r0, r8
 8001480:	4cd3      	ldr	r4, [pc, #844]	; (80017d0 <__aeabi_dsub+0x6d0>)
 8001482:	3001      	adds	r0, #1
 8001484:	4220      	tst	r0, r4
 8001486:	d000      	beq.n	800148a <__aeabi_dsub+0x38a>
 8001488:	e0a2      	b.n	80015d0 <__aeabi_dsub+0x4d0>
 800148a:	4640      	mov	r0, r8
 800148c:	2800      	cmp	r0, #0
 800148e:	d000      	beq.n	8001492 <__aeabi_dsub+0x392>
 8001490:	e101      	b.n	8001696 <__aeabi_dsub+0x596>
 8001492:	4660      	mov	r0, ip
 8001494:	4318      	orrs	r0, r3
 8001496:	d100      	bne.n	800149a <__aeabi_dsub+0x39a>
 8001498:	e15e      	b.n	8001758 <__aeabi_dsub+0x658>
 800149a:	0008      	movs	r0, r1
 800149c:	4338      	orrs	r0, r7
 800149e:	d000      	beq.n	80014a2 <__aeabi_dsub+0x3a2>
 80014a0:	e15f      	b.n	8001762 <__aeabi_dsub+0x662>
 80014a2:	4661      	mov	r1, ip
 80014a4:	08db      	lsrs	r3, r3, #3
 80014a6:	0749      	lsls	r1, r1, #29
 80014a8:	430b      	orrs	r3, r1
 80014aa:	4661      	mov	r1, ip
 80014ac:	08cc      	lsrs	r4, r1, #3
 80014ae:	e7a2      	b.n	80013f6 <__aeabi_dsub+0x2f6>
 80014b0:	4dc8      	ldr	r5, [pc, #800]	; (80017d4 <__aeabi_dsub+0x6d4>)
 80014b2:	42a8      	cmp	r0, r5
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dsub+0x3b8>
 80014b6:	e0cf      	b.n	8001658 <__aeabi_dsub+0x558>
 80014b8:	2580      	movs	r5, #128	; 0x80
 80014ba:	4664      	mov	r4, ip
 80014bc:	042d      	lsls	r5, r5, #16
 80014be:	432c      	orrs	r4, r5
 80014c0:	46a4      	mov	ip, r4
 80014c2:	2a38      	cmp	r2, #56	; 0x38
 80014c4:	dc56      	bgt.n	8001574 <__aeabi_dsub+0x474>
 80014c6:	2a1f      	cmp	r2, #31
 80014c8:	dd00      	ble.n	80014cc <__aeabi_dsub+0x3cc>
 80014ca:	e0d1      	b.n	8001670 <__aeabi_dsub+0x570>
 80014cc:	2520      	movs	r5, #32
 80014ce:	001e      	movs	r6, r3
 80014d0:	1aad      	subs	r5, r5, r2
 80014d2:	4664      	mov	r4, ip
 80014d4:	40ab      	lsls	r3, r5
 80014d6:	40ac      	lsls	r4, r5
 80014d8:	40d6      	lsrs	r6, r2
 80014da:	1e5d      	subs	r5, r3, #1
 80014dc:	41ab      	sbcs	r3, r5
 80014de:	4334      	orrs	r4, r6
 80014e0:	4323      	orrs	r3, r4
 80014e2:	4664      	mov	r4, ip
 80014e4:	40d4      	lsrs	r4, r2
 80014e6:	1b09      	subs	r1, r1, r4
 80014e8:	e049      	b.n	800157e <__aeabi_dsub+0x47e>
 80014ea:	4660      	mov	r0, ip
 80014ec:	1bdc      	subs	r4, r3, r7
 80014ee:	1a46      	subs	r6, r0, r1
 80014f0:	42a3      	cmp	r3, r4
 80014f2:	4180      	sbcs	r0, r0
 80014f4:	4240      	negs	r0, r0
 80014f6:	4681      	mov	r9, r0
 80014f8:	0030      	movs	r0, r6
 80014fa:	464e      	mov	r6, r9
 80014fc:	1b80      	subs	r0, r0, r6
 80014fe:	4681      	mov	r9, r0
 8001500:	0200      	lsls	r0, r0, #8
 8001502:	d476      	bmi.n	80015f2 <__aeabi_dsub+0x4f2>
 8001504:	464b      	mov	r3, r9
 8001506:	4323      	orrs	r3, r4
 8001508:	d000      	beq.n	800150c <__aeabi_dsub+0x40c>
 800150a:	e652      	b.n	80011b2 <__aeabi_dsub+0xb2>
 800150c:	2400      	movs	r4, #0
 800150e:	2500      	movs	r5, #0
 8001510:	e771      	b.n	80013f6 <__aeabi_dsub+0x2f6>
 8001512:	4339      	orrs	r1, r7
 8001514:	000c      	movs	r4, r1
 8001516:	1e62      	subs	r2, r4, #1
 8001518:	4194      	sbcs	r4, r2
 800151a:	18e4      	adds	r4, r4, r3
 800151c:	429c      	cmp	r4, r3
 800151e:	419b      	sbcs	r3, r3
 8001520:	425b      	negs	r3, r3
 8001522:	4463      	add	r3, ip
 8001524:	4699      	mov	r9, r3
 8001526:	464b      	mov	r3, r9
 8001528:	021b      	lsls	r3, r3, #8
 800152a:	d400      	bmi.n	800152e <__aeabi_dsub+0x42e>
 800152c:	e756      	b.n	80013dc <__aeabi_dsub+0x2dc>
 800152e:	2301      	movs	r3, #1
 8001530:	469c      	mov	ip, r3
 8001532:	4ba8      	ldr	r3, [pc, #672]	; (80017d4 <__aeabi_dsub+0x6d4>)
 8001534:	44e0      	add	r8, ip
 8001536:	4598      	cmp	r8, r3
 8001538:	d038      	beq.n	80015ac <__aeabi_dsub+0x4ac>
 800153a:	464b      	mov	r3, r9
 800153c:	48a6      	ldr	r0, [pc, #664]	; (80017d8 <__aeabi_dsub+0x6d8>)
 800153e:	2201      	movs	r2, #1
 8001540:	4003      	ands	r3, r0
 8001542:	0018      	movs	r0, r3
 8001544:	0863      	lsrs	r3, r4, #1
 8001546:	4014      	ands	r4, r2
 8001548:	431c      	orrs	r4, r3
 800154a:	07c3      	lsls	r3, r0, #31
 800154c:	431c      	orrs	r4, r3
 800154e:	0843      	lsrs	r3, r0, #1
 8001550:	4699      	mov	r9, r3
 8001552:	e657      	b.n	8001204 <__aeabi_dsub+0x104>
 8001554:	0010      	movs	r0, r2
 8001556:	000e      	movs	r6, r1
 8001558:	3820      	subs	r0, #32
 800155a:	40c6      	lsrs	r6, r0
 800155c:	2a20      	cmp	r2, #32
 800155e:	d004      	beq.n	800156a <__aeabi_dsub+0x46a>
 8001560:	2040      	movs	r0, #64	; 0x40
 8001562:	1a82      	subs	r2, r0, r2
 8001564:	4091      	lsls	r1, r2
 8001566:	430f      	orrs	r7, r1
 8001568:	46b9      	mov	r9, r7
 800156a:	464f      	mov	r7, r9
 800156c:	1e7a      	subs	r2, r7, #1
 800156e:	4197      	sbcs	r7, r2
 8001570:	4337      	orrs	r7, r6
 8001572:	e60f      	b.n	8001194 <__aeabi_dsub+0x94>
 8001574:	4662      	mov	r2, ip
 8001576:	431a      	orrs	r2, r3
 8001578:	0013      	movs	r3, r2
 800157a:	1e5a      	subs	r2, r3, #1
 800157c:	4193      	sbcs	r3, r2
 800157e:	1afc      	subs	r4, r7, r3
 8001580:	42a7      	cmp	r7, r4
 8001582:	41bf      	sbcs	r7, r7
 8001584:	427f      	negs	r7, r7
 8001586:	1bcb      	subs	r3, r1, r7
 8001588:	4699      	mov	r9, r3
 800158a:	465d      	mov	r5, fp
 800158c:	4680      	mov	r8, r0
 800158e:	e608      	b.n	80011a2 <__aeabi_dsub+0xa2>
 8001590:	4666      	mov	r6, ip
 8001592:	431e      	orrs	r6, r3
 8001594:	d100      	bne.n	8001598 <__aeabi_dsub+0x498>
 8001596:	e0be      	b.n	8001716 <__aeabi_dsub+0x616>
 8001598:	1e56      	subs	r6, r2, #1
 800159a:	2a01      	cmp	r2, #1
 800159c:	d100      	bne.n	80015a0 <__aeabi_dsub+0x4a0>
 800159e:	e109      	b.n	80017b4 <__aeabi_dsub+0x6b4>
 80015a0:	4c8c      	ldr	r4, [pc, #560]	; (80017d4 <__aeabi_dsub+0x6d4>)
 80015a2:	42a2      	cmp	r2, r4
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dsub+0x4a8>
 80015a6:	e119      	b.n	80017dc <__aeabi_dsub+0x6dc>
 80015a8:	0032      	movs	r2, r6
 80015aa:	e6c1      	b.n	8001330 <__aeabi_dsub+0x230>
 80015ac:	4642      	mov	r2, r8
 80015ae:	2400      	movs	r4, #0
 80015b0:	2300      	movs	r3, #0
 80015b2:	e648      	b.n	8001246 <__aeabi_dsub+0x146>
 80015b4:	2020      	movs	r0, #32
 80015b6:	000c      	movs	r4, r1
 80015b8:	1a80      	subs	r0, r0, r2
 80015ba:	003e      	movs	r6, r7
 80015bc:	4087      	lsls	r7, r0
 80015be:	4084      	lsls	r4, r0
 80015c0:	40d6      	lsrs	r6, r2
 80015c2:	1e78      	subs	r0, r7, #1
 80015c4:	4187      	sbcs	r7, r0
 80015c6:	40d1      	lsrs	r1, r2
 80015c8:	4334      	orrs	r4, r6
 80015ca:	433c      	orrs	r4, r7
 80015cc:	448c      	add	ip, r1
 80015ce:	e7a4      	b.n	800151a <__aeabi_dsub+0x41a>
 80015d0:	4a80      	ldr	r2, [pc, #512]	; (80017d4 <__aeabi_dsub+0x6d4>)
 80015d2:	4290      	cmp	r0, r2
 80015d4:	d100      	bne.n	80015d8 <__aeabi_dsub+0x4d8>
 80015d6:	e0e9      	b.n	80017ac <__aeabi_dsub+0x6ac>
 80015d8:	19df      	adds	r7, r3, r7
 80015da:	429f      	cmp	r7, r3
 80015dc:	419b      	sbcs	r3, r3
 80015de:	4461      	add	r1, ip
 80015e0:	425b      	negs	r3, r3
 80015e2:	18c9      	adds	r1, r1, r3
 80015e4:	07cc      	lsls	r4, r1, #31
 80015e6:	087f      	lsrs	r7, r7, #1
 80015e8:	084b      	lsrs	r3, r1, #1
 80015ea:	4699      	mov	r9, r3
 80015ec:	4680      	mov	r8, r0
 80015ee:	433c      	orrs	r4, r7
 80015f0:	e6f4      	b.n	80013dc <__aeabi_dsub+0x2dc>
 80015f2:	1afc      	subs	r4, r7, r3
 80015f4:	42a7      	cmp	r7, r4
 80015f6:	41bf      	sbcs	r7, r7
 80015f8:	4663      	mov	r3, ip
 80015fa:	427f      	negs	r7, r7
 80015fc:	1ac9      	subs	r1, r1, r3
 80015fe:	1bcb      	subs	r3, r1, r7
 8001600:	4699      	mov	r9, r3
 8001602:	465d      	mov	r5, fp
 8001604:	e5d5      	b.n	80011b2 <__aeabi_dsub+0xb2>
 8001606:	08ff      	lsrs	r7, r7, #3
 8001608:	074b      	lsls	r3, r1, #29
 800160a:	465d      	mov	r5, fp
 800160c:	433b      	orrs	r3, r7
 800160e:	08cc      	lsrs	r4, r1, #3
 8001610:	e6ee      	b.n	80013f0 <__aeabi_dsub+0x2f0>
 8001612:	4662      	mov	r2, ip
 8001614:	431a      	orrs	r2, r3
 8001616:	d000      	beq.n	800161a <__aeabi_dsub+0x51a>
 8001618:	e082      	b.n	8001720 <__aeabi_dsub+0x620>
 800161a:	000b      	movs	r3, r1
 800161c:	433b      	orrs	r3, r7
 800161e:	d11b      	bne.n	8001658 <__aeabi_dsub+0x558>
 8001620:	2480      	movs	r4, #128	; 0x80
 8001622:	2500      	movs	r5, #0
 8001624:	0324      	lsls	r4, r4, #12
 8001626:	e6f9      	b.n	800141c <__aeabi_dsub+0x31c>
 8001628:	19dc      	adds	r4, r3, r7
 800162a:	429c      	cmp	r4, r3
 800162c:	419b      	sbcs	r3, r3
 800162e:	4461      	add	r1, ip
 8001630:	4689      	mov	r9, r1
 8001632:	425b      	negs	r3, r3
 8001634:	4499      	add	r9, r3
 8001636:	464b      	mov	r3, r9
 8001638:	021b      	lsls	r3, r3, #8
 800163a:	d444      	bmi.n	80016c6 <__aeabi_dsub+0x5c6>
 800163c:	2301      	movs	r3, #1
 800163e:	4698      	mov	r8, r3
 8001640:	e6cc      	b.n	80013dc <__aeabi_dsub+0x2dc>
 8001642:	1bdc      	subs	r4, r3, r7
 8001644:	4662      	mov	r2, ip
 8001646:	42a3      	cmp	r3, r4
 8001648:	419b      	sbcs	r3, r3
 800164a:	1a51      	subs	r1, r2, r1
 800164c:	425b      	negs	r3, r3
 800164e:	1acb      	subs	r3, r1, r3
 8001650:	4699      	mov	r9, r3
 8001652:	2301      	movs	r3, #1
 8001654:	4698      	mov	r8, r3
 8001656:	e5a4      	b.n	80011a2 <__aeabi_dsub+0xa2>
 8001658:	08ff      	lsrs	r7, r7, #3
 800165a:	074b      	lsls	r3, r1, #29
 800165c:	465d      	mov	r5, fp
 800165e:	433b      	orrs	r3, r7
 8001660:	08cc      	lsrs	r4, r1, #3
 8001662:	e6d7      	b.n	8001414 <__aeabi_dsub+0x314>
 8001664:	4662      	mov	r2, ip
 8001666:	431a      	orrs	r2, r3
 8001668:	0014      	movs	r4, r2
 800166a:	1e63      	subs	r3, r4, #1
 800166c:	419c      	sbcs	r4, r3
 800166e:	e679      	b.n	8001364 <__aeabi_dsub+0x264>
 8001670:	0015      	movs	r5, r2
 8001672:	4664      	mov	r4, ip
 8001674:	3d20      	subs	r5, #32
 8001676:	40ec      	lsrs	r4, r5
 8001678:	46a0      	mov	r8, r4
 800167a:	2a20      	cmp	r2, #32
 800167c:	d005      	beq.n	800168a <__aeabi_dsub+0x58a>
 800167e:	2540      	movs	r5, #64	; 0x40
 8001680:	4664      	mov	r4, ip
 8001682:	1aaa      	subs	r2, r5, r2
 8001684:	4094      	lsls	r4, r2
 8001686:	4323      	orrs	r3, r4
 8001688:	469a      	mov	sl, r3
 800168a:	4654      	mov	r4, sl
 800168c:	1e63      	subs	r3, r4, #1
 800168e:	419c      	sbcs	r4, r3
 8001690:	4643      	mov	r3, r8
 8001692:	4323      	orrs	r3, r4
 8001694:	e773      	b.n	800157e <__aeabi_dsub+0x47e>
 8001696:	4662      	mov	r2, ip
 8001698:	431a      	orrs	r2, r3
 800169a:	d023      	beq.n	80016e4 <__aeabi_dsub+0x5e4>
 800169c:	000a      	movs	r2, r1
 800169e:	433a      	orrs	r2, r7
 80016a0:	d000      	beq.n	80016a4 <__aeabi_dsub+0x5a4>
 80016a2:	e0a0      	b.n	80017e6 <__aeabi_dsub+0x6e6>
 80016a4:	4662      	mov	r2, ip
 80016a6:	08db      	lsrs	r3, r3, #3
 80016a8:	0752      	lsls	r2, r2, #29
 80016aa:	4313      	orrs	r3, r2
 80016ac:	4662      	mov	r2, ip
 80016ae:	08d4      	lsrs	r4, r2, #3
 80016b0:	e6b0      	b.n	8001414 <__aeabi_dsub+0x314>
 80016b2:	000b      	movs	r3, r1
 80016b4:	433b      	orrs	r3, r7
 80016b6:	d100      	bne.n	80016ba <__aeabi_dsub+0x5ba>
 80016b8:	e728      	b.n	800150c <__aeabi_dsub+0x40c>
 80016ba:	08ff      	lsrs	r7, r7, #3
 80016bc:	074b      	lsls	r3, r1, #29
 80016be:	465d      	mov	r5, fp
 80016c0:	433b      	orrs	r3, r7
 80016c2:	08cc      	lsrs	r4, r1, #3
 80016c4:	e697      	b.n	80013f6 <__aeabi_dsub+0x2f6>
 80016c6:	2302      	movs	r3, #2
 80016c8:	4698      	mov	r8, r3
 80016ca:	e736      	b.n	800153a <__aeabi_dsub+0x43a>
 80016cc:	1afc      	subs	r4, r7, r3
 80016ce:	42a7      	cmp	r7, r4
 80016d0:	41bf      	sbcs	r7, r7
 80016d2:	4663      	mov	r3, ip
 80016d4:	427f      	negs	r7, r7
 80016d6:	1ac9      	subs	r1, r1, r3
 80016d8:	1bcb      	subs	r3, r1, r7
 80016da:	4699      	mov	r9, r3
 80016dc:	2301      	movs	r3, #1
 80016de:	465d      	mov	r5, fp
 80016e0:	4698      	mov	r8, r3
 80016e2:	e55e      	b.n	80011a2 <__aeabi_dsub+0xa2>
 80016e4:	074b      	lsls	r3, r1, #29
 80016e6:	08ff      	lsrs	r7, r7, #3
 80016e8:	433b      	orrs	r3, r7
 80016ea:	08cc      	lsrs	r4, r1, #3
 80016ec:	e692      	b.n	8001414 <__aeabi_dsub+0x314>
 80016ee:	1bdc      	subs	r4, r3, r7
 80016f0:	4660      	mov	r0, ip
 80016f2:	42a3      	cmp	r3, r4
 80016f4:	41b6      	sbcs	r6, r6
 80016f6:	1a40      	subs	r0, r0, r1
 80016f8:	4276      	negs	r6, r6
 80016fa:	1b80      	subs	r0, r0, r6
 80016fc:	4681      	mov	r9, r0
 80016fe:	0200      	lsls	r0, r0, #8
 8001700:	d560      	bpl.n	80017c4 <__aeabi_dsub+0x6c4>
 8001702:	1afc      	subs	r4, r7, r3
 8001704:	42a7      	cmp	r7, r4
 8001706:	41bf      	sbcs	r7, r7
 8001708:	4663      	mov	r3, ip
 800170a:	427f      	negs	r7, r7
 800170c:	1ac9      	subs	r1, r1, r3
 800170e:	1bcb      	subs	r3, r1, r7
 8001710:	4699      	mov	r9, r3
 8001712:	465d      	mov	r5, fp
 8001714:	e576      	b.n	8001204 <__aeabi_dsub+0x104>
 8001716:	08ff      	lsrs	r7, r7, #3
 8001718:	074b      	lsls	r3, r1, #29
 800171a:	433b      	orrs	r3, r7
 800171c:	08cc      	lsrs	r4, r1, #3
 800171e:	e667      	b.n	80013f0 <__aeabi_dsub+0x2f0>
 8001720:	000a      	movs	r2, r1
 8001722:	08db      	lsrs	r3, r3, #3
 8001724:	433a      	orrs	r2, r7
 8001726:	d100      	bne.n	800172a <__aeabi_dsub+0x62a>
 8001728:	e66f      	b.n	800140a <__aeabi_dsub+0x30a>
 800172a:	4662      	mov	r2, ip
 800172c:	0752      	lsls	r2, r2, #29
 800172e:	4313      	orrs	r3, r2
 8001730:	4662      	mov	r2, ip
 8001732:	08d4      	lsrs	r4, r2, #3
 8001734:	2280      	movs	r2, #128	; 0x80
 8001736:	0312      	lsls	r2, r2, #12
 8001738:	4214      	tst	r4, r2
 800173a:	d007      	beq.n	800174c <__aeabi_dsub+0x64c>
 800173c:	08c8      	lsrs	r0, r1, #3
 800173e:	4210      	tst	r0, r2
 8001740:	d104      	bne.n	800174c <__aeabi_dsub+0x64c>
 8001742:	465d      	mov	r5, fp
 8001744:	0004      	movs	r4, r0
 8001746:	08fb      	lsrs	r3, r7, #3
 8001748:	0749      	lsls	r1, r1, #29
 800174a:	430b      	orrs	r3, r1
 800174c:	0f5a      	lsrs	r2, r3, #29
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	08db      	lsrs	r3, r3, #3
 8001752:	0752      	lsls	r2, r2, #29
 8001754:	4313      	orrs	r3, r2
 8001756:	e65d      	b.n	8001414 <__aeabi_dsub+0x314>
 8001758:	074b      	lsls	r3, r1, #29
 800175a:	08ff      	lsrs	r7, r7, #3
 800175c:	433b      	orrs	r3, r7
 800175e:	08cc      	lsrs	r4, r1, #3
 8001760:	e649      	b.n	80013f6 <__aeabi_dsub+0x2f6>
 8001762:	19dc      	adds	r4, r3, r7
 8001764:	429c      	cmp	r4, r3
 8001766:	419b      	sbcs	r3, r3
 8001768:	4461      	add	r1, ip
 800176a:	4689      	mov	r9, r1
 800176c:	425b      	negs	r3, r3
 800176e:	4499      	add	r9, r3
 8001770:	464b      	mov	r3, r9
 8001772:	021b      	lsls	r3, r3, #8
 8001774:	d400      	bmi.n	8001778 <__aeabi_dsub+0x678>
 8001776:	e631      	b.n	80013dc <__aeabi_dsub+0x2dc>
 8001778:	464a      	mov	r2, r9
 800177a:	4b17      	ldr	r3, [pc, #92]	; (80017d8 <__aeabi_dsub+0x6d8>)
 800177c:	401a      	ands	r2, r3
 800177e:	2301      	movs	r3, #1
 8001780:	4691      	mov	r9, r2
 8001782:	4698      	mov	r8, r3
 8001784:	e62a      	b.n	80013dc <__aeabi_dsub+0x2dc>
 8001786:	0016      	movs	r6, r2
 8001788:	4664      	mov	r4, ip
 800178a:	3e20      	subs	r6, #32
 800178c:	40f4      	lsrs	r4, r6
 800178e:	46a0      	mov	r8, r4
 8001790:	2a20      	cmp	r2, #32
 8001792:	d005      	beq.n	80017a0 <__aeabi_dsub+0x6a0>
 8001794:	2640      	movs	r6, #64	; 0x40
 8001796:	4664      	mov	r4, ip
 8001798:	1ab2      	subs	r2, r6, r2
 800179a:	4094      	lsls	r4, r2
 800179c:	4323      	orrs	r3, r4
 800179e:	469a      	mov	sl, r3
 80017a0:	4654      	mov	r4, sl
 80017a2:	1e63      	subs	r3, r4, #1
 80017a4:	419c      	sbcs	r4, r3
 80017a6:	4643      	mov	r3, r8
 80017a8:	431c      	orrs	r4, r3
 80017aa:	e5db      	b.n	8001364 <__aeabi_dsub+0x264>
 80017ac:	0002      	movs	r2, r0
 80017ae:	2400      	movs	r4, #0
 80017b0:	2300      	movs	r3, #0
 80017b2:	e548      	b.n	8001246 <__aeabi_dsub+0x146>
 80017b4:	19dc      	adds	r4, r3, r7
 80017b6:	42bc      	cmp	r4, r7
 80017b8:	41bf      	sbcs	r7, r7
 80017ba:	4461      	add	r1, ip
 80017bc:	4689      	mov	r9, r1
 80017be:	427f      	negs	r7, r7
 80017c0:	44b9      	add	r9, r7
 80017c2:	e738      	b.n	8001636 <__aeabi_dsub+0x536>
 80017c4:	464b      	mov	r3, r9
 80017c6:	4323      	orrs	r3, r4
 80017c8:	d100      	bne.n	80017cc <__aeabi_dsub+0x6cc>
 80017ca:	e69f      	b.n	800150c <__aeabi_dsub+0x40c>
 80017cc:	e606      	b.n	80013dc <__aeabi_dsub+0x2dc>
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	000007fe 	.word	0x000007fe
 80017d4:	000007ff 	.word	0x000007ff
 80017d8:	ff7fffff 	.word	0xff7fffff
 80017dc:	08ff      	lsrs	r7, r7, #3
 80017de:	074b      	lsls	r3, r1, #29
 80017e0:	433b      	orrs	r3, r7
 80017e2:	08cc      	lsrs	r4, r1, #3
 80017e4:	e616      	b.n	8001414 <__aeabi_dsub+0x314>
 80017e6:	4662      	mov	r2, ip
 80017e8:	08db      	lsrs	r3, r3, #3
 80017ea:	0752      	lsls	r2, r2, #29
 80017ec:	4313      	orrs	r3, r2
 80017ee:	4662      	mov	r2, ip
 80017f0:	08d4      	lsrs	r4, r2, #3
 80017f2:	2280      	movs	r2, #128	; 0x80
 80017f4:	0312      	lsls	r2, r2, #12
 80017f6:	4214      	tst	r4, r2
 80017f8:	d007      	beq.n	800180a <__aeabi_dsub+0x70a>
 80017fa:	08c8      	lsrs	r0, r1, #3
 80017fc:	4210      	tst	r0, r2
 80017fe:	d104      	bne.n	800180a <__aeabi_dsub+0x70a>
 8001800:	465d      	mov	r5, fp
 8001802:	0004      	movs	r4, r0
 8001804:	08fb      	lsrs	r3, r7, #3
 8001806:	0749      	lsls	r1, r1, #29
 8001808:	430b      	orrs	r3, r1
 800180a:	0f5a      	lsrs	r2, r3, #29
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	0752      	lsls	r2, r2, #29
 8001810:	08db      	lsrs	r3, r3, #3
 8001812:	4313      	orrs	r3, r2
 8001814:	e5fe      	b.n	8001414 <__aeabi_dsub+0x314>
 8001816:	2300      	movs	r3, #0
 8001818:	4a01      	ldr	r2, [pc, #4]	; (8001820 <__aeabi_dsub+0x720>)
 800181a:	001c      	movs	r4, r3
 800181c:	e513      	b.n	8001246 <__aeabi_dsub+0x146>
 800181e:	46c0      	nop			; (mov r8, r8)
 8001820:	000007ff 	.word	0x000007ff

08001824 <__aeabi_d2iz>:
 8001824:	000a      	movs	r2, r1
 8001826:	b530      	push	{r4, r5, lr}
 8001828:	4c13      	ldr	r4, [pc, #76]	; (8001878 <__aeabi_d2iz+0x54>)
 800182a:	0053      	lsls	r3, r2, #1
 800182c:	0309      	lsls	r1, r1, #12
 800182e:	0005      	movs	r5, r0
 8001830:	0b09      	lsrs	r1, r1, #12
 8001832:	2000      	movs	r0, #0
 8001834:	0d5b      	lsrs	r3, r3, #21
 8001836:	0fd2      	lsrs	r2, r2, #31
 8001838:	42a3      	cmp	r3, r4
 800183a:	dd04      	ble.n	8001846 <__aeabi_d2iz+0x22>
 800183c:	480f      	ldr	r0, [pc, #60]	; (800187c <__aeabi_d2iz+0x58>)
 800183e:	4283      	cmp	r3, r0
 8001840:	dd02      	ble.n	8001848 <__aeabi_d2iz+0x24>
 8001842:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <__aeabi_d2iz+0x5c>)
 8001844:	18d0      	adds	r0, r2, r3
 8001846:	bd30      	pop	{r4, r5, pc}
 8001848:	2080      	movs	r0, #128	; 0x80
 800184a:	0340      	lsls	r0, r0, #13
 800184c:	4301      	orrs	r1, r0
 800184e:	480d      	ldr	r0, [pc, #52]	; (8001884 <__aeabi_d2iz+0x60>)
 8001850:	1ac0      	subs	r0, r0, r3
 8001852:	281f      	cmp	r0, #31
 8001854:	dd08      	ble.n	8001868 <__aeabi_d2iz+0x44>
 8001856:	480c      	ldr	r0, [pc, #48]	; (8001888 <__aeabi_d2iz+0x64>)
 8001858:	1ac3      	subs	r3, r0, r3
 800185a:	40d9      	lsrs	r1, r3
 800185c:	000b      	movs	r3, r1
 800185e:	4258      	negs	r0, r3
 8001860:	2a00      	cmp	r2, #0
 8001862:	d1f0      	bne.n	8001846 <__aeabi_d2iz+0x22>
 8001864:	0018      	movs	r0, r3
 8001866:	e7ee      	b.n	8001846 <__aeabi_d2iz+0x22>
 8001868:	4c08      	ldr	r4, [pc, #32]	; (800188c <__aeabi_d2iz+0x68>)
 800186a:	40c5      	lsrs	r5, r0
 800186c:	46a4      	mov	ip, r4
 800186e:	4463      	add	r3, ip
 8001870:	4099      	lsls	r1, r3
 8001872:	000b      	movs	r3, r1
 8001874:	432b      	orrs	r3, r5
 8001876:	e7f2      	b.n	800185e <__aeabi_d2iz+0x3a>
 8001878:	000003fe 	.word	0x000003fe
 800187c:	0000041d 	.word	0x0000041d
 8001880:	7fffffff 	.word	0x7fffffff
 8001884:	00000433 	.word	0x00000433
 8001888:	00000413 	.word	0x00000413
 800188c:	fffffbed 	.word	0xfffffbed

08001890 <__aeabi_i2d>:
 8001890:	b570      	push	{r4, r5, r6, lr}
 8001892:	2800      	cmp	r0, #0
 8001894:	d016      	beq.n	80018c4 <__aeabi_i2d+0x34>
 8001896:	17c3      	asrs	r3, r0, #31
 8001898:	18c5      	adds	r5, r0, r3
 800189a:	405d      	eors	r5, r3
 800189c:	0fc4      	lsrs	r4, r0, #31
 800189e:	0028      	movs	r0, r5
 80018a0:	f000 f826 	bl	80018f0 <__clzsi2>
 80018a4:	4a11      	ldr	r2, [pc, #68]	; (80018ec <__aeabi_i2d+0x5c>)
 80018a6:	1a12      	subs	r2, r2, r0
 80018a8:	280a      	cmp	r0, #10
 80018aa:	dc16      	bgt.n	80018da <__aeabi_i2d+0x4a>
 80018ac:	0003      	movs	r3, r0
 80018ae:	002e      	movs	r6, r5
 80018b0:	3315      	adds	r3, #21
 80018b2:	409e      	lsls	r6, r3
 80018b4:	230b      	movs	r3, #11
 80018b6:	1a18      	subs	r0, r3, r0
 80018b8:	40c5      	lsrs	r5, r0
 80018ba:	0552      	lsls	r2, r2, #21
 80018bc:	032d      	lsls	r5, r5, #12
 80018be:	0b2d      	lsrs	r5, r5, #12
 80018c0:	0d53      	lsrs	r3, r2, #21
 80018c2:	e003      	b.n	80018cc <__aeabi_i2d+0x3c>
 80018c4:	2400      	movs	r4, #0
 80018c6:	2300      	movs	r3, #0
 80018c8:	2500      	movs	r5, #0
 80018ca:	2600      	movs	r6, #0
 80018cc:	051b      	lsls	r3, r3, #20
 80018ce:	432b      	orrs	r3, r5
 80018d0:	07e4      	lsls	r4, r4, #31
 80018d2:	4323      	orrs	r3, r4
 80018d4:	0030      	movs	r0, r6
 80018d6:	0019      	movs	r1, r3
 80018d8:	bd70      	pop	{r4, r5, r6, pc}
 80018da:	380b      	subs	r0, #11
 80018dc:	4085      	lsls	r5, r0
 80018de:	0552      	lsls	r2, r2, #21
 80018e0:	032d      	lsls	r5, r5, #12
 80018e2:	2600      	movs	r6, #0
 80018e4:	0b2d      	lsrs	r5, r5, #12
 80018e6:	0d53      	lsrs	r3, r2, #21
 80018e8:	e7f0      	b.n	80018cc <__aeabi_i2d+0x3c>
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	0000041e 	.word	0x0000041e

080018f0 <__clzsi2>:
 80018f0:	211c      	movs	r1, #28
 80018f2:	2301      	movs	r3, #1
 80018f4:	041b      	lsls	r3, r3, #16
 80018f6:	4298      	cmp	r0, r3
 80018f8:	d301      	bcc.n	80018fe <__clzsi2+0xe>
 80018fa:	0c00      	lsrs	r0, r0, #16
 80018fc:	3910      	subs	r1, #16
 80018fe:	0a1b      	lsrs	r3, r3, #8
 8001900:	4298      	cmp	r0, r3
 8001902:	d301      	bcc.n	8001908 <__clzsi2+0x18>
 8001904:	0a00      	lsrs	r0, r0, #8
 8001906:	3908      	subs	r1, #8
 8001908:	091b      	lsrs	r3, r3, #4
 800190a:	4298      	cmp	r0, r3
 800190c:	d301      	bcc.n	8001912 <__clzsi2+0x22>
 800190e:	0900      	lsrs	r0, r0, #4
 8001910:	3904      	subs	r1, #4
 8001912:	a202      	add	r2, pc, #8	; (adr r2, 800191c <__clzsi2+0x2c>)
 8001914:	5c10      	ldrb	r0, [r2, r0]
 8001916:	1840      	adds	r0, r0, r1
 8001918:	4770      	bx	lr
 800191a:	46c0      	nop			; (mov r8, r8)
 800191c:	02020304 	.word	0x02020304
 8001920:	01010101 	.word	0x01010101
	...

0800192c <__clzdi2>:
 800192c:	b510      	push	{r4, lr}
 800192e:	2900      	cmp	r1, #0
 8001930:	d103      	bne.n	800193a <__clzdi2+0xe>
 8001932:	f7ff ffdd 	bl	80018f0 <__clzsi2>
 8001936:	3020      	adds	r0, #32
 8001938:	e002      	b.n	8001940 <__clzdi2+0x14>
 800193a:	0008      	movs	r0, r1
 800193c:	f7ff ffd8 	bl	80018f0 <__clzsi2>
 8001940:	bd10      	pop	{r4, pc}
 8001942:	46c0      	nop			; (mov r8, r8)

08001944 <main>:

  */

int main(void)

{
 8001944:	b5b0      	push	{r4, r5, r7, lr}
 8001946:	b0a0      	sub	sp, #128	; 0x80
 8001948:	af02      	add	r7, sp, #8
     * Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the
     * Systick. */

    HAL_Init();
 800194a:	f000 ffff 	bl	800294c <HAL_Init>

    /* USER CODE END Init */

    /* Configure the system clock */

    SystemClock_Config();
 800194e:	f000 f8d1 	bl	8001af4 <SystemClock_Config>

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */

    MX_GPIO_Init();
 8001952:	f000 fa0d 	bl	8001d70 <MX_GPIO_Init>

    MX_USART2_UART_Init();
 8001956:	f000 f9db 	bl	8001d10 <MX_USART2_UART_Init>

    MX_SPI1_Init();
 800195a:	f000 f9a1 	bl	8001ca0 <MX_SPI1_Init>

    MX_ADC_Init();
 800195e:	f000 f93b 	bl	8001bd8 <MX_ADC_Init>

    /* USER CODE BEGIN 2 */

    // CS pin should default high

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001962:	4b5c      	ldr	r3, [pc, #368]	; (8001ad4 <main+0x190>)
 8001964:	2201      	movs	r2, #1
 8001966:	2140      	movs	r1, #64	; 0x40
 8001968:	0018      	movs	r0, r3
 800196a:	f001 fe4d 	bl	8003608 <HAL_GPIO_WritePin>

    uart_buf_len = sprintf(uart_buf, "Starting SPI Test\r\n");
 800196e:	4a5a      	ldr	r2, [pc, #360]	; (8001ad8 <main+0x194>)
 8001970:	2414      	movs	r4, #20
 8001972:	193b      	adds	r3, r7, r4
 8001974:	0011      	movs	r1, r2
 8001976:	0018      	movs	r0, r3
 8001978:	f003 fe1c 	bl	80055b4 <siprintf>
 800197c:	0002      	movs	r2, r0
 800197e:	2163      	movs	r1, #99	; 0x63
 8001980:	187b      	adds	r3, r7, r1
 8001982:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len,
 8001984:	187b      	adds	r3, r7, r1
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	b29a      	uxth	r2, r3
 800198a:	2301      	movs	r3, #1
 800198c:	425b      	negs	r3, r3
 800198e:	1939      	adds	r1, r7, r4
 8001990:	4852      	ldr	r0, [pc, #328]	; (8001adc <main+0x198>)
 8001992:	f003 f8d5 	bl	8004b40 <HAL_UART_Transmit>
                      HAL_MAX_DELAY);

    HAL_Delay(500);  // Waiting for default register initialization of RF
 8001996:	23fa      	movs	r3, #250	; 0xfa
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	0018      	movs	r0, r3
 800199c:	f001 f846 	bl	8002a2c <HAL_Delay>
                     // generator (synchronous turn on)

    Initialize_Microwave_Generator();
 80019a0:	f000 fb26 	bl	8001ff0 <Initialize_Microwave_Generator>

    // Maximum gain

    sendBytes(0x4DB8, 0b00101000);
 80019a4:	4b4e      	ldr	r3, [pc, #312]	; (8001ae0 <main+0x19c>)
 80019a6:	2128      	movs	r1, #40	; 0x28
 80019a8:	0018      	movs	r0, r3
 80019aa:	f000 fad9 	bl	8001f60 <sendBytes>

    // Set divider to 1

    sendBytes(0x90, 0b00101000);
 80019ae:	2128      	movs	r1, #40	; 0x28
 80019b0:	2090      	movs	r0, #144	; 0x90
 80019b2:	f000 fad5 	bl	8001f60 <sendBytes>

    // Ref Divider Register-Default value = 1h (Rdiv=1).

    sendBytes(0x1, 0b00010000);
 80019b6:	2110      	movs	r1, #16
 80019b8:	2001      	movs	r0, #1
 80019ba:	f000 fad1 	bl	8001f60 <sendBytes>

    // Set_VCO_Out_Divider(20);

    /* USER CODE END 2 */

    int num_cycles = 10;
 80019be:	230a      	movs	r3, #10
 80019c0:	65fb      	str	r3, [r7, #92]	; 0x5c

    int samples_per_freq = 100;
 80019c2:	2364      	movs	r3, #100	; 0x64
 80019c4:	65bb      	str	r3, [r7, #88]	; 0x58

    int freq_steps = 100;
 80019c6:	2364      	movs	r3, #100	; 0x64
 80019c8:	657b      	str	r3, [r7, #84]	; 0x54

    int start_frequency = 2800;
 80019ca:	23af      	movs	r3, #175	; 0xaf
 80019cc:	011b      	lsls	r3, r3, #4
 80019ce:	653b      	str	r3, [r7, #80]	; 0x50

    int end_frequency = 2950;
 80019d0:	4b44      	ldr	r3, [pc, #272]	; (8001ae4 <main+0x1a0>)
 80019d2:	64fb      	str	r3, [r7, #76]	; 0x4c

    int step_size = (end_frequency - start_frequency) / freq_steps;
 80019d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80019d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80019dc:	0018      	movs	r0, r3
 80019de:	f7fe fc27 	bl	8000230 <__divsi3>
 80019e2:	0003      	movs	r3, r0
 80019e4:	64bb      	str	r3, [r7, #72]	; 0x48

    int sample_count = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	677b      	str	r3, [r7, #116]	; 0x74

    int i = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	673b      	str	r3, [r7, #112]	; 0x70

    int j = 1;
 80019ee:	2301      	movs	r3, #1
 80019f0:	66fb      	str	r3, [r7, #108]	; 0x6c

    int set_freq = 0;
 80019f2:	2300      	movs	r3, #0
 80019f4:	66bb      	str	r3, [r7, #104]	; 0x68

    int on_cycle = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	667b      	str	r3, [r7, #100]	; 0x64
    {
        /* USER CODE END WHILE */

        // Get ADC value

        if (sample_count % samples_per_freq == 0) {
 80019fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019fc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80019fe:	0018      	movs	r0, r3
 8001a00:	f7fe fcfc 	bl	80003fc <__aeabi_idivmod>
 8001a04:	1e0b      	subs	r3, r1, #0
 8001a06:	d12c      	bne.n	8001a62 <main+0x11e>
            if (set_freq >= end_frequency && on_cycle == 0) {
 8001a08:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001a0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	db0b      	blt.n	8001a28 <main+0xe4>
 8001a10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d108      	bne.n	8001a28 <main+0xe4>
                if (j >= num_cycles) {
 8001a16:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001a18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	da50      	bge.n	8001ac0 <main+0x17c>
                    break;
                }

                j = j + 1;
 8001a1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a20:	3301      	adds	r3, #1
 8001a22:	66fb      	str	r3, [r7, #108]	; 0x6c

                i = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	673b      	str	r3, [r7, #112]	; 0x70
            }

            if (on_cycle == 0) {
 8001a28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10d      	bne.n	8001a4a <main+0x106>
                set_freq = start_frequency + step_size * i;
 8001a2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a30:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001a32:	4353      	muls	r3, r2
 8001a34:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001a36:	18d3      	adds	r3, r2, r3
 8001a38:	66bb      	str	r3, [r7, #104]	; 0x68

                Set_VCO_Frequency(set_freq);
 8001a3a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f000 fa29 	bl	8001e94 <Set_VCO_Frequency>

                i = i + 1;
 8001a42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a44:	3301      	adds	r3, #1
 8001a46:	673b      	str	r3, [r7, #112]	; 0x70
 8001a48:	e003      	b.n	8001a52 <main+0x10e>

            } else {
                Set_VCO_Frequency(1500);
 8001a4a:	4b27      	ldr	r3, [pc, #156]	; (8001ae8 <main+0x1a4>)
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f000 fa21 	bl	8001e94 <Set_VCO_Frequency>
            }

            sample_count = 1;
 8001a52:	2301      	movs	r3, #1
 8001a54:	677b      	str	r3, [r7, #116]	; 0x74

            on_cycle = on_cycle == 1 ? 0 : 1;
 8001a56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	1e5a      	subs	r2, r3, #1
 8001a5c:	4193      	sbcs	r3, r2
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	667b      	str	r3, [r7, #100]	; 0x64
        }

        HAL_ADC_Start(&hadc);
 8001a62:	4b22      	ldr	r3, [pc, #136]	; (8001aec <main+0x1a8>)
 8001a64:	0018      	movs	r0, r3
 8001a66:	f001 f979 	bl	8002d5c <HAL_ADC_Start>

        HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	425a      	negs	r2, r3
 8001a6e:	4b1f      	ldr	r3, [pc, #124]	; (8001aec <main+0x1a8>)
 8001a70:	0011      	movs	r1, r2
 8001a72:	0018      	movs	r0, r3
 8001a74:	f001 f9c6 	bl	8002e04 <HAL_ADC_PollForConversion>

        photodiode_in = HAL_ADC_GetValue(&hadc);
 8001a78:	4b1c      	ldr	r3, [pc, #112]	; (8001aec <main+0x1a8>)
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	f001 fa5e 	bl	8002f3c <HAL_ADC_GetValue>
 8001a80:	0002      	movs	r2, r0
 8001a82:	2146      	movs	r1, #70	; 0x46
 8001a84:	187b      	adds	r3, r7, r1
 8001a86:	801a      	strh	r2, [r3, #0]

        // Convert to string and print

        uart_buf_len = sprintf(uart_buf, "%hu %d %d\r\n", photodiode_in,
 8001a88:	187b      	adds	r3, r7, r1
 8001a8a:	881a      	ldrh	r2, [r3, #0]
 8001a8c:	6ebc      	ldr	r4, [r7, #104]	; 0x68
 8001a8e:	4918      	ldr	r1, [pc, #96]	; (8001af0 <main+0x1ac>)
 8001a90:	2514      	movs	r5, #20
 8001a92:	1978      	adds	r0, r7, r5
 8001a94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	0023      	movs	r3, r4
 8001a9a:	f003 fd8b 	bl	80055b4 <siprintf>
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	2163      	movs	r1, #99	; 0x63
 8001aa2:	187b      	adds	r3, r7, r1
 8001aa4:	701a      	strb	r2, [r3, #0]
                               set_freq, on_cycle);
        HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len,
 8001aa6:	187b      	adds	r3, r7, r1
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	2301      	movs	r3, #1
 8001aae:	425b      	negs	r3, r3
 8001ab0:	1979      	adds	r1, r7, r5
 8001ab2:	480a      	ldr	r0, [pc, #40]	; (8001adc <main+0x198>)
 8001ab4:	f003 f844 	bl	8004b40 <HAL_UART_Transmit>
                          HAL_MAX_DELAY);

        sample_count += 1;
 8001ab8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001aba:	3301      	adds	r3, #1
 8001abc:	677b      	str	r3, [r7, #116]	; 0x74
        if (sample_count % samples_per_freq == 0) {
 8001abe:	e79c      	b.n	80019fa <main+0xb6>
                    break;
 8001ac0:	46c0      	nop			; (mov r8, r8)

    // uart_buf_len = sprintf(uart_buf, "%d \r\n", ms2 - ms1);
    // HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len,
    // HAL_MAX_DELAY);

    Set_VCO_Frequency(1500);
 8001ac2:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <main+0x1a4>)
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	f000 f9e5 	bl	8001e94 <Set_VCO_Frequency>
 8001aca:	2300      	movs	r3, #0

    /* USER CODE END 3 */
}
 8001acc:	0018      	movs	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	b01e      	add	sp, #120	; 0x78
 8001ad2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ad4:	50000400 	.word	0x50000400
 8001ad8:	08005ea0 	.word	0x08005ea0
 8001adc:	20000140 	.word	0x20000140
 8001ae0:	00004db8 	.word	0x00004db8
 8001ae4:	00000b86 	.word	0x00000b86
 8001ae8:	000005dc 	.word	0x000005dc
 8001aec:	2000008c 	.word	0x2000008c
 8001af0:	08005eb4 	.word	0x08005eb4

08001af4 <SystemClock_Config>:

  */

void SystemClock_Config(void)

{
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b09f      	sub	sp, #124	; 0x7c
 8001af8:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001afa:	2440      	movs	r4, #64	; 0x40
 8001afc:	193b      	adds	r3, r7, r4
 8001afe:	0018      	movs	r0, r3
 8001b00:	2338      	movs	r3, #56	; 0x38
 8001b02:	001a      	movs	r2, r3
 8001b04:	2100      	movs	r1, #0
 8001b06:	f003 fd4d 	bl	80055a4 <memset>

    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b0a:	232c      	movs	r3, #44	; 0x2c
 8001b0c:	18fb      	adds	r3, r7, r3
 8001b0e:	0018      	movs	r0, r3
 8001b10:	2314      	movs	r3, #20
 8001b12:	001a      	movs	r2, r3
 8001b14:	2100      	movs	r1, #0
 8001b16:	f003 fd45 	bl	80055a4 <memset>

    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	2328      	movs	r3, #40	; 0x28
 8001b20:	001a      	movs	r2, r3
 8001b22:	2100      	movs	r1, #0
 8001b24:	f003 fd3e 	bl	80055a4 <memset>

    /** Configure the main internal regulator output voltage

    */

    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b28:	4b29      	ldr	r3, [pc, #164]	; (8001bd0 <SystemClock_Config+0xdc>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a29      	ldr	r2, [pc, #164]	; (8001bd4 <SystemClock_Config+0xe0>)
 8001b2e:	401a      	ands	r2, r3
 8001b30:	4b27      	ldr	r3, [pc, #156]	; (8001bd0 <SystemClock_Config+0xdc>)
 8001b32:	2180      	movs	r1, #128	; 0x80
 8001b34:	0109      	lsls	r1, r1, #4
 8001b36:	430a      	orrs	r2, r1
 8001b38:	601a      	str	r2, [r3, #0]

    * in the RCC_OscInitTypeDef structure.

    */

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b3a:	0021      	movs	r1, r4
 8001b3c:	187b      	adds	r3, r7, r1
 8001b3e:	2202      	movs	r2, #2
 8001b40:	601a      	str	r2, [r3, #0]

    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b42:	187b      	adds	r3, r7, r1
 8001b44:	2201      	movs	r2, #1
 8001b46:	60da      	str	r2, [r3, #12]

    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b48:	187b      	adds	r3, r7, r1
 8001b4a:	2210      	movs	r2, #16
 8001b4c:	611a      	str	r2, [r3, #16]

    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b4e:	187b      	adds	r3, r7, r1
 8001b50:	2202      	movs	r2, #2
 8001b52:	629a      	str	r2, [r3, #40]	; 0x28

    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b54:	187b      	adds	r3, r7, r1
 8001b56:	2200      	movs	r2, #0
 8001b58:	62da      	str	r2, [r3, #44]	; 0x2c

    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 8001b5a:	187b      	adds	r3, r7, r1
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	631a      	str	r2, [r3, #48]	; 0x30

    RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001b60:	187b      	adds	r3, r7, r1
 8001b62:	2280      	movs	r2, #128	; 0x80
 8001b64:	03d2      	lsls	r2, r2, #15
 8001b66:	635a      	str	r2, [r3, #52]	; 0x34

    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b68:	187b      	adds	r3, r7, r1
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f001 fd6a 	bl	8003644 <HAL_RCC_OscConfig>
 8001b70:	1e03      	subs	r3, r0, #0
 8001b72:	d001      	beq.n	8001b78 <SystemClock_Config+0x84>

    {
        Error_Handler();
 8001b74:	f000 fd8e 	bl	8002694 <Error_Handler>

    /** Initializes the CPU, AHB and APB buses clocks

    */

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001b78:	212c      	movs	r1, #44	; 0x2c
 8001b7a:	187b      	adds	r3, r7, r1
 8001b7c:	220f      	movs	r2, #15
 8001b7e:	601a      	str	r2, [r3, #0]

                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b80:	187b      	adds	r3, r7, r1
 8001b82:	2203      	movs	r2, #3
 8001b84:	605a      	str	r2, [r3, #4]

    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b86:	187b      	adds	r3, r7, r1
 8001b88:	2200      	movs	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]

    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b8c:	187b      	adds	r3, r7, r1
 8001b8e:	2200      	movs	r2, #0
 8001b90:	60da      	str	r2, [r3, #12]

    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b92:	187b      	adds	r3, r7, r1
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b98:	187b      	adds	r3, r7, r1
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	f002 f925 	bl	8003dec <HAL_RCC_ClockConfig>
 8001ba2:	1e03      	subs	r3, r0, #0
 8001ba4:	d001      	beq.n	8001baa <SystemClock_Config+0xb6>

    {
        Error_Handler();
 8001ba6:	f000 fd75 	bl	8002694 <Error_Handler>
    }

    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	2202      	movs	r2, #2
 8001bae:	601a      	str	r2, [r3, #0]

    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	611a      	str	r2, [r3, #16]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	0018      	movs	r0, r3
 8001bba:	f002 fb3b 	bl	8004234 <HAL_RCCEx_PeriphCLKConfig>
 8001bbe:	1e03      	subs	r3, r0, #0
 8001bc0:	d001      	beq.n	8001bc6 <SystemClock_Config+0xd2>

    {
        Error_Handler();
 8001bc2:	f000 fd67 	bl	8002694 <Error_Handler>
    }
}
 8001bc6:	46c0      	nop			; (mov r8, r8)
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	b01f      	add	sp, #124	; 0x7c
 8001bcc:	bd90      	pop	{r4, r7, pc}
 8001bce:	46c0      	nop			; (mov r8, r8)
 8001bd0:	40007000 	.word	0x40007000
 8001bd4:	ffffe7ff 	.word	0xffffe7ff

08001bd8 <MX_ADC_Init>:

  */

static void MX_ADC_Init(void)

{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN ADC_Init 0 */

    /* USER CODE END ADC_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 8001bde:	003b      	movs	r3, r7
 8001be0:	0018      	movs	r0, r3
 8001be2:	2308      	movs	r3, #8
 8001be4:	001a      	movs	r2, r3
 8001be6:	2100      	movs	r1, #0
 8001be8:	f003 fcdc 	bl	80055a4 <memset>
    /** Configure the global features of the ADC (Clock, Resolution, Data
       Alignment and number of conversion)

    */

    hadc.Instance = ADC1;
 8001bec:	4b2a      	ldr	r3, [pc, #168]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001bee:	4a2b      	ldr	r2, [pc, #172]	; (8001c9c <MX_ADC_Init+0xc4>)
 8001bf0:	601a      	str	r2, [r3, #0]

    hadc.Init.OversamplingMode = DISABLE;
 8001bf2:	4b29      	ldr	r3, [pc, #164]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	63da      	str	r2, [r3, #60]	; 0x3c

    hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001bf8:	4b27      	ldr	r3, [pc, #156]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001bfa:	2280      	movs	r2, #128	; 0x80
 8001bfc:	05d2      	lsls	r2, r2, #23
 8001bfe:	605a      	str	r2, [r3, #4]

    hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001c00:	4b25      	ldr	r3, [pc, #148]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	609a      	str	r2, [r3, #8]

    hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c06:	4b24      	ldr	r3, [pc, #144]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	639a      	str	r2, [r3, #56]	; 0x38

    hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001c0c:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	611a      	str	r2, [r3, #16]

    hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c12:	4b21      	ldr	r3, [pc, #132]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	60da      	str	r2, [r3, #12]

    hadc.Init.ContinuousConvMode = DISABLE;
 8001c18:	4b1f      	ldr	r3, [pc, #124]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	5499      	strb	r1, [r3, r2]

    hadc.Init.DiscontinuousConvMode = DISABLE;
 8001c20:	4b1d      	ldr	r3, [pc, #116]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c22:	2221      	movs	r2, #33	; 0x21
 8001c24:	2100      	movs	r1, #0
 8001c26:	5499      	strb	r1, [r3, r2]

    hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c28:	4b1b      	ldr	r3, [pc, #108]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	629a      	str	r2, [r3, #40]	; 0x28

    hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c2e:	4b1a      	ldr	r3, [pc, #104]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c30:	22c2      	movs	r2, #194	; 0xc2
 8001c32:	32ff      	adds	r2, #255	; 0xff
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24

    hadc.Init.DMAContinuousRequests = DISABLE;
 8001c36:	4b18      	ldr	r3, [pc, #96]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c38:	222c      	movs	r2, #44	; 0x2c
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	5499      	strb	r1, [r3, r2]

    hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c3e:	4b16      	ldr	r3, [pc, #88]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c40:	2204      	movs	r2, #4
 8001c42:	615a      	str	r2, [r3, #20]

    hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c44:	4b14      	ldr	r3, [pc, #80]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	631a      	str	r2, [r3, #48]	; 0x30

    hadc.Init.LowPowerAutoWait = DISABLE;
 8001c4a:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]

    hadc.Init.LowPowerFrequencyMode = DISABLE;
 8001c50:	4b11      	ldr	r3, [pc, #68]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	635a      	str	r2, [r3, #52]	; 0x34

    hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001c56:	4b10      	ldr	r3, [pc, #64]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	61da      	str	r2, [r3, #28]

    if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001c5c:	4b0e      	ldr	r3, [pc, #56]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c5e:	0018      	movs	r0, r3
 8001c60:	f000 ff08 	bl	8002a74 <HAL_ADC_Init>
 8001c64:	1e03      	subs	r3, r0, #0
 8001c66:	d001      	beq.n	8001c6c <MX_ADC_Init+0x94>

    {
        Error_Handler();
 8001c68:	f000 fd14 	bl	8002694 <Error_Handler>

    /** Configure for the selected ADC regular channel to be converted.

    */

    sConfig.Channel = ADC_CHANNEL_0;
 8001c6c:	003b      	movs	r3, r7
 8001c6e:	2201      	movs	r2, #1
 8001c70:	601a      	str	r2, [r3, #0]

    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001c72:	003b      	movs	r3, r7
 8001c74:	2280      	movs	r2, #128	; 0x80
 8001c76:	0152      	lsls	r2, r2, #5
 8001c78:	605a      	str	r2, [r3, #4]

    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001c7a:	003a      	movs	r2, r7
 8001c7c:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <MX_ADC_Init+0xc0>)
 8001c7e:	0011      	movs	r1, r2
 8001c80:	0018      	movs	r0, r3
 8001c82:	f001 f967 	bl	8002f54 <HAL_ADC_ConfigChannel>
 8001c86:	1e03      	subs	r3, r0, #0
 8001c88:	d001      	beq.n	8001c8e <MX_ADC_Init+0xb6>

    {
        Error_Handler();
 8001c8a:	f000 fd03 	bl	8002694 <Error_Handler>
    }

    /* USER CODE BEGIN ADC_Init 2 */

    /* USER CODE END ADC_Init 2 */
}
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	46bd      	mov	sp, r7
 8001c92:	b002      	add	sp, #8
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	2000008c 	.word	0x2000008c
 8001c9c:	40012400 	.word	0x40012400

08001ca0 <MX_SPI1_Init>:

  */

static void MX_SPI1_Init(void)

{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0

    /* USER CODE END SPI1_Init 1 */

    /* SPI1 parameter configuration*/

    hspi1.Instance = SPI1;
 8001ca4:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001ca6:	4a19      	ldr	r2, [pc, #100]	; (8001d0c <MX_SPI1_Init+0x6c>)
 8001ca8:	601a      	str	r2, [r3, #0]

    hspi1.Init.Mode = SPI_MODE_MASTER;
 8001caa:	4b17      	ldr	r3, [pc, #92]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cac:	2282      	movs	r2, #130	; 0x82
 8001cae:	0052      	lsls	r2, r2, #1
 8001cb0:	605a      	str	r2, [r3, #4]

    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cb2:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]

    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cb8:	4b13      	ldr	r3, [pc, #76]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	60da      	str	r2, [r3, #12]

    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001cbe:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	611a      	str	r2, [r3, #16]

    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cc4:	4b10      	ldr	r3, [pc, #64]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	615a      	str	r2, [r3, #20]

    hspi1.Init.NSS = SPI_NSS_SOFT;
 8001cca:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001ccc:	2280      	movs	r2, #128	; 0x80
 8001cce:	0092      	lsls	r2, r2, #2
 8001cd0:	619a      	str	r2, [r3, #24]

    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001cd2:	4b0d      	ldr	r3, [pc, #52]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cd4:	2208      	movs	r2, #8
 8001cd6:	61da      	str	r2, [r3, #28]

    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	621a      	str	r2, [r3, #32]

    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cde:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	625a      	str	r2, [r3, #36]	; 0x24

    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	629a      	str	r2, [r3, #40]	; 0x28

    hspi1.Init.CRCPolynomial = 7;
 8001cea:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cec:	2207      	movs	r2, #7
 8001cee:	62da      	str	r2, [r3, #44]	; 0x2c

    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cf0:	4b05      	ldr	r3, [pc, #20]	; (8001d08 <MX_SPI1_Init+0x68>)
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	f002 fc12 	bl	800451c <HAL_SPI_Init>
 8001cf8:	1e03      	subs	r3, r0, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_SPI1_Init+0x60>

    {
        Error_Handler();
 8001cfc:	f000 fcca 	bl	8002694 <Error_Handler>
    }

    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */
}
 8001d00:	46c0      	nop			; (mov r8, r8)
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	46c0      	nop			; (mov r8, r8)
 8001d08:	200000e8 	.word	0x200000e8
 8001d0c:	40013000 	.word	0x40013000

08001d10 <MX_USART2_UART_Init>:

  */

static void MX_USART2_UART_Init(void)

{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */

    huart2.Instance = USART2;
 8001d14:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d16:	4a15      	ldr	r2, [pc, #84]	; (8001d6c <MX_USART2_UART_Init+0x5c>)
 8001d18:	601a      	str	r2, [r3, #0]

    huart2.Init.BaudRate = 115200;
 8001d1a:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d1c:	22e1      	movs	r2, #225	; 0xe1
 8001d1e:	0252      	lsls	r2, r2, #9
 8001d20:	605a      	str	r2, [r3, #4]

    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]

    huart2.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b0f      	ldr	r3, [pc, #60]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]

    huart2.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]

    huart2.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]

    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]

    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d40:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]

    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d46:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	621a      	str	r2, [r3, #32]

    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d52:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d54:	0018      	movs	r0, r3
 8001d56:	f002 fe9f 	bl	8004a98 <HAL_UART_Init>
 8001d5a:	1e03      	subs	r3, r0, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_USART2_UART_Init+0x52>

    {
        Error_Handler();
 8001d5e:	f000 fc99 	bl	8002694 <Error_Handler>
    }

    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */
}
 8001d62:	46c0      	nop			; (mov r8, r8)
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000140 	.word	0x20000140
 8001d6c:	40004400 	.word	0x40004400

08001d70 <MX_GPIO_Init>:

  */

static void MX_GPIO_Init(void)

{
 8001d70:	b590      	push	{r4, r7, lr}
 8001d72:	b08b      	sub	sp, #44	; 0x2c
 8001d74:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d76:	2414      	movs	r4, #20
 8001d78:	193b      	adds	r3, r7, r4
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	2314      	movs	r3, #20
 8001d7e:	001a      	movs	r2, r3
 8001d80:	2100      	movs	r1, #0
 8001d82:	f003 fc0f 	bl	80055a4 <memset>

    /* GPIO Ports Clock Enable */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d86:	4b40      	ldr	r3, [pc, #256]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d8a:	4b3f      	ldr	r3, [pc, #252]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001d8c:	2104      	movs	r1, #4
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d92:	4b3d      	ldr	r3, [pc, #244]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d96:	2204      	movs	r2, #4
 8001d98:	4013      	ands	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d9e:	4b3a      	ldr	r3, [pc, #232]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001da0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001da2:	4b39      	ldr	r3, [pc, #228]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001da4:	2180      	movs	r1, #128	; 0x80
 8001da6:	430a      	orrs	r2, r1
 8001da8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001daa:	4b37      	ldr	r3, [pc, #220]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dae:	2280      	movs	r2, #128	; 0x80
 8001db0:	4013      	ands	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db6:	4b34      	ldr	r3, [pc, #208]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dba:	4b33      	ldr	r3, [pc, #204]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001dc2:	4b31      	ldr	r3, [pc, #196]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	4013      	ands	r3, r2
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dce:	4b2e      	ldr	r3, [pc, #184]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd2:	4b2d      	ldr	r3, [pc, #180]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001dd4:	2102      	movs	r1, #2
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001dda:	4b2b      	ldr	r3, [pc, #172]	; (8001e88 <MX_GPIO_Init+0x118>)
 8001ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dde:	2202      	movs	r2, #2
 8001de0:	4013      	ands	r3, r2
 8001de2:	607b      	str	r3, [r7, #4]
 8001de4:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001de6:	4b29      	ldr	r3, [pc, #164]	; (8001e8c <MX_GPIO_Init+0x11c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	2140      	movs	r1, #64	; 0x40
 8001dec:	0018      	movs	r0, r3
 8001dee:	f001 fc0b 	bl	8003608 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : B1_Pin */

    GPIO_InitStruct.Pin = B1_Pin;
 8001df2:	193b      	adds	r3, r7, r4
 8001df4:	2280      	movs	r2, #128	; 0x80
 8001df6:	0192      	lsls	r2, r2, #6
 8001df8:	601a      	str	r2, [r3, #0]

    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dfa:	193b      	adds	r3, r7, r4
 8001dfc:	2284      	movs	r2, #132	; 0x84
 8001dfe:	0392      	lsls	r2, r2, #14
 8001e00:	605a      	str	r2, [r3, #4]

    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	193b      	adds	r3, r7, r4
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]

    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e08:	193b      	adds	r3, r7, r4
 8001e0a:	4a21      	ldr	r2, [pc, #132]	; (8001e90 <MX_GPIO_Init+0x120>)
 8001e0c:	0019      	movs	r1, r3
 8001e0e:	0010      	movs	r0, r2
 8001e10:	f001 fa7c 	bl	800330c <HAL_GPIO_Init>

    /*Configure GPIO pin : PA10 */

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e14:	193b      	adds	r3, r7, r4
 8001e16:	2280      	movs	r2, #128	; 0x80
 8001e18:	00d2      	lsls	r2, r2, #3
 8001e1a:	601a      	str	r2, [r3, #0]

    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e1c:	193b      	adds	r3, r7, r4
 8001e1e:	2203      	movs	r2, #3
 8001e20:	605a      	str	r2, [r3, #4]

    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	193b      	adds	r3, r7, r4
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e28:	193a      	adds	r2, r7, r4
 8001e2a:	23a0      	movs	r3, #160	; 0xa0
 8001e2c:	05db      	lsls	r3, r3, #23
 8001e2e:	0011      	movs	r1, r2
 8001e30:	0018      	movs	r0, r3
 8001e32:	f001 fa6b 	bl	800330c <HAL_GPIO_Init>

    /*Configure GPIO pin : PA12 */

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e36:	193b      	adds	r3, r7, r4
 8001e38:	2280      	movs	r2, #128	; 0x80
 8001e3a:	0152      	lsls	r2, r2, #5
 8001e3c:	601a      	str	r2, [r3, #0]

    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e3e:	193b      	adds	r3, r7, r4
 8001e40:	2200      	movs	r2, #0
 8001e42:	605a      	str	r2, [r3, #4]

    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	193b      	adds	r3, r7, r4
 8001e46:	2200      	movs	r2, #0
 8001e48:	609a      	str	r2, [r3, #8]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4a:	193a      	adds	r2, r7, r4
 8001e4c:	23a0      	movs	r3, #160	; 0xa0
 8001e4e:	05db      	lsls	r3, r3, #23
 8001e50:	0011      	movs	r1, r2
 8001e52:	0018      	movs	r0, r3
 8001e54:	f001 fa5a 	bl	800330c <HAL_GPIO_Init>

    /*Configure GPIO pin : PB6 */

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e58:	0021      	movs	r1, r4
 8001e5a:	187b      	adds	r3, r7, r1
 8001e5c:	2240      	movs	r2, #64	; 0x40
 8001e5e:	601a      	str	r2, [r3, #0]

    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e60:	187b      	adds	r3, r7, r1
 8001e62:	2201      	movs	r2, #1
 8001e64:	605a      	str	r2, [r3, #4]

    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	187b      	adds	r3, r7, r1
 8001e68:	2200      	movs	r2, #0
 8001e6a:	609a      	str	r2, [r3, #8]

    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6c:	187b      	adds	r3, r7, r1
 8001e6e:	2200      	movs	r2, #0
 8001e70:	60da      	str	r2, [r3, #12]

    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e72:	187b      	adds	r3, r7, r1
 8001e74:	4a05      	ldr	r2, [pc, #20]	; (8001e8c <MX_GPIO_Init+0x11c>)
 8001e76:	0019      	movs	r1, r3
 8001e78:	0010      	movs	r0, r2
 8001e7a:	f001 fa47 	bl	800330c <HAL_GPIO_Init>
}
 8001e7e:	46c0      	nop			; (mov r8, r8)
 8001e80:	46bd      	mov	sp, r7
 8001e82:	b00b      	add	sp, #44	; 0x2c
 8001e84:	bd90      	pop	{r4, r7, pc}
 8001e86:	46c0      	nop			; (mov r8, r8)
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	50000400 	.word	0x50000400
 8001e90:	50000800 	.word	0x50000800

08001e94 <Set_VCO_Frequency>:
    sendBytes(0x0, 0b00101000);
}

/* USER CODE BEGIN 4 */

void Set_VCO_Frequency(int freq) {
 8001e94:	b5b0      	push	{r4, r5, r7, lr}
 8001e96:	b08a      	sub	sp, #40	; 0x28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
    int xtal = 50;
 8001e9c:	2332      	movs	r3, #50	; 0x32
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24

    int integer_data = freq / xtal;
 8001ea0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7fe f9c4 	bl	8000230 <__divsi3>
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	623b      	str	r3, [r7, #32]

    int frac_mod = freq % xtal;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f7fe faa3 	bl	80003fc <__aeabi_idivmod>
 8001eb6:	000b      	movs	r3, r1
 8001eb8:	61fb      	str	r3, [r7, #28]

    double frac_value = 1.0 * freq / xtal - integer_data;
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff fce8 	bl	8001890 <__aeabi_i2d>
 8001ec0:	0004      	movs	r4, r0
 8001ec2:	000d      	movs	r5, r1
 8001ec4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ec6:	f7ff fce3 	bl	8001890 <__aeabi_i2d>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	000b      	movs	r3, r1
 8001ece:	0020      	movs	r0, r4
 8001ed0:	0029      	movs	r1, r5
 8001ed2:	f7fe fbb3 	bl	800063c <__aeabi_ddiv>
 8001ed6:	0002      	movs	r2, r0
 8001ed8:	000b      	movs	r3, r1
 8001eda:	0014      	movs	r4, r2
 8001edc:	001d      	movs	r5, r3
 8001ede:	6a38      	ldr	r0, [r7, #32]
 8001ee0:	f7ff fcd6 	bl	8001890 <__aeabi_i2d>
 8001ee4:	0002      	movs	r2, r0
 8001ee6:	000b      	movs	r3, r1
 8001ee8:	0020      	movs	r0, r4
 8001eea:	0029      	movs	r1, r5
 8001eec:	f7ff f908 	bl	8001100 <__aeabi_dsub>
 8001ef0:	0002      	movs	r2, r0
 8001ef2:	000b      	movs	r3, r1
 8001ef4:	613a      	str	r2, [r7, #16]
 8001ef6:	617b      	str	r3, [r7, #20]

    int frac_data = frac_value * pow(2, 24);
 8001ef8:	2200      	movs	r2, #0
 8001efa:	4b18      	ldr	r3, [pc, #96]	; (8001f5c <Set_VCO_Frequency+0xc8>)
 8001efc:	6938      	ldr	r0, [r7, #16]
 8001efe:	6979      	ldr	r1, [r7, #20]
 8001f00:	f7fe fe92 	bl	8000c28 <__aeabi_dmul>
 8001f04:	0002      	movs	r2, r0
 8001f06:	000b      	movs	r3, r1
 8001f08:	0010      	movs	r0, r2
 8001f0a:	0019      	movs	r1, r3
 8001f0c:	f7ff fc8a 	bl	8001824 <__aeabi_d2iz>
 8001f10:	0003      	movs	r3, r0
 8001f12:	60fb      	str	r3, [r7, #12]

    uint8_t reg_5 = 0b00101000;
 8001f14:	240b      	movs	r4, #11
 8001f16:	193b      	adds	r3, r7, r4
 8001f18:	2228      	movs	r2, #40	; 0x28
 8001f1a:	701a      	strb	r2, [r3, #0]

    // REG 3 1C

    uint8_t reg_3 = 0b00011000;
 8001f1c:	210a      	movs	r1, #10
 8001f1e:	187b      	adds	r3, r7, r1
 8001f20:	2218      	movs	r2, #24
 8001f22:	701a      	strb	r2, [r3, #0]

    sendBytes(integer_data, reg_3);
 8001f24:	187b      	adds	r3, r7, r1
 8001f26:	781a      	ldrb	r2, [r3, #0]
 8001f28:	6a3b      	ldr	r3, [r7, #32]
 8001f2a:	0011      	movs	r1, r2
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f000 f817 	bl	8001f60 <sendBytes>

    // REG 5 0

    sendBytes(0, reg_5);
 8001f32:	193b      	adds	r3, r7, r4
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	0019      	movs	r1, r3
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f000 f811 	bl	8001f60 <sendBytes>

    // REG 4 0

    uint8_t reg_4 = 0b00100000;
 8001f3e:	2109      	movs	r1, #9
 8001f40:	187b      	adds	r3, r7, r1
 8001f42:	2220      	movs	r2, #32
 8001f44:	701a      	strb	r2, [r3, #0]

    sendBytes(frac_data, reg_4);
 8001f46:	187b      	adds	r3, r7, r1
 8001f48:	781a      	ldrb	r2, [r3, #0]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	0011      	movs	r1, r2
 8001f4e:	0018      	movs	r0, r3
 8001f50:	f000 f806 	bl	8001f60 <sendBytes>
}
 8001f54:	46c0      	nop			; (mov r8, r8)
 8001f56:	46bd      	mov	sp, r7
 8001f58:	b00a      	add	sp, #40	; 0x28
 8001f5a:	bdb0      	pop	{r4, r5, r7, pc}
 8001f5c:	41700000 	.word	0x41700000

08001f60 <sendBytes>:

void sendBytes(int data, uint8_t addressByte) {
 8001f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	000a      	movs	r2, r1
 8001f6a:	1cfb      	adds	r3, r7, #3
 8001f6c:	701a      	strb	r2, [r3, #0]
    uint8_t firstIntDataByte = data & 0xff;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	240f      	movs	r4, #15
 8001f74:	193b      	adds	r3, r7, r4
 8001f76:	701a      	strb	r2, [r3, #0]

    data = data >> 8;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	121b      	asrs	r3, r3, #8
 8001f7c:	607b      	str	r3, [r7, #4]

    uint8_t secondIntDataByte = data & 0xff;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	250e      	movs	r5, #14
 8001f84:	197b      	adds	r3, r7, r5
 8001f86:	701a      	strb	r2, [r3, #0]

    data = data >> 8;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	121b      	asrs	r3, r3, #8
 8001f8c:	607b      	str	r3, [r7, #4]

    uint8_t thirdIntDataByte = data & 0xff;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	260d      	movs	r6, #13
 8001f94:	19bb      	adds	r3, r7, r6
 8001f96:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 8001f98:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <sendBytes+0x88>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2140      	movs	r1, #64	; 0x40
 8001f9e:	0018      	movs	r0, r3
 8001fa0:	f001 fb32 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&thirdIntDataByte, 1, 100);
 8001fa4:	19b9      	adds	r1, r7, r6
 8001fa6:	4811      	ldr	r0, [pc, #68]	; (8001fec <sendBytes+0x8c>)
 8001fa8:	2364      	movs	r3, #100	; 0x64
 8001faa:	2201      	movs	r2, #1
 8001fac:	f002 fb4a 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&secondIntDataByte, 1, 100);
 8001fb0:	1979      	adds	r1, r7, r5
 8001fb2:	480e      	ldr	r0, [pc, #56]	; (8001fec <sendBytes+0x8c>)
 8001fb4:	2364      	movs	r3, #100	; 0x64
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f002 fb44 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&firstIntDataByte, 1, 100);
 8001fbc:	1939      	adds	r1, r7, r4
 8001fbe:	480b      	ldr	r0, [pc, #44]	; (8001fec <sendBytes+0x8c>)
 8001fc0:	2364      	movs	r3, #100	; 0x64
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f002 fb3e 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&addressByte, 1, 100);
 8001fc8:	1cf9      	adds	r1, r7, #3
 8001fca:	4808      	ldr	r0, [pc, #32]	; (8001fec <sendBytes+0x8c>)
 8001fcc:	2364      	movs	r3, #100	; 0x64
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f002 fb38 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8001fd4:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <sendBytes+0x88>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	2140      	movs	r1, #64	; 0x40
 8001fda:	0018      	movs	r0, r3
 8001fdc:	f001 fb14 	bl	8003608 <HAL_GPIO_WritePin>
}
 8001fe0:	46c0      	nop			; (mov r8, r8)
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	b005      	add	sp, #20
 8001fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fe8:	50000400 	.word	0x50000400
 8001fec:	200000e8 	.word	0x200000e8

08001ff0 <Initialize_Microwave_Generator>:

void Initialize_Microwave_Generator(void) {
 8001ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ff2:	b08b      	sub	sp, #44	; 0x2c
 8001ff4:	af00      	add	r7, sp, #0
    uint8_t VarZero = 0b00000000;
 8001ff6:	2427      	movs	r4, #39	; 0x27
 8001ff8:	193b      	adds	r3, r7, r4
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]

    uint8_t VarOne = 0b00100000;
 8001ffe:	2626      	movs	r6, #38	; 0x26
 8002000:	19bb      	adds	r3, r7, r6
 8002002:	2220      	movs	r2, #32
 8002004:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwo = 0b00000010;
 8002006:	2325      	movs	r3, #37	; 0x25
 8002008:	18fb      	adds	r3, r7, r3
 800200a:	2202      	movs	r2, #2
 800200c:	701a      	strb	r2, [r3, #0]

    uint8_t VarThree = 0b00001000;
 800200e:	2224      	movs	r2, #36	; 0x24
 8002010:	18bb      	adds	r3, r7, r2
 8002012:	2208      	movs	r2, #8
 8002014:	701a      	strb	r2, [r3, #0]

    uint8_t VarFour = 0b00000001;
 8002016:	2323      	movs	r3, #35	; 0x23
 8002018:	18fb      	adds	r3, r7, r3
 800201a:	2201      	movs	r2, #1
 800201c:	701a      	strb	r2, [r3, #0]

    uint8_t VarFive = 0b00010000;
 800201e:	2122      	movs	r1, #34	; 0x22
 8002020:	187b      	adds	r3, r7, r1
 8002022:	2210      	movs	r2, #16
 8002024:	701a      	strb	r2, [r3, #0]

    uint8_t VarSix = 0b10010000;
 8002026:	2521      	movs	r5, #33	; 0x21
 8002028:	197b      	adds	r3, r7, r5
 800202a:	2290      	movs	r2, #144	; 0x90
 800202c:	701a      	strb	r2, [r3, #0]

    uint8_t VarSeven = 0b00101000;
 800202e:	2520      	movs	r5, #32
 8002030:	197b      	adds	r3, r7, r5
 8002032:	2228      	movs	r2, #40	; 0x28
 8002034:	701a      	strb	r2, [r3, #0]

    uint8_t VarEight = 0b00001111;
 8002036:	221f      	movs	r2, #31
 8002038:	18bb      	adds	r3, r7, r2
 800203a:	220f      	movs	r2, #15
 800203c:	701a      	strb	r2, [r3, #0]

    uint8_t VarNine = 0b10011000;
 800203e:	211e      	movs	r1, #30
 8002040:	187b      	adds	r3, r7, r1
 8002042:	2298      	movs	r2, #152	; 0x98
 8002044:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneZero = 0b01001011;
 8002046:	211d      	movs	r1, #29
 8002048:	187b      	adds	r3, r7, r1
 800204a:	224b      	movs	r2, #75	; 0x4b
 800204c:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneOne = 0b00111000;
 800204e:	211c      	movs	r1, #28
 8002050:	187b      	adds	r3, r7, r1
 8002052:	2238      	movs	r2, #56	; 0x38
 8002054:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneTwo = 0b01001010;
 8002056:	231b      	movs	r3, #27
 8002058:	18fb      	adds	r3, r7, r3
 800205a:	224a      	movs	r2, #74	; 0x4a
 800205c:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneThree = 0b00110000;
 800205e:	231a      	movs	r3, #26
 8002060:	18fb      	adds	r3, r7, r3
 8002062:	2230      	movs	r2, #48	; 0x30
 8002064:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneFour = 0b01001101;
 8002066:	2319      	movs	r3, #25
 8002068:	18fb      	adds	r3, r7, r3
 800206a:	224d      	movs	r2, #77	; 0x4d
 800206c:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneFive = 0b11000001;
 800206e:	2218      	movs	r2, #24
 8002070:	18bb      	adds	r3, r7, r2
 8002072:	22c1      	movs	r2, #193	; 0xc1
 8002074:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneSix = 0b10111110;
 8002076:	2117      	movs	r1, #23
 8002078:	187b      	adds	r3, r7, r1
 800207a:	22be      	movs	r2, #190	; 0xbe
 800207c:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneSeven = 0b11111111;
 800207e:	2016      	movs	r0, #22
 8002080:	183b      	adds	r3, r7, r0
 8002082:	22ff      	movs	r2, #255	; 0xff
 8002084:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneEight = 0b01000000;
 8002086:	2315      	movs	r3, #21
 8002088:	18fb      	adds	r3, r7, r3
 800208a:	2240      	movs	r2, #64	; 0x40
 800208c:	701a      	strb	r2, [r3, #0]

    uint8_t VarOneNine = 0b00111111;
 800208e:	2214      	movs	r2, #20
 8002090:	18bb      	adds	r3, r7, r2
 8002092:	223f      	movs	r2, #63	; 0x3f
 8002094:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoZero = 0b11111110;
 8002096:	2113      	movs	r1, #19
 8002098:	187b      	adds	r3, r7, r1
 800209a:	22fe      	movs	r2, #254	; 0xfe
 800209c:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoOne = 0b11111101;
 800209e:	2012      	movs	r0, #18
 80020a0:	183b      	adds	r3, r7, r0
 80020a2:	22fd      	movs	r2, #253	; 0xfd
 80020a4:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoTwo = 0b01001000;
 80020a6:	2311      	movs	r3, #17
 80020a8:	18fb      	adds	r3, r7, r3
 80020aa:	2248      	movs	r2, #72	; 0x48
 80020ac:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoThree = 0b01000110;
 80020ae:	2210      	movs	r2, #16
 80020b0:	18bb      	adds	r3, r7, r2
 80020b2:	2246      	movs	r2, #70	; 0x46
 80020b4:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoFour = 0b01010000;
 80020b6:	210f      	movs	r1, #15
 80020b8:	187b      	adds	r3, r7, r1
 80020ba:	2250      	movs	r2, #80	; 0x50
 80020bc:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoFive = 0b01001111;
 80020be:	200e      	movs	r0, #14
 80020c0:	183b      	adds	r3, r7, r0
 80020c2:	224f      	movs	r2, #79	; 0x4f
 80020c4:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoSix = 0b10000000;
 80020c6:	230d      	movs	r3, #13
 80020c8:	18fb      	adds	r3, r7, r3
 80020ca:	2280      	movs	r2, #128	; 0x80
 80020cc:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoSeven = 0b01100001;
 80020ce:	220c      	movs	r2, #12
 80020d0:	18bb      	adds	r3, r7, r2
 80020d2:	2261      	movs	r2, #97	; 0x61
 80020d4:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoEight = 0b01011000;
 80020d6:	210b      	movs	r1, #11
 80020d8:	187b      	adds	r3, r7, r1
 80020da:	2258      	movs	r2, #88	; 0x58
 80020dc:	701a      	strb	r2, [r3, #0]

    uint8_t VarTwoNine = 0b01100000;
 80020de:	200a      	movs	r0, #10
 80020e0:	183b      	adds	r3, r7, r0
 80020e2:	2260      	movs	r2, #96	; 0x60
 80020e4:	701a      	strb	r2, [r3, #0]

    uint8_t VarThreeZero = 0b10000001;
 80020e6:	2309      	movs	r3, #9
 80020e8:	18fb      	adds	r3, r7, r3
 80020ea:	2281      	movs	r2, #129	; 0x81
 80020ec:	701a      	strb	r2, [r3, #0]

    uint8_t VarThreeOne = 0b01111000;
 80020ee:	2208      	movs	r2, #8
 80020f0:	18bb      	adds	r3, r7, r2
 80020f2:	2278      	movs	r2, #120	; 0x78
 80020f4:	701a      	strb	r2, [r3, #0]

    uint8_t VarThreeTwo = 0b00101010;
 80020f6:	1dfb      	adds	r3, r7, #7
 80020f8:	222a      	movs	r2, #42	; 0x2a
 80020fa:	701a      	strb	r2, [r3, #0]

    uint8_t VarThreeThree = 0b00011000;
 80020fc:	1dbb      	adds	r3, r7, #6
 80020fe:	2218      	movs	r2, #24
 8002100:	701a      	strb	r2, [r3, #0]

    uint8_t VarThreeFour = 0b01100110;
 8002102:	1d7b      	adds	r3, r7, #5
 8002104:	2266      	movs	r2, #102	; 0x66
 8002106:	701a      	strb	r2, [r3, #0]

    // REG 0 20

    // RESET command.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 8002108:	4bfe      	ldr	r3, [pc, #1016]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800210a:	2200      	movs	r2, #0
 800210c:	2140      	movs	r1, #64	; 0x40
 800210e:	0018      	movs	r0, r3
 8002110:	f001 fa7a 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002114:	1939      	adds	r1, r7, r4
 8002116:	48fc      	ldr	r0, [pc, #1008]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002118:	2364      	movs	r3, #100	; 0x64
 800211a:	2201      	movs	r2, #1
 800211c:	f002 fa92 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002120:	1939      	adds	r1, r7, r4
 8002122:	48f9      	ldr	r0, [pc, #996]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002124:	2364      	movs	r3, #100	; 0x64
 8002126:	2201      	movs	r2, #1
 8002128:	f002 fa8c 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOne, 1, 100);
 800212c:	19b9      	adds	r1, r7, r6
 800212e:	48f6      	ldr	r0, [pc, #984]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002130:	2364      	movs	r3, #100	; 0x64
 8002132:	2201      	movs	r2, #1
 8002134:	f002 fa86 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002138:	1939      	adds	r1, r7, r4
 800213a:	48f3      	ldr	r0, [pc, #972]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800213c:	2364      	movs	r3, #100	; 0x64
 800213e:	2201      	movs	r2, #1
 8002140:	f002 fa80 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8002144:	4bef      	ldr	r3, [pc, #956]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 8002146:	2201      	movs	r2, #1
 8002148:	2140      	movs	r1, #64	; 0x40
 800214a:	0018      	movs	r0, r3
 800214c:	f001 fa5c 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 8002150:	2032      	movs	r0, #50	; 0x32
 8002152:	f000 fc6b 	bl	8002a2c <HAL_Delay>

    // Default = 2.  This value assigns PLL Chip Enable control to the SPI Reg 1
    // [1], 1 enabled, 0 disabled.  To assign PLL CE control to CE pin, write
    // Reg 1[0]=1.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 8002156:	4beb      	ldr	r3, [pc, #940]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 8002158:	2200      	movs	r2, #0
 800215a:	2140      	movs	r1, #64	; 0x40
 800215c:	0018      	movs	r0, r3
 800215e:	f001 fa53 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002162:	1939      	adds	r1, r7, r4
 8002164:	48e8      	ldr	r0, [pc, #928]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002166:	2364      	movs	r3, #100	; 0x64
 8002168:	2201      	movs	r2, #1
 800216a:	f002 fa6b 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 800216e:	1939      	adds	r1, r7, r4
 8002170:	48e5      	ldr	r0, [pc, #916]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002172:	2364      	movs	r3, #100	; 0x64
 8002174:	2201      	movs	r2, #1
 8002176:	f002 fa65 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwo, 1, 100);
 800217a:	2025      	movs	r0, #37	; 0x25
 800217c:	1839      	adds	r1, r7, r0
 800217e:	48e2      	ldr	r0, [pc, #904]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002180:	2364      	movs	r3, #100	; 0x64
 8002182:	2201      	movs	r2, #1
 8002184:	f002 fa5e 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarThree, 1, 100);
 8002188:	2024      	movs	r0, #36	; 0x24
 800218a:	1839      	adds	r1, r7, r0
 800218c:	48de      	ldr	r0, [pc, #888]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800218e:	2364      	movs	r3, #100	; 0x64
 8002190:	2201      	movs	r2, #1
 8002192:	f002 fa57 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8002196:	4bdb      	ldr	r3, [pc, #876]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 8002198:	2201      	movs	r2, #1
 800219a:	2140      	movs	r1, #64	; 0x40
 800219c:	0018      	movs	r0, r3
 800219e:	f001 fa33 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 80021a2:	2032      	movs	r0, #50	; 0x32
 80021a4:	f000 fc42 	bl	8002a2c <HAL_Delay>

    // REG 2 1

    // Ref Divider Register-Default value = 1h (Rdiv=1). Program as needed.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 80021a8:	4bd6      	ldr	r3, [pc, #856]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	2140      	movs	r1, #64	; 0x40
 80021ae:	0018      	movs	r0, r3
 80021b0:	f001 fa2a 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 80021b4:	1939      	adds	r1, r7, r4
 80021b6:	48d4      	ldr	r0, [pc, #848]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80021b8:	2364      	movs	r3, #100	; 0x64
 80021ba:	2201      	movs	r2, #1
 80021bc:	f002 fa42 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 80021c0:	1939      	adds	r1, r7, r4
 80021c2:	48d1      	ldr	r0, [pc, #836]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80021c4:	2364      	movs	r3, #100	; 0x64
 80021c6:	2201      	movs	r2, #1
 80021c8:	f002 fa3c 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarFour, 1, 100);
 80021cc:	2323      	movs	r3, #35	; 0x23
 80021ce:	18f9      	adds	r1, r7, r3
 80021d0:	48cd      	ldr	r0, [pc, #820]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80021d2:	2364      	movs	r3, #100	; 0x64
 80021d4:	2201      	movs	r2, #1
 80021d6:	f002 fa35 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarFive, 1, 100);
 80021da:	2022      	movs	r0, #34	; 0x22
 80021dc:	1839      	adds	r1, r7, r0
 80021de:	48ca      	ldr	r0, [pc, #808]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80021e0:	2364      	movs	r3, #100	; 0x64
 80021e2:	2201      	movs	r2, #1
 80021e4:	f002 fa2e 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 80021e8:	4bc6      	ldr	r3, [pc, #792]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	2140      	movs	r1, #64	; 0x40
 80021ee:	0018      	movs	r0, r3
 80021f0:	f001 fa0a 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 80021f4:	2032      	movs	r0, #50	; 0x32
 80021f6:	f000 fc19 	bl	8002a2c <HAL_Delay>

    // REG 5 90

    // Reg02 = 000000001 = fo (VCO output Div-by-1);

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 80021fa:	4bc2      	ldr	r3, [pc, #776]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	2140      	movs	r1, #64	; 0x40
 8002200:	0018      	movs	r0, r3
 8002202:	f001 fa01 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002206:	1939      	adds	r1, r7, r4
 8002208:	48bf      	ldr	r0, [pc, #764]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800220a:	2364      	movs	r3, #100	; 0x64
 800220c:	2201      	movs	r2, #1
 800220e:	f002 fa19 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002212:	1939      	adds	r1, r7, r4
 8002214:	48bc      	ldr	r0, [pc, #752]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002216:	2364      	movs	r3, #100	; 0x64
 8002218:	2201      	movs	r2, #1
 800221a:	f002 fa13 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarSix, 1, 100);
 800221e:	2021      	movs	r0, #33	; 0x21
 8002220:	1839      	adds	r1, r7, r0
 8002222:	48b9      	ldr	r0, [pc, #740]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002224:	2364      	movs	r3, #100	; 0x64
 8002226:	2201      	movs	r2, #1
 8002228:	f002 fa0c 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarSeven, 1, 100);
 800222c:	1979      	adds	r1, r7, r5
 800222e:	48b6      	ldr	r0, [pc, #728]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002230:	2364      	movs	r3, #100	; 0x64
 8002232:	2201      	movs	r2, #1
 8002234:	f002 fa06 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8002238:	4bb2      	ldr	r3, [pc, #712]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800223a:	2201      	movs	r2, #1
 800223c:	2140      	movs	r1, #64	; 0x40
 800223e:	0018      	movs	r0, r3
 8002240:	f001 f9e2 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 8002244:	2032      	movs	r0, #50	; 0x32
 8002246:	f000 fbf1 	bl	8002a2c <HAL_Delay>

    // REG 5 F98

    // Reg03 = 000011111 = Hi Perf, RF_P & RF_N enabled, 5dB RL,

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 800224a:	4bae      	ldr	r3, [pc, #696]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800224c:	2200      	movs	r2, #0
 800224e:	2140      	movs	r1, #64	; 0x40
 8002250:	0018      	movs	r0, r3
 8002252:	f001 f9d9 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002256:	1939      	adds	r1, r7, r4
 8002258:	48ab      	ldr	r0, [pc, #684]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800225a:	2364      	movs	r3, #100	; 0x64
 800225c:	2201      	movs	r2, #1
 800225e:	f002 f9f1 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarEight, 1, 100);
 8002262:	221f      	movs	r2, #31
 8002264:	18b9      	adds	r1, r7, r2
 8002266:	48a8      	ldr	r0, [pc, #672]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002268:	2364      	movs	r3, #100	; 0x64
 800226a:	2201      	movs	r2, #1
 800226c:	f002 f9ea 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarNine, 1, 100);
 8002270:	201e      	movs	r0, #30
 8002272:	1839      	adds	r1, r7, r0
 8002274:	48a4      	ldr	r0, [pc, #656]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002276:	2364      	movs	r3, #100	; 0x64
 8002278:	2201      	movs	r2, #1
 800227a:	f002 f9e3 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarSeven, 1, 100);
 800227e:	1979      	adds	r1, r7, r5
 8002280:	48a1      	ldr	r0, [pc, #644]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002282:	2364      	movs	r3, #100	; 0x64
 8002284:	2201      	movs	r2, #1
 8002286:	f002 f9dd 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 800228a:	4b9e      	ldr	r3, [pc, #632]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800228c:	2201      	movs	r2, #1
 800228e:	2140      	movs	r1, #64	; 0x40
 8002290:	0018      	movs	r0, r3
 8002292:	f001 f9b9 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 8002296:	2032      	movs	r0, #50	; 0x32
 8002298:	f000 fbc8 	bl	8002a2c <HAL_Delay>

    // REG 5 4B38

    // Reg07 = 010010110 = o/p -6dB.  For maximum o/p power program 4DB8h.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 800229c:	4b99      	ldr	r3, [pc, #612]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800229e:	2200      	movs	r2, #0
 80022a0:	2140      	movs	r1, #64	; 0x40
 80022a2:	0018      	movs	r0, r3
 80022a4:	f001 f9b0 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 80022a8:	1939      	adds	r1, r7, r4
 80022aa:	4897      	ldr	r0, [pc, #604]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80022ac:	2364      	movs	r3, #100	; 0x64
 80022ae:	2201      	movs	r2, #1
 80022b0:	f002 f9c8 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneZero, 1, 100);
 80022b4:	201d      	movs	r0, #29
 80022b6:	1839      	adds	r1, r7, r0
 80022b8:	4893      	ldr	r0, [pc, #588]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80022ba:	2364      	movs	r3, #100	; 0x64
 80022bc:	2201      	movs	r2, #1
 80022be:	f002 f9c1 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneOne, 1, 100);
 80022c2:	211c      	movs	r1, #28
 80022c4:	1879      	adds	r1, r7, r1
 80022c6:	4890      	ldr	r0, [pc, #576]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80022c8:	2364      	movs	r3, #100	; 0x64
 80022ca:	2201      	movs	r2, #1
 80022cc:	f002 f9ba 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarSeven, 1, 100);
 80022d0:	1979      	adds	r1, r7, r5
 80022d2:	488d      	ldr	r0, [pc, #564]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80022d4:	2364      	movs	r3, #100	; 0x64
 80022d6:	2201      	movs	r2, #1
 80022d8:	f002 f9b4 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 80022dc:	4b89      	ldr	r3, [pc, #548]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80022de:	2201      	movs	r2, #1
 80022e0:	2140      	movs	r1, #64	; 0x40
 80022e2:	0018      	movs	r0, r3
 80022e4:	f001 f990 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 80022e8:	2032      	movs	r0, #50	; 0x32
 80022ea:	f000 fb9f 	bl	8002a2c <HAL_Delay>

    // REG 5 0

    // Close out VCO register programming by writing Reg 5 = 0.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 80022ee:	4b85      	ldr	r3, [pc, #532]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	2140      	movs	r1, #64	; 0x40
 80022f4:	0018      	movs	r0, r3
 80022f6:	f001 f987 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 80022fa:	1939      	adds	r1, r7, r4
 80022fc:	4882      	ldr	r0, [pc, #520]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80022fe:	2364      	movs	r3, #100	; 0x64
 8002300:	2201      	movs	r2, #1
 8002302:	f002 f99f 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002306:	1939      	adds	r1, r7, r4
 8002308:	487f      	ldr	r0, [pc, #508]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800230a:	2364      	movs	r3, #100	; 0x64
 800230c:	2201      	movs	r2, #1
 800230e:	f002 f999 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002312:	1939      	adds	r1, r7, r4
 8002314:	487c      	ldr	r0, [pc, #496]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002316:	2364      	movs	r3, #100	; 0x64
 8002318:	2201      	movs	r2, #1
 800231a:	f002 f993 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarSeven, 1, 100);
 800231e:	1979      	adds	r1, r7, r5
 8002320:	4879      	ldr	r0, [pc, #484]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002322:	2364      	movs	r3, #100	; 0x64
 8002324:	2201      	movs	r2, #1
 8002326:	f002 f98d 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 800232a:	4b76      	ldr	r3, [pc, #472]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800232c:	2201      	movs	r2, #1
 800232e:	2140      	movs	r1, #64	; 0x40
 8002330:	0018      	movs	r0, r3
 8002332:	f001 f969 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 8002336:	2032      	movs	r0, #50	; 0x32
 8002338:	f000 fb78 	bl	8002a2c <HAL_Delay>
    // REG 6 F4A

    // Delta-Sigma Modulator Configuration Register. Program this value for Frac
    // Mode.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 800233c:	4b71      	ldr	r3, [pc, #452]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800233e:	2200      	movs	r2, #0
 8002340:	2140      	movs	r1, #64	; 0x40
 8002342:	0018      	movs	r0, r3
 8002344:	f001 f960 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002348:	1939      	adds	r1, r7, r4
 800234a:	486f      	ldr	r0, [pc, #444]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800234c:	2364      	movs	r3, #100	; 0x64
 800234e:	2201      	movs	r2, #1
 8002350:	f002 f978 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarEight, 1, 100);
 8002354:	221f      	movs	r2, #31
 8002356:	18b9      	adds	r1, r7, r2
 8002358:	486b      	ldr	r0, [pc, #428]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800235a:	2364      	movs	r3, #100	; 0x64
 800235c:	2201      	movs	r2, #1
 800235e:	f002 f971 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneTwo, 1, 100);
 8002362:	221b      	movs	r2, #27
 8002364:	18b9      	adds	r1, r7, r2
 8002366:	4868      	ldr	r0, [pc, #416]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002368:	2364      	movs	r3, #100	; 0x64
 800236a:	2201      	movs	r2, #1
 800236c:	f002 f96a 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneThree, 1, 100);
 8002370:	221a      	movs	r2, #26
 8002372:	18b9      	adds	r1, r7, r2
 8002374:	4864      	ldr	r0, [pc, #400]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002376:	2364      	movs	r3, #100	; 0x64
 8002378:	2201      	movs	r2, #1
 800237a:	f002 f963 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 800237e:	4b61      	ldr	r3, [pc, #388]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 8002380:	2201      	movs	r2, #1
 8002382:	2140      	movs	r1, #64	; 0x40
 8002384:	0018      	movs	r0, r3
 8002386:	f001 f93f 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 800238a:	2032      	movs	r0, #50	; 0x32
 800238c:	f000 fb4e 	bl	8002a2c <HAL_Delay>

    // 14Dh is the default value for LD programming (correct for 50MHz
    // comparison). For different configurations, especially higher PFD rates,
    // this may need to change.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 8002390:	4b5c      	ldr	r3, [pc, #368]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 8002392:	2200      	movs	r2, #0
 8002394:	2140      	movs	r1, #64	; 0x40
 8002396:	0018      	movs	r0, r3
 8002398:	f001 f936 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 800239c:	1939      	adds	r1, r7, r4
 800239e:	485a      	ldr	r0, [pc, #360]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80023a0:	2364      	movs	r3, #100	; 0x64
 80023a2:	2201      	movs	r2, #1
 80023a4:	f002 f94e 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarFour, 1, 100);
 80023a8:	2323      	movs	r3, #35	; 0x23
 80023aa:	18f9      	adds	r1, r7, r3
 80023ac:	4856      	ldr	r0, [pc, #344]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80023ae:	2364      	movs	r3, #100	; 0x64
 80023b0:	2201      	movs	r2, #1
 80023b2:	f002 f947 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneFour, 1, 100);
 80023b6:	2319      	movs	r3, #25
 80023b8:	18f9      	adds	r1, r7, r3
 80023ba:	4853      	ldr	r0, [pc, #332]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80023bc:	2364      	movs	r3, #100	; 0x64
 80023be:	2201      	movs	r2, #1
 80023c0:	f002 f940 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneOne, 1, 100);
 80023c4:	211c      	movs	r1, #28
 80023c6:	1879      	adds	r1, r7, r1
 80023c8:	484f      	ldr	r0, [pc, #316]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80023ca:	2364      	movs	r3, #100	; 0x64
 80023cc:	2201      	movs	r2, #1
 80023ce:	f002 f939 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 80023d2:	4b4c      	ldr	r3, [pc, #304]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80023d4:	2201      	movs	r2, #1
 80023d6:	2140      	movs	r1, #64	; 0x40
 80023d8:	0018      	movs	r0, r3
 80023da:	f001 f915 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 80023de:	2032      	movs	r0, #50	; 0x32
 80023e0:	f000 fb24 	bl	8002a2c <HAL_Delay>

    // REG 8 C1BEFF

    // Default value = C1BEFFh.  No need to program.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 80023e4:	4b47      	ldr	r3, [pc, #284]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	2140      	movs	r1, #64	; 0x40
 80023ea:	0018      	movs	r0, r3
 80023ec:	f001 f90c 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneFive, 1, 100);
 80023f0:	2218      	movs	r2, #24
 80023f2:	18b9      	adds	r1, r7, r2
 80023f4:	4844      	ldr	r0, [pc, #272]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80023f6:	2364      	movs	r3, #100	; 0x64
 80023f8:	2201      	movs	r2, #1
 80023fa:	f002 f923 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneSix, 1, 100);
 80023fe:	2117      	movs	r1, #23
 8002400:	1879      	adds	r1, r7, r1
 8002402:	4841      	ldr	r0, [pc, #260]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002404:	2364      	movs	r3, #100	; 0x64
 8002406:	2201      	movs	r2, #1
 8002408:	f002 f91c 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneSeven, 1, 100);
 800240c:	2016      	movs	r0, #22
 800240e:	1839      	adds	r1, r7, r0
 8002410:	483d      	ldr	r0, [pc, #244]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002412:	2364      	movs	r3, #100	; 0x64
 8002414:	2201      	movs	r2, #1
 8002416:	f002 f915 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneEight, 1, 100);
 800241a:	2315      	movs	r3, #21
 800241c:	18f9      	adds	r1, r7, r3
 800241e:	483a      	ldr	r0, [pc, #232]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002420:	2364      	movs	r3, #100	; 0x64
 8002422:	2201      	movs	r2, #1
 8002424:	f002 f90e 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8002428:	4b36      	ldr	r3, [pc, #216]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800242a:	2201      	movs	r2, #1
 800242c:	2140      	movs	r1, #64	; 0x40
 800242e:	0018      	movs	r0, r3
 8002430:	f001 f8ea 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 8002434:	2032      	movs	r0, #50	; 0x32
 8002436:	f000 faf9 	bl	8002a2c <HAL_Delay>
    // REG 9 3FFEFD

    // CP Register-Program as needed. 3FFEFDh = 2.54mA CP current with 635uA Up
    // CP Offset current.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 800243a:	4b32      	ldr	r3, [pc, #200]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 800243c:	2200      	movs	r2, #0
 800243e:	2140      	movs	r1, #64	; 0x40
 8002440:	0018      	movs	r0, r3
 8002442:	f001 f8e1 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOneNine, 1, 100);
 8002446:	2214      	movs	r2, #20
 8002448:	18b9      	adds	r1, r7, r2
 800244a:	482f      	ldr	r0, [pc, #188]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800244c:	2364      	movs	r3, #100	; 0x64
 800244e:	2201      	movs	r2, #1
 8002450:	f002 f8f8 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoZero, 1, 100);
 8002454:	2113      	movs	r1, #19
 8002456:	1879      	adds	r1, r7, r1
 8002458:	482b      	ldr	r0, [pc, #172]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 800245a:	2364      	movs	r3, #100	; 0x64
 800245c:	2201      	movs	r2, #1
 800245e:	f002 f8f1 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoOne, 1, 100);
 8002462:	2012      	movs	r0, #18
 8002464:	1839      	adds	r1, r7, r0
 8002466:	4828      	ldr	r0, [pc, #160]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002468:	2364      	movs	r3, #100	; 0x64
 800246a:	2201      	movs	r2, #1
 800246c:	f002 f8ea 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoTwo, 1, 100);
 8002470:	2311      	movs	r3, #17
 8002472:	18f9      	adds	r1, r7, r3
 8002474:	4824      	ldr	r0, [pc, #144]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 8002476:	2364      	movs	r3, #100	; 0x64
 8002478:	2201      	movs	r2, #1
 800247a:	f002 f8e3 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 800247e:	4b21      	ldr	r3, [pc, #132]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 8002480:	2201      	movs	r2, #1
 8002482:	2140      	movs	r1, #64	; 0x40
 8002484:	0018      	movs	r0, r3
 8002486:	f001 f8bf 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 800248a:	2032      	movs	r0, #50	; 0x32
 800248c:	f000 face 	bl	8002a2c <HAL_Delay>

    // REG A 2046

    // VCO Tuning Configuration Register-Program this value.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 8002490:	4b1c      	ldr	r3, [pc, #112]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 8002492:	2200      	movs	r2, #0
 8002494:	2140      	movs	r1, #64	; 0x40
 8002496:	0018      	movs	r0, r3
 8002498:	f001 f8b6 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 800249c:	1939      	adds	r1, r7, r4
 800249e:	481a      	ldr	r0, [pc, #104]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80024a0:	2364      	movs	r3, #100	; 0x64
 80024a2:	2201      	movs	r2, #1
 80024a4:	f002 f8ce 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOne, 1, 100);
 80024a8:	19b9      	adds	r1, r7, r6
 80024aa:	4817      	ldr	r0, [pc, #92]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80024ac:	2364      	movs	r3, #100	; 0x64
 80024ae:	2201      	movs	r2, #1
 80024b0:	f002 f8c8 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoThree, 1, 100);
 80024b4:	2210      	movs	r2, #16
 80024b6:	18b9      	adds	r1, r7, r2
 80024b8:	4813      	ldr	r0, [pc, #76]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80024ba:	2364      	movs	r3, #100	; 0x64
 80024bc:	2201      	movs	r2, #1
 80024be:	f002 f8c1 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoFour, 1, 100);
 80024c2:	210f      	movs	r1, #15
 80024c4:	1879      	adds	r1, r7, r1
 80024c6:	4810      	ldr	r0, [pc, #64]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80024c8:	2364      	movs	r3, #100	; 0x64
 80024ca:	2201      	movs	r2, #1
 80024cc:	f002 f8ba 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 80024d0:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80024d2:	2201      	movs	r2, #1
 80024d4:	2140      	movs	r1, #64	; 0x40
 80024d6:	0018      	movs	r0, r3
 80024d8:	f001 f896 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 80024dc:	2032      	movs	r0, #50	; 0x32
 80024de:	f000 faa5 	bl	8002a2c <HAL_Delay>

    // PFD/CP Control Register.  Default value = F8061h.  4F8061h sets LD/SDO
    // output level to 3.3V from 1.8V default (bit[22]=1 sets 3.3V output
    // level).

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 80024e2:	4b08      	ldr	r3, [pc, #32]	; (8002504 <Initialize_Microwave_Generator+0x514>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	2140      	movs	r1, #64	; 0x40
 80024e8:	0018      	movs	r0, r3
 80024ea:	f001 f88d 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoFive, 1, 100);
 80024ee:	200e      	movs	r0, #14
 80024f0:	1839      	adds	r1, r7, r0
 80024f2:	4805      	ldr	r0, [pc, #20]	; (8002508 <Initialize_Microwave_Generator+0x518>)
 80024f4:	2364      	movs	r3, #100	; 0x64
 80024f6:	2201      	movs	r2, #1
 80024f8:	f002 f8a4 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoSix, 1, 100);
 80024fc:	230d      	movs	r3, #13
 80024fe:	18f9      	adds	r1, r7, r3
 8002500:	e004      	b.n	800250c <Initialize_Microwave_Generator+0x51c>
 8002502:	46c0      	nop			; (mov r8, r8)
 8002504:	50000400 	.word	0x50000400
 8002508:	200000e8 	.word	0x200000e8
 800250c:	485f      	ldr	r0, [pc, #380]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 800250e:	2364      	movs	r3, #100	; 0x64
 8002510:	2201      	movs	r2, #1
 8002512:	f002 f897 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoSeven, 1, 100);
 8002516:	220c      	movs	r2, #12
 8002518:	18b9      	adds	r1, r7, r2
 800251a:	485c      	ldr	r0, [pc, #368]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 800251c:	2364      	movs	r3, #100	; 0x64
 800251e:	2201      	movs	r2, #1
 8002520:	f002 f890 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoEight, 1, 100);
 8002524:	210b      	movs	r1, #11
 8002526:	1879      	adds	r1, r7, r1
 8002528:	4858      	ldr	r0, [pc, #352]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 800252a:	2364      	movs	r3, #100	; 0x64
 800252c:	2201      	movs	r2, #1
 800252e:	f002 f889 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8002532:	4b57      	ldr	r3, [pc, #348]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 8002534:	2201      	movs	r2, #1
 8002536:	2140      	movs	r1, #64	; 0x40
 8002538:	0018      	movs	r0, r3
 800253a:	f001 f865 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 800253e:	2032      	movs	r0, #50	; 0x32
 8002540:	f000 fa74 	bl	8002a2c <HAL_Delay>
    // REG C 0

    // Exact Frequency register.  Default value =0h.  No need to program if not
    // using Exact Frequency Mode.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 8002544:	4b52      	ldr	r3, [pc, #328]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 8002546:	2200      	movs	r2, #0
 8002548:	2140      	movs	r1, #64	; 0x40
 800254a:	0018      	movs	r0, r3
 800254c:	f001 f85c 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002550:	1939      	adds	r1, r7, r4
 8002552:	484e      	ldr	r0, [pc, #312]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 8002554:	2364      	movs	r3, #100	; 0x64
 8002556:	2201      	movs	r2, #1
 8002558:	f002 f874 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 800255c:	1939      	adds	r1, r7, r4
 800255e:	484b      	ldr	r0, [pc, #300]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 8002560:	2364      	movs	r3, #100	; 0x64
 8002562:	2201      	movs	r2, #1
 8002564:	f002 f86e 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 8002568:	1939      	adds	r1, r7, r4
 800256a:	4848      	ldr	r0, [pc, #288]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 800256c:	2364      	movs	r3, #100	; 0x64
 800256e:	2201      	movs	r2, #1
 8002570:	f002 f868 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarTwoNine, 1, 100);
 8002574:	200a      	movs	r0, #10
 8002576:	1839      	adds	r1, r7, r0
 8002578:	4844      	ldr	r0, [pc, #272]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 800257a:	2364      	movs	r3, #100	; 0x64
 800257c:	2201      	movs	r2, #1
 800257e:	f002 f861 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8002582:	4b43      	ldr	r3, [pc, #268]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 8002584:	2201      	movs	r2, #1
 8002586:	2140      	movs	r1, #64	; 0x40
 8002588:	0018      	movs	r0, r3
 800258a:	f001 f83d 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 800258e:	2032      	movs	r0, #50	; 0x32
 8002590:	f000 fa4c 	bl	8002a2c <HAL_Delay>

    // Default vaue =1. 81h configures LD/SDO pin to output LD status always,
    // except during SPI reads when the pin is automatically mux'ed to output
    // the serial data.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 8002594:	4b3e      	ldr	r3, [pc, #248]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 8002596:	2200      	movs	r2, #0
 8002598:	2140      	movs	r1, #64	; 0x40
 800259a:	0018      	movs	r0, r3
 800259c:	f001 f834 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 80025a0:	1939      	adds	r1, r7, r4
 80025a2:	483a      	ldr	r0, [pc, #232]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 80025a4:	2364      	movs	r3, #100	; 0x64
 80025a6:	2201      	movs	r2, #1
 80025a8:	f002 f84c 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 80025ac:	1939      	adds	r1, r7, r4
 80025ae:	4837      	ldr	r0, [pc, #220]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 80025b0:	2364      	movs	r3, #100	; 0x64
 80025b2:	2201      	movs	r2, #1
 80025b4:	f002 f846 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarThreeZero, 1, 100);
 80025b8:	2309      	movs	r3, #9
 80025ba:	18f9      	adds	r1, r7, r3
 80025bc:	4833      	ldr	r0, [pc, #204]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 80025be:	2364      	movs	r3, #100	; 0x64
 80025c0:	2201      	movs	r2, #1
 80025c2:	f002 f83f 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarThreeOne, 1, 100);
 80025c6:	2208      	movs	r2, #8
 80025c8:	18b9      	adds	r1, r7, r2
 80025ca:	4830      	ldr	r0, [pc, #192]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 80025cc:	2364      	movs	r3, #100	; 0x64
 80025ce:	2201      	movs	r2, #1
 80025d0:	f002 f838 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 80025d4:	4b2e      	ldr	r3, [pc, #184]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	2140      	movs	r1, #64	; 0x40
 80025da:	0018      	movs	r0, r3
 80025dc:	f001 f814 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 80025e0:	2032      	movs	r0, #50	; 0x32
 80025e2:	f000 fa23 	bl	8002a2c <HAL_Delay>

    // REG 3 2A

    // Integer VCO Divider Register-Progarm as needed to set frequency.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 80025e6:	4b2a      	ldr	r3, [pc, #168]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	2140      	movs	r1, #64	; 0x40
 80025ec:	0018      	movs	r0, r3
 80025ee:	f001 f80b 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 80025f2:	1939      	adds	r1, r7, r4
 80025f4:	4825      	ldr	r0, [pc, #148]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 80025f6:	2364      	movs	r3, #100	; 0x64
 80025f8:	2201      	movs	r2, #1
 80025fa:	f002 f823 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarZero, 1, 100);
 80025fe:	1939      	adds	r1, r7, r4
 8002600:	4822      	ldr	r0, [pc, #136]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 8002602:	2364      	movs	r3, #100	; 0x64
 8002604:	2201      	movs	r2, #1
 8002606:	f002 f81d 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarThreeTwo, 1, 100);
 800260a:	1df9      	adds	r1, r7, #7
 800260c:	481f      	ldr	r0, [pc, #124]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 800260e:	2364      	movs	r3, #100	; 0x64
 8002610:	2201      	movs	r2, #1
 8002612:	f002 f817 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarThreeThree, 1, 100);
 8002616:	1db9      	adds	r1, r7, #6
 8002618:	481c      	ldr	r0, [pc, #112]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 800261a:	2364      	movs	r3, #100	; 0x64
 800261c:	2201      	movs	r2, #1
 800261e:	f002 f811 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8002622:	4b1b      	ldr	r3, [pc, #108]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 8002624:	2201      	movs	r2, #1
 8002626:	2140      	movs	r1, #64	; 0x40
 8002628:	0018      	movs	r0, r3
 800262a:	f000 ffed 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 800262e:	2032      	movs	r0, #50	; 0x32
 8002630:	f000 f9fc 	bl	8002a2c <HAL_Delay>
    // REG 4 666666

    // Fractional VCO Divider Register-Program as needed to set frequency. When
    // this register is written, a VCO auto-cal is initiated.

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // SEN Deassert
 8002634:	4b16      	ldr	r3, [pc, #88]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 8002636:	2200      	movs	r2, #0
 8002638:	2140      	movs	r1, #64	; 0x40
 800263a:	0018      	movs	r0, r3
 800263c:	f000 ffe4 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarThreeFour, 1, 100);
 8002640:	1d79      	adds	r1, r7, #5
 8002642:	4812      	ldr	r0, [pc, #72]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 8002644:	2364      	movs	r3, #100	; 0x64
 8002646:	2201      	movs	r2, #1
 8002648:	f001 fffc 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarThreeFour, 1, 100);
 800264c:	1d79      	adds	r1, r7, #5
 800264e:	480f      	ldr	r0, [pc, #60]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 8002650:	2364      	movs	r3, #100	; 0x64
 8002652:	2201      	movs	r2, #1
 8002654:	f001 fff6 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarThreeFour, 1, 100);
 8002658:	1d79      	adds	r1, r7, #5
 800265a:	480c      	ldr	r0, [pc, #48]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 800265c:	2364      	movs	r3, #100	; 0x64
 800265e:	2201      	movs	r2, #1
 8002660:	f001 fff0 	bl	8004644 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&VarOne, 1, 100);
 8002664:	19b9      	adds	r1, r7, r6
 8002666:	4809      	ldr	r0, [pc, #36]	; (800268c <Initialize_Microwave_Generator+0x69c>)
 8002668:	2364      	movs	r3, #100	; 0x64
 800266a:	2201      	movs	r2, #1
 800266c:	f001 ffea 	bl	8004644 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // SEN Assert
 8002670:	4b07      	ldr	r3, [pc, #28]	; (8002690 <Initialize_Microwave_Generator+0x6a0>)
 8002672:	2201      	movs	r2, #1
 8002674:	2140      	movs	r1, #64	; 0x40
 8002676:	0018      	movs	r0, r3
 8002678:	f000 ffc6 	bl	8003608 <HAL_GPIO_WritePin>

    HAL_Delay(50);
 800267c:	2032      	movs	r0, #50	; 0x32
 800267e:	f000 f9d5 	bl	8002a2c <HAL_Delay>
}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	46bd      	mov	sp, r7
 8002686:	b00b      	add	sp, #44	; 0x2c
 8002688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800268a:	46c0      	nop			; (mov r8, r8)
 800268c:	200000e8 	.word	0x200000e8
 8002690:	50000400 	.word	0x50000400

08002694 <Error_Handler>:

  */

void Error_Handler(void)

{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002698:	b672      	cpsid	i
}
 800269a:	46c0      	nop			; (mov r8, r8)
    /* User can add his own implementation to report the HAL error return state
     */

    __disable_irq();

    while (1)
 800269c:	e7fe      	b.n	800269c <Error_Handler+0x8>
	...

080026a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026a4:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <HAL_MspInit+0x24>)
 80026a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026a8:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <HAL_MspInit+0x24>)
 80026aa:	2101      	movs	r1, #1
 80026ac:	430a      	orrs	r2, r1
 80026ae:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80026b0:	4b04      	ldr	r3, [pc, #16]	; (80026c4 <HAL_MspInit+0x24>)
 80026b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026b4:	4b03      	ldr	r3, [pc, #12]	; (80026c4 <HAL_MspInit+0x24>)
 80026b6:	2180      	movs	r1, #128	; 0x80
 80026b8:	0549      	lsls	r1, r1, #21
 80026ba:	430a      	orrs	r2, r1
 80026bc:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40021000 	.word	0x40021000

080026c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026c8:	b590      	push	{r4, r7, lr}
 80026ca:	b089      	sub	sp, #36	; 0x24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d0:	240c      	movs	r4, #12
 80026d2:	193b      	adds	r3, r7, r4
 80026d4:	0018      	movs	r0, r3
 80026d6:	2314      	movs	r3, #20
 80026d8:	001a      	movs	r2, r3
 80026da:	2100      	movs	r1, #0
 80026dc:	f002 ff62 	bl	80055a4 <memset>
  if(hadc->Instance==ADC1)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a14      	ldr	r2, [pc, #80]	; (8002738 <HAL_ADC_MspInit+0x70>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d122      	bne.n	8002730 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026ea:	4b14      	ldr	r3, [pc, #80]	; (800273c <HAL_ADC_MspInit+0x74>)
 80026ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026ee:	4b13      	ldr	r3, [pc, #76]	; (800273c <HAL_ADC_MspInit+0x74>)
 80026f0:	2180      	movs	r1, #128	; 0x80
 80026f2:	0089      	lsls	r1, r1, #2
 80026f4:	430a      	orrs	r2, r1
 80026f6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f8:	4b10      	ldr	r3, [pc, #64]	; (800273c <HAL_ADC_MspInit+0x74>)
 80026fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026fc:	4b0f      	ldr	r3, [pc, #60]	; (800273c <HAL_ADC_MspInit+0x74>)
 80026fe:	2101      	movs	r1, #1
 8002700:	430a      	orrs	r2, r1
 8002702:	62da      	str	r2, [r3, #44]	; 0x2c
 8002704:	4b0d      	ldr	r3, [pc, #52]	; (800273c <HAL_ADC_MspInit+0x74>)
 8002706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002708:	2201      	movs	r2, #1
 800270a:	4013      	ands	r3, r2
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002710:	193b      	adds	r3, r7, r4
 8002712:	2201      	movs	r2, #1
 8002714:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002716:	193b      	adds	r3, r7, r4
 8002718:	2203      	movs	r2, #3
 800271a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271c:	193b      	adds	r3, r7, r4
 800271e:	2200      	movs	r2, #0
 8002720:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002722:	193a      	adds	r2, r7, r4
 8002724:	23a0      	movs	r3, #160	; 0xa0
 8002726:	05db      	lsls	r3, r3, #23
 8002728:	0011      	movs	r1, r2
 800272a:	0018      	movs	r0, r3
 800272c:	f000 fdee 	bl	800330c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002730:	46c0      	nop			; (mov r8, r8)
 8002732:	46bd      	mov	sp, r7
 8002734:	b009      	add	sp, #36	; 0x24
 8002736:	bd90      	pop	{r4, r7, pc}
 8002738:	40012400 	.word	0x40012400
 800273c:	40021000 	.word	0x40021000

08002740 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002740:	b590      	push	{r4, r7, lr}
 8002742:	b089      	sub	sp, #36	; 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002748:	240c      	movs	r4, #12
 800274a:	193b      	adds	r3, r7, r4
 800274c:	0018      	movs	r0, r3
 800274e:	2314      	movs	r3, #20
 8002750:	001a      	movs	r2, r3
 8002752:	2100      	movs	r1, #0
 8002754:	f002 ff26 	bl	80055a4 <memset>
  if(hspi->Instance==SPI1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a18      	ldr	r2, [pc, #96]	; (80027c0 <HAL_SPI_MspInit+0x80>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d129      	bne.n	80027b6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002762:	4b18      	ldr	r3, [pc, #96]	; (80027c4 <HAL_SPI_MspInit+0x84>)
 8002764:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002766:	4b17      	ldr	r3, [pc, #92]	; (80027c4 <HAL_SPI_MspInit+0x84>)
 8002768:	2180      	movs	r1, #128	; 0x80
 800276a:	0149      	lsls	r1, r1, #5
 800276c:	430a      	orrs	r2, r1
 800276e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002770:	4b14      	ldr	r3, [pc, #80]	; (80027c4 <HAL_SPI_MspInit+0x84>)
 8002772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002774:	4b13      	ldr	r3, [pc, #76]	; (80027c4 <HAL_SPI_MspInit+0x84>)
 8002776:	2101      	movs	r1, #1
 8002778:	430a      	orrs	r2, r1
 800277a:	62da      	str	r2, [r3, #44]	; 0x2c
 800277c:	4b11      	ldr	r3, [pc, #68]	; (80027c4 <HAL_SPI_MspInit+0x84>)
 800277e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002780:	2201      	movs	r2, #1
 8002782:	4013      	ands	r3, r2
 8002784:	60bb      	str	r3, [r7, #8]
 8002786:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002788:	0021      	movs	r1, r4
 800278a:	187b      	adds	r3, r7, r1
 800278c:	22e0      	movs	r2, #224	; 0xe0
 800278e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002790:	187b      	adds	r3, r7, r1
 8002792:	2202      	movs	r2, #2
 8002794:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	187b      	adds	r3, r7, r1
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800279c:	187b      	adds	r3, r7, r1
 800279e:	2203      	movs	r2, #3
 80027a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80027a2:	187b      	adds	r3, r7, r1
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027a8:	187a      	adds	r2, r7, r1
 80027aa:	23a0      	movs	r3, #160	; 0xa0
 80027ac:	05db      	lsls	r3, r3, #23
 80027ae:	0011      	movs	r1, r2
 80027b0:	0018      	movs	r0, r3
 80027b2:	f000 fdab 	bl	800330c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	46bd      	mov	sp, r7
 80027ba:	b009      	add	sp, #36	; 0x24
 80027bc:	bd90      	pop	{r4, r7, pc}
 80027be:	46c0      	nop			; (mov r8, r8)
 80027c0:	40013000 	.word	0x40013000
 80027c4:	40021000 	.word	0x40021000

080027c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027c8:	b590      	push	{r4, r7, lr}
 80027ca:	b089      	sub	sp, #36	; 0x24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d0:	240c      	movs	r4, #12
 80027d2:	193b      	adds	r3, r7, r4
 80027d4:	0018      	movs	r0, r3
 80027d6:	2314      	movs	r3, #20
 80027d8:	001a      	movs	r2, r3
 80027da:	2100      	movs	r1, #0
 80027dc:	f002 fee2 	bl	80055a4 <memset>
  if(huart->Instance==USART2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a18      	ldr	r2, [pc, #96]	; (8002848 <HAL_UART_MspInit+0x80>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d129      	bne.n	800283e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80027ea:	4b18      	ldr	r3, [pc, #96]	; (800284c <HAL_UART_MspInit+0x84>)
 80027ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027ee:	4b17      	ldr	r3, [pc, #92]	; (800284c <HAL_UART_MspInit+0x84>)
 80027f0:	2180      	movs	r1, #128	; 0x80
 80027f2:	0289      	lsls	r1, r1, #10
 80027f4:	430a      	orrs	r2, r1
 80027f6:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f8:	4b14      	ldr	r3, [pc, #80]	; (800284c <HAL_UART_MspInit+0x84>)
 80027fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027fc:	4b13      	ldr	r3, [pc, #76]	; (800284c <HAL_UART_MspInit+0x84>)
 80027fe:	2101      	movs	r1, #1
 8002800:	430a      	orrs	r2, r1
 8002802:	62da      	str	r2, [r3, #44]	; 0x2c
 8002804:	4b11      	ldr	r3, [pc, #68]	; (800284c <HAL_UART_MspInit+0x84>)
 8002806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002808:	2201      	movs	r2, #1
 800280a:	4013      	ands	r3, r2
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002810:	0021      	movs	r1, r4
 8002812:	187b      	adds	r3, r7, r1
 8002814:	220c      	movs	r2, #12
 8002816:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002818:	187b      	adds	r3, r7, r1
 800281a:	2202      	movs	r2, #2
 800281c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	187b      	adds	r3, r7, r1
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002824:	187b      	adds	r3, r7, r1
 8002826:	2203      	movs	r2, #3
 8002828:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800282a:	187b      	adds	r3, r7, r1
 800282c:	2204      	movs	r2, #4
 800282e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002830:	187a      	adds	r2, r7, r1
 8002832:	23a0      	movs	r3, #160	; 0xa0
 8002834:	05db      	lsls	r3, r3, #23
 8002836:	0011      	movs	r1, r2
 8002838:	0018      	movs	r0, r3
 800283a:	f000 fd67 	bl	800330c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800283e:	46c0      	nop			; (mov r8, r8)
 8002840:	46bd      	mov	sp, r7
 8002842:	b009      	add	sp, #36	; 0x24
 8002844:	bd90      	pop	{r4, r7, pc}
 8002846:	46c0      	nop			; (mov r8, r8)
 8002848:	40004400 	.word	0x40004400
 800284c:	40021000 	.word	0x40021000

08002850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002854:	e7fe      	b.n	8002854 <NMI_Handler+0x4>

08002856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800285a:	e7fe      	b.n	800285a <HardFault_Handler+0x4>

0800285c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002860:	46c0      	nop			; (mov r8, r8)
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002866:	b580      	push	{r7, lr}
 8002868:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002874:	f000 f8be 	bl	80029f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002878:	46c0      	nop			; (mov r8, r8)
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002888:	4a14      	ldr	r2, [pc, #80]	; (80028dc <_sbrk+0x5c>)
 800288a:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <_sbrk+0x60>)
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002894:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <_sbrk+0x64>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d102      	bne.n	80028a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800289c:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <_sbrk+0x64>)
 800289e:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <_sbrk+0x68>)
 80028a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028a2:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <_sbrk+0x64>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	18d3      	adds	r3, r2, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d207      	bcs.n	80028c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028b0:	f002 fe4e 	bl	8005550 <__errno>
 80028b4:	0003      	movs	r3, r0
 80028b6:	220c      	movs	r2, #12
 80028b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ba:	2301      	movs	r3, #1
 80028bc:	425b      	negs	r3, r3
 80028be:	e009      	b.n	80028d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028c0:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <_sbrk+0x64>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028c6:	4b07      	ldr	r3, [pc, #28]	; (80028e4 <_sbrk+0x64>)
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	18d2      	adds	r2, r2, r3
 80028ce:	4b05      	ldr	r3, [pc, #20]	; (80028e4 <_sbrk+0x64>)
 80028d0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80028d2:	68fb      	ldr	r3, [r7, #12]
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b006      	add	sp, #24
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20005000 	.word	0x20005000
 80028e0:	00000400 	.word	0x00000400
 80028e4:	200001c4 	.word	0x200001c4
 80028e8:	200001e0 	.word	0x200001e0

080028ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028f0:	46c0      	nop			; (mov r8, r8)
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
	...

080028f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80028f8:	480d      	ldr	r0, [pc, #52]	; (8002930 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80028fa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028fc:	480d      	ldr	r0, [pc, #52]	; (8002934 <LoopForever+0x6>)
  ldr r1, =_edata
 80028fe:	490e      	ldr	r1, [pc, #56]	; (8002938 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002900:	4a0e      	ldr	r2, [pc, #56]	; (800293c <LoopForever+0xe>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002904:	e002      	b.n	800290c <LoopCopyDataInit>

08002906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800290a:	3304      	adds	r3, #4

0800290c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800290c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800290e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002910:	d3f9      	bcc.n	8002906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002912:	4a0b      	ldr	r2, [pc, #44]	; (8002940 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002914:	4c0b      	ldr	r4, [pc, #44]	; (8002944 <LoopForever+0x16>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002918:	e001      	b.n	800291e <LoopFillZerobss>

0800291a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800291a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800291c:	3204      	adds	r2, #4

0800291e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800291e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002920:	d3fb      	bcc.n	800291a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002922:	f7ff ffe3 	bl	80028ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002926:	f002 fe19 	bl	800555c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800292a:	f7ff f80b 	bl	8001944 <main>

0800292e <LoopForever>:

LoopForever:
    b LoopForever
 800292e:	e7fe      	b.n	800292e <LoopForever>
   ldr   r0, =_estack
 8002930:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002934:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002938:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800293c:	08005ff0 	.word	0x08005ff0
  ldr r2, =_sbss
 8002940:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002944:	200001dc 	.word	0x200001dc

08002948 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002948:	e7fe      	b.n	8002948 <ADC1_COMP_IRQHandler>
	...

0800294c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002952:	1dfb      	adds	r3, r7, #7
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002958:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <HAL_Init+0x3c>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4b0a      	ldr	r3, [pc, #40]	; (8002988 <HAL_Init+0x3c>)
 800295e:	2140      	movs	r1, #64	; 0x40
 8002960:	430a      	orrs	r2, r1
 8002962:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002964:	2000      	movs	r0, #0
 8002966:	f000 f811 	bl	800298c <HAL_InitTick>
 800296a:	1e03      	subs	r3, r0, #0
 800296c:	d003      	beq.n	8002976 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800296e:	1dfb      	adds	r3, r7, #7
 8002970:	2201      	movs	r2, #1
 8002972:	701a      	strb	r2, [r3, #0]
 8002974:	e001      	b.n	800297a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002976:	f7ff fe93 	bl	80026a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800297a:	1dfb      	adds	r3, r7, #7
 800297c:	781b      	ldrb	r3, [r3, #0]
}
 800297e:	0018      	movs	r0, r3
 8002980:	46bd      	mov	sp, r7
 8002982:	b002      	add	sp, #8
 8002984:	bd80      	pop	{r7, pc}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	40022000 	.word	0x40022000

0800298c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800298c:	b590      	push	{r4, r7, lr}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002994:	4b14      	ldr	r3, [pc, #80]	; (80029e8 <HAL_InitTick+0x5c>)
 8002996:	681c      	ldr	r4, [r3, #0]
 8002998:	4b14      	ldr	r3, [pc, #80]	; (80029ec <HAL_InitTick+0x60>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	0019      	movs	r1, r3
 800299e:	23fa      	movs	r3, #250	; 0xfa
 80029a0:	0098      	lsls	r0, r3, #2
 80029a2:	f7fd fbbb 	bl	800011c <__udivsi3>
 80029a6:	0003      	movs	r3, r0
 80029a8:	0019      	movs	r1, r3
 80029aa:	0020      	movs	r0, r4
 80029ac:	f7fd fbb6 	bl	800011c <__udivsi3>
 80029b0:	0003      	movs	r3, r0
 80029b2:	0018      	movs	r0, r3
 80029b4:	f000 fc9d 	bl	80032f2 <HAL_SYSTICK_Config>
 80029b8:	1e03      	subs	r3, r0, #0
 80029ba:	d001      	beq.n	80029c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e00f      	b.n	80029e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b03      	cmp	r3, #3
 80029c4:	d80b      	bhi.n	80029de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	2301      	movs	r3, #1
 80029ca:	425b      	negs	r3, r3
 80029cc:	2200      	movs	r2, #0
 80029ce:	0018      	movs	r0, r3
 80029d0:	f000 fc7a 	bl	80032c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029d4:	4b06      	ldr	r3, [pc, #24]	; (80029f0 <HAL_InitTick+0x64>)
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
 80029dc:	e000      	b.n	80029e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
}
 80029e0:	0018      	movs	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b003      	add	sp, #12
 80029e6:	bd90      	pop	{r4, r7, pc}
 80029e8:	20000000 	.word	0x20000000
 80029ec:	20000008 	.word	0x20000008
 80029f0:	20000004 	.word	0x20000004

080029f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029f8:	4b05      	ldr	r3, [pc, #20]	; (8002a10 <HAL_IncTick+0x1c>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	001a      	movs	r2, r3
 80029fe:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <HAL_IncTick+0x20>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	18d2      	adds	r2, r2, r3
 8002a04:	4b03      	ldr	r3, [pc, #12]	; (8002a14 <HAL_IncTick+0x20>)
 8002a06:	601a      	str	r2, [r3, #0]
}
 8002a08:	46c0      	nop			; (mov r8, r8)
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	20000008 	.word	0x20000008
 8002a14:	200001c8 	.word	0x200001c8

08002a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a1c:	4b02      	ldr	r3, [pc, #8]	; (8002a28 <HAL_GetTick+0x10>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
}
 8002a20:	0018      	movs	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	200001c8 	.word	0x200001c8

08002a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a34:	f7ff fff0 	bl	8002a18 <HAL_GetTick>
 8002a38:	0003      	movs	r3, r0
 8002a3a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	3301      	adds	r3, #1
 8002a44:	d005      	beq.n	8002a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a46:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <HAL_Delay+0x44>)
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	001a      	movs	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	189b      	adds	r3, r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a52:	46c0      	nop			; (mov r8, r8)
 8002a54:	f7ff ffe0 	bl	8002a18 <HAL_GetTick>
 8002a58:	0002      	movs	r2, r0
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d8f7      	bhi.n	8002a54 <HAL_Delay+0x28>
  {
  }
}
 8002a64:	46c0      	nop			; (mov r8, r8)
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	b004      	add	sp, #16
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	20000008 	.word	0x20000008

08002a74 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e159      	b.n	8002d3a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10a      	bne.n	8002aa4 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2250      	movs	r2, #80	; 0x50
 8002a98:	2100      	movs	r1, #0
 8002a9a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f7ff fe12 	bl	80026c8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa8:	2210      	movs	r2, #16
 8002aaa:	4013      	ands	r3, r2
 8002aac:	2b10      	cmp	r3, #16
 8002aae:	d005      	beq.n	8002abc <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	2204      	movs	r2, #4
 8002ab8:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002aba:	d00b      	beq.n	8002ad4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ac0:	2210      	movs	r2, #16
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2250      	movs	r2, #80	; 0x50
 8002acc:	2100      	movs	r1, #0
 8002ace:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e132      	b.n	8002d3a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad8:	4a9a      	ldr	r2, [pc, #616]	; (8002d44 <HAL_ADC_Init+0x2d0>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	2202      	movs	r2, #2
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2203      	movs	r2, #3
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d108      	bne.n	8002b04 <HAL_ADC_Init+0x90>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2201      	movs	r2, #1
 8002afa:	4013      	ands	r3, r2
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d101      	bne.n	8002b04 <HAL_ADC_Init+0x90>
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <HAL_ADC_Init+0x92>
 8002b04:	2300      	movs	r3, #0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d149      	bne.n	8002b9e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685a      	ldr	r2, [r3, #4]
 8002b0e:	23c0      	movs	r3, #192	; 0xc0
 8002b10:	061b      	lsls	r3, r3, #24
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d00b      	beq.n	8002b2e <HAL_ADC_Init+0xba>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	2380      	movs	r3, #128	; 0x80
 8002b1c:	05db      	lsls	r3, r3, #23
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d005      	beq.n	8002b2e <HAL_ADC_Init+0xba>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	2380      	movs	r3, #128	; 0x80
 8002b28:	061b      	lsls	r3, r3, #24
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d111      	bne.n	8002b52 <HAL_ADC_Init+0xde>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	691a      	ldr	r2, [r3, #16]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	0092      	lsls	r2, r2, #2
 8002b3a:	0892      	lsrs	r2, r2, #2
 8002b3c:	611a      	str	r2, [r3, #16]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6919      	ldr	r1, [r3, #16]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	611a      	str	r2, [r3, #16]
 8002b50:	e014      	b.n	8002b7c <HAL_ADC_Init+0x108>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	691a      	ldr	r2, [r3, #16]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	0092      	lsls	r2, r2, #2
 8002b5e:	0892      	lsrs	r2, r2, #2
 8002b60:	611a      	str	r2, [r3, #16]
 8002b62:	4b79      	ldr	r3, [pc, #484]	; (8002d48 <HAL_ADC_Init+0x2d4>)
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	4b78      	ldr	r3, [pc, #480]	; (8002d48 <HAL_ADC_Init+0x2d4>)
 8002b68:	4978      	ldr	r1, [pc, #480]	; (8002d4c <HAL_ADC_Init+0x2d8>)
 8002b6a:	400a      	ands	r2, r1
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	4b76      	ldr	r3, [pc, #472]	; (8002d48 <HAL_ADC_Init+0x2d4>)
 8002b70:	6819      	ldr	r1, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	4b74      	ldr	r3, [pc, #464]	; (8002d48 <HAL_ADC_Init+0x2d4>)
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68da      	ldr	r2, [r3, #12]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2118      	movs	r1, #24
 8002b88:	438a      	bics	r2, r1
 8002b8a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68d9      	ldr	r1, [r3, #12]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689a      	ldr	r2, [r3, #8]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8002b9e:	4b6a      	ldr	r3, [pc, #424]	; (8002d48 <HAL_ADC_Init+0x2d4>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	4b69      	ldr	r3, [pc, #420]	; (8002d48 <HAL_ADC_Init+0x2d4>)
 8002ba4:	496a      	ldr	r1, [pc, #424]	; (8002d50 <HAL_ADC_Init+0x2dc>)
 8002ba6:	400a      	ands	r2, r1
 8002ba8:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8002baa:	4b67      	ldr	r3, [pc, #412]	; (8002d48 <HAL_ADC_Init+0x2d4>)
 8002bac:	6819      	ldr	r1, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bb2:	065a      	lsls	r2, r3, #25
 8002bb4:	4b64      	ldr	r3, [pc, #400]	; (8002d48 <HAL_ADC_Init+0x2d4>)
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	2380      	movs	r3, #128	; 0x80
 8002bc2:	055b      	lsls	r3, r3, #21
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d108      	bne.n	8002bda <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689a      	ldr	r2, [r3, #8]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2180      	movs	r1, #128	; 0x80
 8002bd4:	0549      	lsls	r1, r1, #21
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68da      	ldr	r2, [r3, #12]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	495b      	ldr	r1, [pc, #364]	; (8002d54 <HAL_ADC_Init+0x2e0>)
 8002be6:	400a      	ands	r2, r1
 8002be8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68d9      	ldr	r1, [r3, #12]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d101      	bne.n	8002c00 <HAL_ADC_Init+0x18c>
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	e000      	b.n	8002c02 <HAL_ADC_Init+0x18e>
 8002c00:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002c02:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2020      	movs	r0, #32
 8002c08:	5c1b      	ldrb	r3, [r3, r0]
 8002c0a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002c0c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	202c      	movs	r0, #44	; 0x2c
 8002c12:	5c1b      	ldrb	r3, [r3, r0]
 8002c14:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002c16:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002c1c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8002c24:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002c2c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c3a:	23c2      	movs	r3, #194	; 0xc2
 8002c3c:	33ff      	adds	r3, #255	; 0xff
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d00b      	beq.n	8002c5a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68d9      	ldr	r1, [r3, #12]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002c50:	431a      	orrs	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	430a      	orrs	r2, r1
 8002c58:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2221      	movs	r2, #33	; 0x21
 8002c5e:	5c9b      	ldrb	r3, [r3, r2]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d11a      	bne.n	8002c9a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2220      	movs	r2, #32
 8002c68:	5c9b      	ldrb	r3, [r3, r2]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d109      	bne.n	8002c82 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2180      	movs	r1, #128	; 0x80
 8002c7a:	0249      	lsls	r1, r1, #9
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	60da      	str	r2, [r3, #12]
 8002c80:	e00b      	b.n	8002c9a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c86:	2220      	movs	r2, #32
 8002c88:	431a      	orrs	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c92:	2201      	movs	r2, #1
 8002c94:	431a      	orrs	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d11f      	bne.n	8002ce2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	691a      	ldr	r2, [r3, #16]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	492a      	ldr	r1, [pc, #168]	; (8002d58 <HAL_ADC_Init+0x2e4>)
 8002cae:	400a      	ands	r2, r1
 8002cb0:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6919      	ldr	r1, [r3, #16]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002cc0:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8002cc6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	691a      	ldr	r2, [r3, #16]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2101      	movs	r1, #1
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	611a      	str	r2, [r3, #16]
 8002ce0:	e00e      	b.n	8002d00 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	4013      	ands	r3, r2
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d107      	bne.n	8002d00 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	691a      	ldr	r2, [r3, #16]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	438a      	bics	r2, r1
 8002cfe:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	695a      	ldr	r2, [r3, #20]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2107      	movs	r1, #7
 8002d0c:	438a      	bics	r2, r1
 8002d0e:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6959      	ldr	r1, [r3, #20]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d2c:	2203      	movs	r2, #3
 8002d2e:	4393      	bics	r3, r2
 8002d30:	2201      	movs	r2, #1
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	b002      	add	sp, #8
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	46c0      	nop			; (mov r8, r8)
 8002d44:	fffffefd 	.word	0xfffffefd
 8002d48:	40012708 	.word	0x40012708
 8002d4c:	ffc3ffff 	.word	0xffc3ffff
 8002d50:	fdffffff 	.word	0xfdffffff
 8002d54:	fffe0219 	.word	0xfffe0219
 8002d58:	fffffc03 	.word	0xfffffc03

08002d5c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d64:	230f      	movs	r3, #15
 8002d66:	18fb      	adds	r3, r7, r3
 8002d68:	2200      	movs	r2, #0
 8002d6a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	2204      	movs	r2, #4
 8002d74:	4013      	ands	r3, r2
 8002d76:	d138      	bne.n	8002dea <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2250      	movs	r2, #80	; 0x50
 8002d7c:	5c9b      	ldrb	r3, [r3, r2]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d101      	bne.n	8002d86 <HAL_ADC_Start+0x2a>
 8002d82:	2302      	movs	r3, #2
 8002d84:	e038      	b.n	8002df8 <HAL_ADC_Start+0x9c>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2250      	movs	r2, #80	; 0x50
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d007      	beq.n	8002da6 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002d96:	230f      	movs	r3, #15
 8002d98:	18fc      	adds	r4, r7, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f000 f979 	bl	8003094 <ADC_Enable>
 8002da2:	0003      	movs	r3, r0
 8002da4:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002da6:	230f      	movs	r3, #15
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d120      	bne.n	8002df2 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db4:	4a12      	ldr	r2, [pc, #72]	; (8002e00 <HAL_ADC_Start+0xa4>)
 8002db6:	4013      	ands	r3, r2
 8002db8:	2280      	movs	r2, #128	; 0x80
 8002dba:	0052      	lsls	r2, r2, #1
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2250      	movs	r2, #80	; 0x50
 8002dcc:	2100      	movs	r1, #0
 8002dce:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	221c      	movs	r2, #28
 8002dd6:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689a      	ldr	r2, [r3, #8]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2104      	movs	r1, #4
 8002de4:	430a      	orrs	r2, r1
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	e003      	b.n	8002df2 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002dea:	230f      	movs	r3, #15
 8002dec:	18fb      	adds	r3, r7, r3
 8002dee:	2202      	movs	r2, #2
 8002df0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002df2:	230f      	movs	r3, #15
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	781b      	ldrb	r3, [r3, #0]
}
 8002df8:	0018      	movs	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b005      	add	sp, #20
 8002dfe:	bd90      	pop	{r4, r7, pc}
 8002e00:	fffff0fe 	.word	0xfffff0fe

08002e04 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8002e12:	2300      	movs	r3, #0
 8002e14:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	2b08      	cmp	r3, #8
 8002e1c:	d102      	bne.n	8002e24 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002e1e:	2308      	movs	r3, #8
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	e014      	b.n	8002e4e <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d10b      	bne.n	8002e4a <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e36:	2220      	movs	r2, #32
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2250      	movs	r2, #80	; 0x50
 8002e42:	2100      	movs	r1, #0
 8002e44:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e072      	b.n	8002f30 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002e4a:	230c      	movs	r3, #12
 8002e4c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002e4e:	f7ff fde3 	bl	8002a18 <HAL_GetTick>
 8002e52:	0003      	movs	r3, r0
 8002e54:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002e56:	e01f      	b.n	8002e98 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	d01c      	beq.n	8002e98 <HAL_ADC_PollForConversion+0x94>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d007      	beq.n	8002e74 <HAL_ADC_PollForConversion+0x70>
 8002e64:	f7ff fdd8 	bl	8002a18 <HAL_GetTick>
 8002e68:	0002      	movs	r2, r0
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d211      	bcs.n	8002e98 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	d10b      	bne.n	8002e98 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e84:	2204      	movs	r2, #4
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2250      	movs	r2, #80	; 0x50
 8002e90:	2100      	movs	r1, #0
 8002e92:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e04b      	b.n	8002f30 <HAL_ADC_PollForConversion+0x12c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	d0d9      	beq.n	8002e58 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea8:	2280      	movs	r2, #128	; 0x80
 8002eaa:	0092      	lsls	r2, r2, #2
 8002eac:	431a      	orrs	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68da      	ldr	r2, [r3, #12]
 8002eb8:	23c0      	movs	r3, #192	; 0xc0
 8002eba:	011b      	lsls	r3, r3, #4
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	d12e      	bne.n	8002f1e <HAL_ADC_PollForConversion+0x11a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d129      	bne.n	8002f1e <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2208      	movs	r2, #8
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	2b08      	cmp	r3, #8
 8002ed6:	d122      	bne.n	8002f1e <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2204      	movs	r2, #4
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d110      	bne.n	8002f06 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	210c      	movs	r1, #12
 8002ef0:	438a      	bics	r2, r1
 8002ef2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef8:	4a0f      	ldr	r2, [pc, #60]	; (8002f38 <HAL_ADC_PollForConversion+0x134>)
 8002efa:	4013      	ands	r3, r2
 8002efc:	2201      	movs	r2, #1
 8002efe:	431a      	orrs	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	655a      	str	r2, [r3, #84]	; 0x54
 8002f04:	e00b      	b.n	8002f1e <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f16:	2201      	movs	r2, #1
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d103      	bne.n	8002f2e <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	220c      	movs	r2, #12
 8002f2c:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	0018      	movs	r0, r3
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b004      	add	sp, #16
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	fffffefe 	.word	0xfffffefe

08002f3c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	b002      	add	sp, #8
 8002f50:	bd80      	pop	{r7, pc}
	...

08002f54 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2250      	movs	r2, #80	; 0x50
 8002f62:	5c9b      	ldrb	r3, [r3, r2]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d101      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x18>
 8002f68:	2302      	movs	r3, #2
 8002f6a:	e085      	b.n	8003078 <HAL_ADC_ConfigChannel+0x124>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2250      	movs	r2, #80	; 0x50
 8002f70:	2101      	movs	r1, #1
 8002f72:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	2204      	movs	r2, #4
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d00b      	beq.n	8002f98 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f84:	2220      	movs	r2, #32
 8002f86:	431a      	orrs	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2250      	movs	r2, #80	; 0x50
 8002f90:	2100      	movs	r1, #0
 8002f92:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e06f      	b.n	8003078 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	4a38      	ldr	r2, [pc, #224]	; (8003080 <HAL_ADC_ConfigChannel+0x12c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d035      	beq.n	800300e <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	035b      	lsls	r3, r3, #13
 8002fae:	0b5a      	lsrs	r2, r3, #13
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	2380      	movs	r3, #128	; 0x80
 8002fbe:	02db      	lsls	r3, r3, #11
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	d009      	beq.n	8002fd8 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8002fc4:	4b2f      	ldr	r3, [pc, #188]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b2e      	ldr	r3, [pc, #184]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8002fca:	2180      	movs	r1, #128	; 0x80
 8002fcc:	0409      	lsls	r1, r1, #16
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002fd2:	200a      	movs	r0, #10
 8002fd4:	f000 f8c6 	bl	8003164 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	2380      	movs	r3, #128	; 0x80
 8002fde:	029b      	lsls	r3, r3, #10
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	d006      	beq.n	8002ff2 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8002fe4:	4b27      	ldr	r3, [pc, #156]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	4b26      	ldr	r3, [pc, #152]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8002fea:	2180      	movs	r1, #128	; 0x80
 8002fec:	03c9      	lsls	r1, r1, #15
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	2380      	movs	r3, #128	; 0x80
 8002ff8:	025b      	lsls	r3, r3, #9
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	d037      	beq.n	800306e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8002ffe:	4b21      	ldr	r3, [pc, #132]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	4b20      	ldr	r3, [pc, #128]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8003004:	2180      	movs	r1, #128	; 0x80
 8003006:	0449      	lsls	r1, r1, #17
 8003008:	430a      	orrs	r2, r1
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	e02f      	b.n	800306e <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	035b      	lsls	r3, r3, #13
 800301a:	0b5b      	lsrs	r3, r3, #13
 800301c:	43d9      	mvns	r1, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	400a      	ands	r2, r1
 8003024:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	2380      	movs	r3, #128	; 0x80
 800302c:	02db      	lsls	r3, r3, #11
 800302e:	4013      	ands	r3, r2
 8003030:	d005      	beq.n	800303e <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8003032:	4b14      	ldr	r3, [pc, #80]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	4b13      	ldr	r3, [pc, #76]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8003038:	4913      	ldr	r1, [pc, #76]	; (8003088 <HAL_ADC_ConfigChannel+0x134>)
 800303a:	400a      	ands	r2, r1
 800303c:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	029b      	lsls	r3, r3, #10
 8003046:	4013      	ands	r3, r2
 8003048:	d005      	beq.n	8003056 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 800304a:	4b0e      	ldr	r3, [pc, #56]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	4b0d      	ldr	r3, [pc, #52]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8003050:	490e      	ldr	r1, [pc, #56]	; (800308c <HAL_ADC_ConfigChannel+0x138>)
 8003052:	400a      	ands	r2, r1
 8003054:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	2380      	movs	r3, #128	; 0x80
 800305c:	025b      	lsls	r3, r3, #9
 800305e:	4013      	ands	r3, r2
 8003060:	d005      	beq.n	800306e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8003062:	4b08      	ldr	r3, [pc, #32]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	4b07      	ldr	r3, [pc, #28]	; (8003084 <HAL_ADC_ConfigChannel+0x130>)
 8003068:	4909      	ldr	r1, [pc, #36]	; (8003090 <HAL_ADC_ConfigChannel+0x13c>)
 800306a:	400a      	ands	r2, r1
 800306c:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2250      	movs	r2, #80	; 0x50
 8003072:	2100      	movs	r1, #0
 8003074:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	0018      	movs	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	b002      	add	sp, #8
 800307e:	bd80      	pop	{r7, pc}
 8003080:	00001001 	.word	0x00001001
 8003084:	40012708 	.word	0x40012708
 8003088:	ff7fffff 	.word	0xff7fffff
 800308c:	ffbfffff 	.word	0xffbfffff
 8003090:	feffffff 	.word	0xfeffffff

08003094 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	2203      	movs	r2, #3
 80030a8:	4013      	ands	r3, r2
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d108      	bne.n	80030c0 <ADC_Enable+0x2c>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2201      	movs	r2, #1
 80030b6:	4013      	ands	r3, r2
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d101      	bne.n	80030c0 <ADC_Enable+0x2c>
 80030bc:	2301      	movs	r3, #1
 80030be:	e000      	b.n	80030c2 <ADC_Enable+0x2e>
 80030c0:	2300      	movs	r3, #0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d146      	bne.n	8003154 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	4a24      	ldr	r2, [pc, #144]	; (8003160 <ADC_Enable+0xcc>)
 80030ce:	4013      	ands	r3, r2
 80030d0:	d00d      	beq.n	80030ee <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d6:	2210      	movs	r2, #16
 80030d8:	431a      	orrs	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e2:	2201      	movs	r2, #1
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e033      	b.n	8003156 <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2101      	movs	r1, #1
 80030fa:	430a      	orrs	r2, r1
 80030fc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80030fe:	2001      	movs	r0, #1
 8003100:	f000 f830 	bl	8003164 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003104:	f7ff fc88 	bl	8002a18 <HAL_GetTick>
 8003108:	0003      	movs	r3, r0
 800310a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800310c:	e01b      	b.n	8003146 <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800310e:	f7ff fc83 	bl	8002a18 <HAL_GetTick>
 8003112:	0002      	movs	r2, r0
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b0a      	cmp	r3, #10
 800311a:	d914      	bls.n	8003146 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2201      	movs	r2, #1
 8003124:	4013      	ands	r3, r2
 8003126:	2b01      	cmp	r3, #1
 8003128:	d00d      	beq.n	8003146 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312e:	2210      	movs	r2, #16
 8003130:	431a      	orrs	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313a:	2201      	movs	r2, #1
 800313c:	431a      	orrs	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e007      	b.n	8003156 <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2201      	movs	r2, #1
 800314e:	4013      	ands	r3, r2
 8003150:	2b01      	cmp	r3, #1
 8003152:	d1dc      	bne.n	800310e <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	0018      	movs	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	b004      	add	sp, #16
 800315c:	bd80      	pop	{r7, pc}
 800315e:	46c0      	nop			; (mov r8, r8)
 8003160:	80000017 	.word	0x80000017

08003164 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800316c:	4b0b      	ldr	r3, [pc, #44]	; (800319c <ADC_DelayMicroSecond+0x38>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	490b      	ldr	r1, [pc, #44]	; (80031a0 <ADC_DelayMicroSecond+0x3c>)
 8003172:	0018      	movs	r0, r3
 8003174:	f7fc ffd2 	bl	800011c <__udivsi3>
 8003178:	0003      	movs	r3, r0
 800317a:	001a      	movs	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4353      	muls	r3, r2
 8003180:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8003182:	e002      	b.n	800318a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	3b01      	subs	r3, #1
 8003188:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1f9      	bne.n	8003184 <ADC_DelayMicroSecond+0x20>
  } 
}
 8003190:	46c0      	nop			; (mov r8, r8)
 8003192:	46c0      	nop			; (mov r8, r8)
 8003194:	46bd      	mov	sp, r7
 8003196:	b004      	add	sp, #16
 8003198:	bd80      	pop	{r7, pc}
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	20000000 	.word	0x20000000
 80031a0:	000f4240 	.word	0x000f4240

080031a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031a4:	b590      	push	{r4, r7, lr}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	0002      	movs	r2, r0
 80031ac:	6039      	str	r1, [r7, #0]
 80031ae:	1dfb      	adds	r3, r7, #7
 80031b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80031b2:	1dfb      	adds	r3, r7, #7
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	2b7f      	cmp	r3, #127	; 0x7f
 80031b8:	d828      	bhi.n	800320c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031ba:	4a2f      	ldr	r2, [pc, #188]	; (8003278 <__NVIC_SetPriority+0xd4>)
 80031bc:	1dfb      	adds	r3, r7, #7
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	b25b      	sxtb	r3, r3
 80031c2:	089b      	lsrs	r3, r3, #2
 80031c4:	33c0      	adds	r3, #192	; 0xc0
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	589b      	ldr	r3, [r3, r2]
 80031ca:	1dfa      	adds	r2, r7, #7
 80031cc:	7812      	ldrb	r2, [r2, #0]
 80031ce:	0011      	movs	r1, r2
 80031d0:	2203      	movs	r2, #3
 80031d2:	400a      	ands	r2, r1
 80031d4:	00d2      	lsls	r2, r2, #3
 80031d6:	21ff      	movs	r1, #255	; 0xff
 80031d8:	4091      	lsls	r1, r2
 80031da:	000a      	movs	r2, r1
 80031dc:	43d2      	mvns	r2, r2
 80031de:	401a      	ands	r2, r3
 80031e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	019b      	lsls	r3, r3, #6
 80031e6:	22ff      	movs	r2, #255	; 0xff
 80031e8:	401a      	ands	r2, r3
 80031ea:	1dfb      	adds	r3, r7, #7
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	0018      	movs	r0, r3
 80031f0:	2303      	movs	r3, #3
 80031f2:	4003      	ands	r3, r0
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031f8:	481f      	ldr	r0, [pc, #124]	; (8003278 <__NVIC_SetPriority+0xd4>)
 80031fa:	1dfb      	adds	r3, r7, #7
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	b25b      	sxtb	r3, r3
 8003200:	089b      	lsrs	r3, r3, #2
 8003202:	430a      	orrs	r2, r1
 8003204:	33c0      	adds	r3, #192	; 0xc0
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800320a:	e031      	b.n	8003270 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800320c:	4a1b      	ldr	r2, [pc, #108]	; (800327c <__NVIC_SetPriority+0xd8>)
 800320e:	1dfb      	adds	r3, r7, #7
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	0019      	movs	r1, r3
 8003214:	230f      	movs	r3, #15
 8003216:	400b      	ands	r3, r1
 8003218:	3b08      	subs	r3, #8
 800321a:	089b      	lsrs	r3, r3, #2
 800321c:	3306      	adds	r3, #6
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	18d3      	adds	r3, r2, r3
 8003222:	3304      	adds	r3, #4
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	1dfa      	adds	r2, r7, #7
 8003228:	7812      	ldrb	r2, [r2, #0]
 800322a:	0011      	movs	r1, r2
 800322c:	2203      	movs	r2, #3
 800322e:	400a      	ands	r2, r1
 8003230:	00d2      	lsls	r2, r2, #3
 8003232:	21ff      	movs	r1, #255	; 0xff
 8003234:	4091      	lsls	r1, r2
 8003236:	000a      	movs	r2, r1
 8003238:	43d2      	mvns	r2, r2
 800323a:	401a      	ands	r2, r3
 800323c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	019b      	lsls	r3, r3, #6
 8003242:	22ff      	movs	r2, #255	; 0xff
 8003244:	401a      	ands	r2, r3
 8003246:	1dfb      	adds	r3, r7, #7
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	0018      	movs	r0, r3
 800324c:	2303      	movs	r3, #3
 800324e:	4003      	ands	r3, r0
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003254:	4809      	ldr	r0, [pc, #36]	; (800327c <__NVIC_SetPriority+0xd8>)
 8003256:	1dfb      	adds	r3, r7, #7
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	001c      	movs	r4, r3
 800325c:	230f      	movs	r3, #15
 800325e:	4023      	ands	r3, r4
 8003260:	3b08      	subs	r3, #8
 8003262:	089b      	lsrs	r3, r3, #2
 8003264:	430a      	orrs	r2, r1
 8003266:	3306      	adds	r3, #6
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	18c3      	adds	r3, r0, r3
 800326c:	3304      	adds	r3, #4
 800326e:	601a      	str	r2, [r3, #0]
}
 8003270:	46c0      	nop			; (mov r8, r8)
 8003272:	46bd      	mov	sp, r7
 8003274:	b003      	add	sp, #12
 8003276:	bd90      	pop	{r4, r7, pc}
 8003278:	e000e100 	.word	0xe000e100
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	1e5a      	subs	r2, r3, #1
 800328c:	2380      	movs	r3, #128	; 0x80
 800328e:	045b      	lsls	r3, r3, #17
 8003290:	429a      	cmp	r2, r3
 8003292:	d301      	bcc.n	8003298 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003294:	2301      	movs	r3, #1
 8003296:	e010      	b.n	80032ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003298:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <SysTick_Config+0x44>)
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	3a01      	subs	r2, #1
 800329e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032a0:	2301      	movs	r3, #1
 80032a2:	425b      	negs	r3, r3
 80032a4:	2103      	movs	r1, #3
 80032a6:	0018      	movs	r0, r3
 80032a8:	f7ff ff7c 	bl	80031a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032ac:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <SysTick_Config+0x44>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032b2:	4b04      	ldr	r3, [pc, #16]	; (80032c4 <SysTick_Config+0x44>)
 80032b4:	2207      	movs	r2, #7
 80032b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	0018      	movs	r0, r3
 80032bc:	46bd      	mov	sp, r7
 80032be:	b002      	add	sp, #8
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	46c0      	nop			; (mov r8, r8)
 80032c4:	e000e010 	.word	0xe000e010

080032c8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	607a      	str	r2, [r7, #4]
 80032d2:	210f      	movs	r1, #15
 80032d4:	187b      	adds	r3, r7, r1
 80032d6:	1c02      	adds	r2, r0, #0
 80032d8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	187b      	adds	r3, r7, r1
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	b25b      	sxtb	r3, r3
 80032e2:	0011      	movs	r1, r2
 80032e4:	0018      	movs	r0, r3
 80032e6:	f7ff ff5d 	bl	80031a4 <__NVIC_SetPriority>
}
 80032ea:	46c0      	nop			; (mov r8, r8)
 80032ec:	46bd      	mov	sp, r7
 80032ee:	b004      	add	sp, #16
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b082      	sub	sp, #8
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7ff ffbf 	bl	8003280 <SysTick_Config>
 8003302:	0003      	movs	r3, r0
}
 8003304:	0018      	movs	r0, r3
 8003306:	46bd      	mov	sp, r7
 8003308:	b002      	add	sp, #8
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003316:	2300      	movs	r3, #0
 8003318:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800331e:	2300      	movs	r3, #0
 8003320:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003322:	e155      	b.n	80035d0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2101      	movs	r1, #1
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	4091      	lsls	r1, r2
 800332e:	000a      	movs	r2, r1
 8003330:	4013      	ands	r3, r2
 8003332:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d100      	bne.n	800333c <HAL_GPIO_Init+0x30>
 800333a:	e146      	b.n	80035ca <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2203      	movs	r2, #3
 8003342:	4013      	ands	r3, r2
 8003344:	2b01      	cmp	r3, #1
 8003346:	d005      	beq.n	8003354 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2203      	movs	r2, #3
 800334e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003350:	2b02      	cmp	r3, #2
 8003352:	d130      	bne.n	80033b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	2203      	movs	r2, #3
 8003360:	409a      	lsls	r2, r3
 8003362:	0013      	movs	r3, r2
 8003364:	43da      	mvns	r2, r3
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	4013      	ands	r3, r2
 800336a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68da      	ldr	r2, [r3, #12]
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	409a      	lsls	r2, r3
 8003376:	0013      	movs	r3, r2
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4313      	orrs	r3, r2
 800337c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800338a:	2201      	movs	r2, #1
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	409a      	lsls	r2, r3
 8003390:	0013      	movs	r3, r2
 8003392:	43da      	mvns	r2, r3
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4013      	ands	r3, r2
 8003398:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	091b      	lsrs	r3, r3, #4
 80033a0:	2201      	movs	r2, #1
 80033a2:	401a      	ands	r2, r3
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	409a      	lsls	r2, r3
 80033a8:	0013      	movs	r3, r2
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2203      	movs	r2, #3
 80033bc:	4013      	ands	r3, r2
 80033be:	2b03      	cmp	r3, #3
 80033c0:	d017      	beq.n	80033f2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	2203      	movs	r2, #3
 80033ce:	409a      	lsls	r2, r3
 80033d0:	0013      	movs	r3, r2
 80033d2:	43da      	mvns	r2, r3
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	4013      	ands	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	409a      	lsls	r2, r3
 80033e4:	0013      	movs	r3, r2
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2203      	movs	r2, #3
 80033f8:	4013      	ands	r3, r2
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d123      	bne.n	8003446 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	08da      	lsrs	r2, r3, #3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	3208      	adds	r2, #8
 8003406:	0092      	lsls	r2, r2, #2
 8003408:	58d3      	ldr	r3, [r2, r3]
 800340a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2207      	movs	r2, #7
 8003410:	4013      	ands	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	220f      	movs	r2, #15
 8003416:	409a      	lsls	r2, r3
 8003418:	0013      	movs	r3, r2
 800341a:	43da      	mvns	r2, r3
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	4013      	ands	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	691a      	ldr	r2, [r3, #16]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	2107      	movs	r1, #7
 800342a:	400b      	ands	r3, r1
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	409a      	lsls	r2, r3
 8003430:	0013      	movs	r3, r2
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	4313      	orrs	r3, r2
 8003436:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	08da      	lsrs	r2, r3, #3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	3208      	adds	r2, #8
 8003440:	0092      	lsls	r2, r2, #2
 8003442:	6939      	ldr	r1, [r7, #16]
 8003444:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	2203      	movs	r2, #3
 8003452:	409a      	lsls	r2, r3
 8003454:	0013      	movs	r3, r2
 8003456:	43da      	mvns	r2, r3
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	4013      	ands	r3, r2
 800345c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2203      	movs	r2, #3
 8003464:	401a      	ands	r2, r3
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	409a      	lsls	r2, r3
 800346c:	0013      	movs	r3, r2
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	23c0      	movs	r3, #192	; 0xc0
 8003480:	029b      	lsls	r3, r3, #10
 8003482:	4013      	ands	r3, r2
 8003484:	d100      	bne.n	8003488 <HAL_GPIO_Init+0x17c>
 8003486:	e0a0      	b.n	80035ca <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003488:	4b57      	ldr	r3, [pc, #348]	; (80035e8 <HAL_GPIO_Init+0x2dc>)
 800348a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800348c:	4b56      	ldr	r3, [pc, #344]	; (80035e8 <HAL_GPIO_Init+0x2dc>)
 800348e:	2101      	movs	r1, #1
 8003490:	430a      	orrs	r2, r1
 8003492:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003494:	4a55      	ldr	r2, [pc, #340]	; (80035ec <HAL_GPIO_Init+0x2e0>)
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	089b      	lsrs	r3, r3, #2
 800349a:	3302      	adds	r3, #2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	589b      	ldr	r3, [r3, r2]
 80034a0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	2203      	movs	r2, #3
 80034a6:	4013      	ands	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	220f      	movs	r2, #15
 80034ac:	409a      	lsls	r2, r3
 80034ae:	0013      	movs	r3, r2
 80034b0:	43da      	mvns	r2, r3
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	4013      	ands	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	23a0      	movs	r3, #160	; 0xa0
 80034bc:	05db      	lsls	r3, r3, #23
 80034be:	429a      	cmp	r2, r3
 80034c0:	d01f      	beq.n	8003502 <HAL_GPIO_Init+0x1f6>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a4a      	ldr	r2, [pc, #296]	; (80035f0 <HAL_GPIO_Init+0x2e4>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d019      	beq.n	80034fe <HAL_GPIO_Init+0x1f2>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a49      	ldr	r2, [pc, #292]	; (80035f4 <HAL_GPIO_Init+0x2e8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d013      	beq.n	80034fa <HAL_GPIO_Init+0x1ee>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a48      	ldr	r2, [pc, #288]	; (80035f8 <HAL_GPIO_Init+0x2ec>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d00d      	beq.n	80034f6 <HAL_GPIO_Init+0x1ea>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a47      	ldr	r2, [pc, #284]	; (80035fc <HAL_GPIO_Init+0x2f0>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d007      	beq.n	80034f2 <HAL_GPIO_Init+0x1e6>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a46      	ldr	r2, [pc, #280]	; (8003600 <HAL_GPIO_Init+0x2f4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d101      	bne.n	80034ee <HAL_GPIO_Init+0x1e2>
 80034ea:	2305      	movs	r3, #5
 80034ec:	e00a      	b.n	8003504 <HAL_GPIO_Init+0x1f8>
 80034ee:	2306      	movs	r3, #6
 80034f0:	e008      	b.n	8003504 <HAL_GPIO_Init+0x1f8>
 80034f2:	2304      	movs	r3, #4
 80034f4:	e006      	b.n	8003504 <HAL_GPIO_Init+0x1f8>
 80034f6:	2303      	movs	r3, #3
 80034f8:	e004      	b.n	8003504 <HAL_GPIO_Init+0x1f8>
 80034fa:	2302      	movs	r3, #2
 80034fc:	e002      	b.n	8003504 <HAL_GPIO_Init+0x1f8>
 80034fe:	2301      	movs	r3, #1
 8003500:	e000      	b.n	8003504 <HAL_GPIO_Init+0x1f8>
 8003502:	2300      	movs	r3, #0
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	2103      	movs	r1, #3
 8003508:	400a      	ands	r2, r1
 800350a:	0092      	lsls	r2, r2, #2
 800350c:	4093      	lsls	r3, r2
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	4313      	orrs	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003514:	4935      	ldr	r1, [pc, #212]	; (80035ec <HAL_GPIO_Init+0x2e0>)
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	089b      	lsrs	r3, r3, #2
 800351a:	3302      	adds	r3, #2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003522:	4b38      	ldr	r3, [pc, #224]	; (8003604 <HAL_GPIO_Init+0x2f8>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	43da      	mvns	r2, r3
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4013      	ands	r3, r2
 8003530:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	2380      	movs	r3, #128	; 0x80
 8003538:	025b      	lsls	r3, r3, #9
 800353a:	4013      	ands	r3, r2
 800353c:	d003      	beq.n	8003546 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	4313      	orrs	r3, r2
 8003544:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003546:	4b2f      	ldr	r3, [pc, #188]	; (8003604 <HAL_GPIO_Init+0x2f8>)
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800354c:	4b2d      	ldr	r3, [pc, #180]	; (8003604 <HAL_GPIO_Init+0x2f8>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	43da      	mvns	r2, r3
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	4013      	ands	r3, r2
 800355a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	2380      	movs	r3, #128	; 0x80
 8003562:	029b      	lsls	r3, r3, #10
 8003564:	4013      	ands	r3, r2
 8003566:	d003      	beq.n	8003570 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	4313      	orrs	r3, r2
 800356e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003570:	4b24      	ldr	r3, [pc, #144]	; (8003604 <HAL_GPIO_Init+0x2f8>)
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003576:	4b23      	ldr	r3, [pc, #140]	; (8003604 <HAL_GPIO_Init+0x2f8>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	43da      	mvns	r2, r3
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	4013      	ands	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	2380      	movs	r3, #128	; 0x80
 800358c:	035b      	lsls	r3, r3, #13
 800358e:	4013      	ands	r3, r2
 8003590:	d003      	beq.n	800359a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003592:	693a      	ldr	r2, [r7, #16]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	4313      	orrs	r3, r2
 8003598:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800359a:	4b1a      	ldr	r3, [pc, #104]	; (8003604 <HAL_GPIO_Init+0x2f8>)
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80035a0:	4b18      	ldr	r3, [pc, #96]	; (8003604 <HAL_GPIO_Init+0x2f8>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	43da      	mvns	r2, r3
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	4013      	ands	r3, r2
 80035ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	2380      	movs	r3, #128	; 0x80
 80035b6:	039b      	lsls	r3, r3, #14
 80035b8:	4013      	ands	r3, r2
 80035ba:	d003      	beq.n	80035c4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80035c4:	4b0f      	ldr	r3, [pc, #60]	; (8003604 <HAL_GPIO_Init+0x2f8>)
 80035c6:	693a      	ldr	r2, [r7, #16]
 80035c8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	3301      	adds	r3, #1
 80035ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	40da      	lsrs	r2, r3
 80035d8:	1e13      	subs	r3, r2, #0
 80035da:	d000      	beq.n	80035de <HAL_GPIO_Init+0x2d2>
 80035dc:	e6a2      	b.n	8003324 <HAL_GPIO_Init+0x18>
  }
}
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	46c0      	nop			; (mov r8, r8)
 80035e2:	46bd      	mov	sp, r7
 80035e4:	b006      	add	sp, #24
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	40021000 	.word	0x40021000
 80035ec:	40010000 	.word	0x40010000
 80035f0:	50000400 	.word	0x50000400
 80035f4:	50000800 	.word	0x50000800
 80035f8:	50000c00 	.word	0x50000c00
 80035fc:	50001000 	.word	0x50001000
 8003600:	50001c00 	.word	0x50001c00
 8003604:	40010400 	.word	0x40010400

08003608 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	0008      	movs	r0, r1
 8003612:	0011      	movs	r1, r2
 8003614:	1cbb      	adds	r3, r7, #2
 8003616:	1c02      	adds	r2, r0, #0
 8003618:	801a      	strh	r2, [r3, #0]
 800361a:	1c7b      	adds	r3, r7, #1
 800361c:	1c0a      	adds	r2, r1, #0
 800361e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003620:	1c7b      	adds	r3, r7, #1
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d004      	beq.n	8003632 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003628:	1cbb      	adds	r3, r7, #2
 800362a:	881a      	ldrh	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003630:	e003      	b.n	800363a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003632:	1cbb      	adds	r3, r7, #2
 8003634:	881a      	ldrh	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	629a      	str	r2, [r3, #40]	; 0x28
}
 800363a:	46c0      	nop			; (mov r8, r8)
 800363c:	46bd      	mov	sp, r7
 800363e:	b002      	add	sp, #8
 8003640:	bd80      	pop	{r7, pc}
	...

08003644 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003644:	b5b0      	push	{r4, r5, r7, lr}
 8003646:	b08a      	sub	sp, #40	; 0x28
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	f000 fbbf 	bl	8003dd6 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003658:	4bc9      	ldr	r3, [pc, #804]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	220c      	movs	r2, #12
 800365e:	4013      	ands	r3, r2
 8003660:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003662:	4bc7      	ldr	r3, [pc, #796]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003664:	68da      	ldr	r2, [r3, #12]
 8003666:	2380      	movs	r3, #128	; 0x80
 8003668:	025b      	lsls	r3, r3, #9
 800366a:	4013      	ands	r3, r2
 800366c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2201      	movs	r2, #1
 8003674:	4013      	ands	r3, r2
 8003676:	d100      	bne.n	800367a <HAL_RCC_OscConfig+0x36>
 8003678:	e07e      	b.n	8003778 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	2b08      	cmp	r3, #8
 800367e:	d007      	beq.n	8003690 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	2b0c      	cmp	r3, #12
 8003684:	d112      	bne.n	80036ac <HAL_RCC_OscConfig+0x68>
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	2380      	movs	r3, #128	; 0x80
 800368a:	025b      	lsls	r3, r3, #9
 800368c:	429a      	cmp	r2, r3
 800368e:	d10d      	bne.n	80036ac <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003690:	4bbb      	ldr	r3, [pc, #748]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	2380      	movs	r3, #128	; 0x80
 8003696:	029b      	lsls	r3, r3, #10
 8003698:	4013      	ands	r3, r2
 800369a:	d100      	bne.n	800369e <HAL_RCC_OscConfig+0x5a>
 800369c:	e06b      	b.n	8003776 <HAL_RCC_OscConfig+0x132>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d167      	bne.n	8003776 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	f000 fb95 	bl	8003dd6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	2380      	movs	r3, #128	; 0x80
 80036b2:	025b      	lsls	r3, r3, #9
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d107      	bne.n	80036c8 <HAL_RCC_OscConfig+0x84>
 80036b8:	4bb1      	ldr	r3, [pc, #708]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4bb0      	ldr	r3, [pc, #704]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80036be:	2180      	movs	r1, #128	; 0x80
 80036c0:	0249      	lsls	r1, r1, #9
 80036c2:	430a      	orrs	r2, r1
 80036c4:	601a      	str	r2, [r3, #0]
 80036c6:	e027      	b.n	8003718 <HAL_RCC_OscConfig+0xd4>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	23a0      	movs	r3, #160	; 0xa0
 80036ce:	02db      	lsls	r3, r3, #11
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d10e      	bne.n	80036f2 <HAL_RCC_OscConfig+0xae>
 80036d4:	4baa      	ldr	r3, [pc, #680]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	4ba9      	ldr	r3, [pc, #676]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80036da:	2180      	movs	r1, #128	; 0x80
 80036dc:	02c9      	lsls	r1, r1, #11
 80036de:	430a      	orrs	r2, r1
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	4ba7      	ldr	r3, [pc, #668]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	4ba6      	ldr	r3, [pc, #664]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80036e8:	2180      	movs	r1, #128	; 0x80
 80036ea:	0249      	lsls	r1, r1, #9
 80036ec:	430a      	orrs	r2, r1
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	e012      	b.n	8003718 <HAL_RCC_OscConfig+0xd4>
 80036f2:	4ba3      	ldr	r3, [pc, #652]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	4ba2      	ldr	r3, [pc, #648]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80036f8:	49a2      	ldr	r1, [pc, #648]	; (8003984 <HAL_RCC_OscConfig+0x340>)
 80036fa:	400a      	ands	r2, r1
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	4ba0      	ldr	r3, [pc, #640]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	2380      	movs	r3, #128	; 0x80
 8003704:	025b      	lsls	r3, r3, #9
 8003706:	4013      	ands	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	4b9c      	ldr	r3, [pc, #624]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b9b      	ldr	r3, [pc, #620]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003712:	499d      	ldr	r1, [pc, #628]	; (8003988 <HAL_RCC_OscConfig+0x344>)
 8003714:	400a      	ands	r2, r1
 8003716:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d015      	beq.n	800374c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003720:	f7ff f97a 	bl	8002a18 <HAL_GetTick>
 8003724:	0003      	movs	r3, r0
 8003726:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003728:	e009      	b.n	800373e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800372a:	f7ff f975 	bl	8002a18 <HAL_GetTick>
 800372e:	0002      	movs	r2, r0
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b64      	cmp	r3, #100	; 0x64
 8003736:	d902      	bls.n	800373e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	f000 fb4c 	bl	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800373e:	4b90      	ldr	r3, [pc, #576]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	2380      	movs	r3, #128	; 0x80
 8003744:	029b      	lsls	r3, r3, #10
 8003746:	4013      	ands	r3, r2
 8003748:	d0ef      	beq.n	800372a <HAL_RCC_OscConfig+0xe6>
 800374a:	e015      	b.n	8003778 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374c:	f7ff f964 	bl	8002a18 <HAL_GetTick>
 8003750:	0003      	movs	r3, r0
 8003752:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003754:	e008      	b.n	8003768 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003756:	f7ff f95f 	bl	8002a18 <HAL_GetTick>
 800375a:	0002      	movs	r2, r0
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	2b64      	cmp	r3, #100	; 0x64
 8003762:	d901      	bls.n	8003768 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e336      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003768:	4b85      	ldr	r3, [pc, #532]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	029b      	lsls	r3, r3, #10
 8003770:	4013      	ands	r3, r2
 8003772:	d1f0      	bne.n	8003756 <HAL_RCC_OscConfig+0x112>
 8003774:	e000      	b.n	8003778 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003776:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2202      	movs	r2, #2
 800377e:	4013      	ands	r3, r2
 8003780:	d100      	bne.n	8003784 <HAL_RCC_OscConfig+0x140>
 8003782:	e099      	b.n	80038b8 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378c:	2220      	movs	r2, #32
 800378e:	4013      	ands	r3, r2
 8003790:	d009      	beq.n	80037a6 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003792:	4b7b      	ldr	r3, [pc, #492]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	4b7a      	ldr	r3, [pc, #488]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003798:	2120      	movs	r1, #32
 800379a:	430a      	orrs	r2, r1
 800379c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a0:	2220      	movs	r2, #32
 80037a2:	4393      	bics	r3, r2
 80037a4:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	2b04      	cmp	r3, #4
 80037aa:	d005      	beq.n	80037b8 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	2b0c      	cmp	r3, #12
 80037b0:	d13e      	bne.n	8003830 <HAL_RCC_OscConfig+0x1ec>
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d13b      	bne.n	8003830 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80037b8:	4b71      	ldr	r3, [pc, #452]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2204      	movs	r2, #4
 80037be:	4013      	ands	r3, r2
 80037c0:	d004      	beq.n	80037cc <HAL_RCC_OscConfig+0x188>
 80037c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e304      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037cc:	4b6c      	ldr	r3, [pc, #432]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4a6e      	ldr	r2, [pc, #440]	; (800398c <HAL_RCC_OscConfig+0x348>)
 80037d2:	4013      	ands	r3, r2
 80037d4:	0019      	movs	r1, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	021a      	lsls	r2, r3, #8
 80037dc:	4b68      	ldr	r3, [pc, #416]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80037de:	430a      	orrs	r2, r1
 80037e0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80037e2:	4b67      	ldr	r3, [pc, #412]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2209      	movs	r2, #9
 80037e8:	4393      	bics	r3, r2
 80037ea:	0019      	movs	r1, r3
 80037ec:	4b64      	ldr	r3, [pc, #400]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80037ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f0:	430a      	orrs	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037f4:	f000 fc42 	bl	800407c <HAL_RCC_GetSysClockFreq>
 80037f8:	0001      	movs	r1, r0
 80037fa:	4b61      	ldr	r3, [pc, #388]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	091b      	lsrs	r3, r3, #4
 8003800:	220f      	movs	r2, #15
 8003802:	4013      	ands	r3, r2
 8003804:	4a62      	ldr	r2, [pc, #392]	; (8003990 <HAL_RCC_OscConfig+0x34c>)
 8003806:	5cd3      	ldrb	r3, [r2, r3]
 8003808:	000a      	movs	r2, r1
 800380a:	40da      	lsrs	r2, r3
 800380c:	4b61      	ldr	r3, [pc, #388]	; (8003994 <HAL_RCC_OscConfig+0x350>)
 800380e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003810:	4b61      	ldr	r3, [pc, #388]	; (8003998 <HAL_RCC_OscConfig+0x354>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2513      	movs	r5, #19
 8003816:	197c      	adds	r4, r7, r5
 8003818:	0018      	movs	r0, r3
 800381a:	f7ff f8b7 	bl	800298c <HAL_InitTick>
 800381e:	0003      	movs	r3, r0
 8003820:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003822:	197b      	adds	r3, r7, r5
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d046      	beq.n	80038b8 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800382a:	197b      	adds	r3, r7, r5
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	e2d2      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003832:	2b00      	cmp	r3, #0
 8003834:	d027      	beq.n	8003886 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003836:	4b52      	ldr	r3, [pc, #328]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2209      	movs	r2, #9
 800383c:	4393      	bics	r3, r2
 800383e:	0019      	movs	r1, r3
 8003840:	4b4f      	ldr	r3, [pc, #316]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003844:	430a      	orrs	r2, r1
 8003846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003848:	f7ff f8e6 	bl	8002a18 <HAL_GetTick>
 800384c:	0003      	movs	r3, r0
 800384e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003850:	e008      	b.n	8003864 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003852:	f7ff f8e1 	bl	8002a18 <HAL_GetTick>
 8003856:	0002      	movs	r2, r0
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e2b8      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003864:	4b46      	ldr	r3, [pc, #280]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2204      	movs	r2, #4
 800386a:	4013      	ands	r3, r2
 800386c:	d0f1      	beq.n	8003852 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800386e:	4b44      	ldr	r3, [pc, #272]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	4a46      	ldr	r2, [pc, #280]	; (800398c <HAL_RCC_OscConfig+0x348>)
 8003874:	4013      	ands	r3, r2
 8003876:	0019      	movs	r1, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	691b      	ldr	r3, [r3, #16]
 800387c:	021a      	lsls	r2, r3, #8
 800387e:	4b40      	ldr	r3, [pc, #256]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003880:	430a      	orrs	r2, r1
 8003882:	605a      	str	r2, [r3, #4]
 8003884:	e018      	b.n	80038b8 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003886:	4b3e      	ldr	r3, [pc, #248]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	4b3d      	ldr	r3, [pc, #244]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 800388c:	2101      	movs	r1, #1
 800388e:	438a      	bics	r2, r1
 8003890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003892:	f7ff f8c1 	bl	8002a18 <HAL_GetTick>
 8003896:	0003      	movs	r3, r0
 8003898:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800389a:	e008      	b.n	80038ae <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800389c:	f7ff f8bc 	bl	8002a18 <HAL_GetTick>
 80038a0:	0002      	movs	r2, r0
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e293      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80038ae:	4b34      	ldr	r3, [pc, #208]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2204      	movs	r2, #4
 80038b4:	4013      	ands	r3, r2
 80038b6:	d1f1      	bne.n	800389c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2210      	movs	r2, #16
 80038be:	4013      	ands	r3, r2
 80038c0:	d100      	bne.n	80038c4 <HAL_RCC_OscConfig+0x280>
 80038c2:	e0a2      	b.n	8003a0a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d140      	bne.n	800394c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038ca:	4b2d      	ldr	r3, [pc, #180]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	2380      	movs	r3, #128	; 0x80
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4013      	ands	r3, r2
 80038d4:	d005      	beq.n	80038e2 <HAL_RCC_OscConfig+0x29e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e279      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038e2:	4b27      	ldr	r3, [pc, #156]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	4a2d      	ldr	r2, [pc, #180]	; (800399c <HAL_RCC_OscConfig+0x358>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	0019      	movs	r1, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038f0:	4b23      	ldr	r3, [pc, #140]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80038f2:	430a      	orrs	r2, r1
 80038f4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038f6:	4b22      	ldr	r3, [pc, #136]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	021b      	lsls	r3, r3, #8
 80038fc:	0a19      	lsrs	r1, r3, #8
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	061a      	lsls	r2, r3, #24
 8003904:	4b1e      	ldr	r3, [pc, #120]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003906:	430a      	orrs	r2, r1
 8003908:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	0b5b      	lsrs	r3, r3, #13
 8003910:	3301      	adds	r3, #1
 8003912:	2280      	movs	r2, #128	; 0x80
 8003914:	0212      	lsls	r2, r2, #8
 8003916:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003918:	4b19      	ldr	r3, [pc, #100]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	091b      	lsrs	r3, r3, #4
 800391e:	210f      	movs	r1, #15
 8003920:	400b      	ands	r3, r1
 8003922:	491b      	ldr	r1, [pc, #108]	; (8003990 <HAL_RCC_OscConfig+0x34c>)
 8003924:	5ccb      	ldrb	r3, [r1, r3]
 8003926:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003928:	4b1a      	ldr	r3, [pc, #104]	; (8003994 <HAL_RCC_OscConfig+0x350>)
 800392a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800392c:	4b1a      	ldr	r3, [pc, #104]	; (8003998 <HAL_RCC_OscConfig+0x354>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2513      	movs	r5, #19
 8003932:	197c      	adds	r4, r7, r5
 8003934:	0018      	movs	r0, r3
 8003936:	f7ff f829 	bl	800298c <HAL_InitTick>
 800393a:	0003      	movs	r3, r0
 800393c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800393e:	197b      	adds	r3, r7, r5
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d061      	beq.n	8003a0a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003946:	197b      	adds	r3, r7, r5
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	e244      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	69db      	ldr	r3, [r3, #28]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d040      	beq.n	80039d6 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003954:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	4b09      	ldr	r3, [pc, #36]	; (8003980 <HAL_RCC_OscConfig+0x33c>)
 800395a:	2180      	movs	r1, #128	; 0x80
 800395c:	0049      	lsls	r1, r1, #1
 800395e:	430a      	orrs	r2, r1
 8003960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003962:	f7ff f859 	bl	8002a18 <HAL_GetTick>
 8003966:	0003      	movs	r3, r0
 8003968:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800396a:	e019      	b.n	80039a0 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800396c:	f7ff f854 	bl	8002a18 <HAL_GetTick>
 8003970:	0002      	movs	r2, r0
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d912      	bls.n	80039a0 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e22b      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
 800397e:	46c0      	nop			; (mov r8, r8)
 8003980:	40021000 	.word	0x40021000
 8003984:	fffeffff 	.word	0xfffeffff
 8003988:	fffbffff 	.word	0xfffbffff
 800398c:	ffffe0ff 	.word	0xffffe0ff
 8003990:	08005f40 	.word	0x08005f40
 8003994:	20000000 	.word	0x20000000
 8003998:	20000004 	.word	0x20000004
 800399c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80039a0:	4bca      	ldr	r3, [pc, #808]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	2380      	movs	r3, #128	; 0x80
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4013      	ands	r3, r2
 80039aa:	d0df      	beq.n	800396c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039ac:	4bc7      	ldr	r3, [pc, #796]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	4ac7      	ldr	r2, [pc, #796]	; (8003cd0 <HAL_RCC_OscConfig+0x68c>)
 80039b2:	4013      	ands	r3, r2
 80039b4:	0019      	movs	r1, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039ba:	4bc4      	ldr	r3, [pc, #784]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 80039bc:	430a      	orrs	r2, r1
 80039be:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039c0:	4bc2      	ldr	r3, [pc, #776]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	021b      	lsls	r3, r3, #8
 80039c6:	0a19      	lsrs	r1, r3, #8
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	061a      	lsls	r2, r3, #24
 80039ce:	4bbf      	ldr	r3, [pc, #764]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 80039d0:	430a      	orrs	r2, r1
 80039d2:	605a      	str	r2, [r3, #4]
 80039d4:	e019      	b.n	8003a0a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80039d6:	4bbd      	ldr	r3, [pc, #756]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	4bbc      	ldr	r3, [pc, #752]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 80039dc:	49bd      	ldr	r1, [pc, #756]	; (8003cd4 <HAL_RCC_OscConfig+0x690>)
 80039de:	400a      	ands	r2, r1
 80039e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e2:	f7ff f819 	bl	8002a18 <HAL_GetTick>
 80039e6:	0003      	movs	r3, r0
 80039e8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039ec:	f7ff f814 	bl	8002a18 <HAL_GetTick>
 80039f0:	0002      	movs	r2, r0
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e1eb      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80039fe:	4bb3      	ldr	r3, [pc, #716]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	2380      	movs	r3, #128	; 0x80
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	4013      	ands	r3, r2
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2208      	movs	r2, #8
 8003a10:	4013      	ands	r3, r2
 8003a12:	d036      	beq.n	8003a82 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d019      	beq.n	8003a50 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1c:	4bab      	ldr	r3, [pc, #684]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003a1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a20:	4baa      	ldr	r3, [pc, #680]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003a22:	2101      	movs	r1, #1
 8003a24:	430a      	orrs	r2, r1
 8003a26:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a28:	f7fe fff6 	bl	8002a18 <HAL_GetTick>
 8003a2c:	0003      	movs	r3, r0
 8003a2e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a32:	f7fe fff1 	bl	8002a18 <HAL_GetTick>
 8003a36:	0002      	movs	r2, r0
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e1c8      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a44:	4ba1      	ldr	r3, [pc, #644]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003a46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a48:	2202      	movs	r2, #2
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	d0f1      	beq.n	8003a32 <HAL_RCC_OscConfig+0x3ee>
 8003a4e:	e018      	b.n	8003a82 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a50:	4b9e      	ldr	r3, [pc, #632]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003a52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a54:	4b9d      	ldr	r3, [pc, #628]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003a56:	2101      	movs	r1, #1
 8003a58:	438a      	bics	r2, r1
 8003a5a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a5c:	f7fe ffdc 	bl	8002a18 <HAL_GetTick>
 8003a60:	0003      	movs	r3, r0
 8003a62:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a66:	f7fe ffd7 	bl	8002a18 <HAL_GetTick>
 8003a6a:	0002      	movs	r2, r0
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e1ae      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a78:	4b94      	ldr	r3, [pc, #592]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d1f1      	bne.n	8003a66 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2204      	movs	r2, #4
 8003a88:	4013      	ands	r3, r2
 8003a8a:	d100      	bne.n	8003a8e <HAL_RCC_OscConfig+0x44a>
 8003a8c:	e0ae      	b.n	8003bec <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a8e:	2023      	movs	r0, #35	; 0x23
 8003a90:	183b      	adds	r3, r7, r0
 8003a92:	2200      	movs	r2, #0
 8003a94:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a96:	4b8d      	ldr	r3, [pc, #564]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003a98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a9a:	2380      	movs	r3, #128	; 0x80
 8003a9c:	055b      	lsls	r3, r3, #21
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	d109      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aa2:	4b8a      	ldr	r3, [pc, #552]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003aa4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aa6:	4b89      	ldr	r3, [pc, #548]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003aa8:	2180      	movs	r1, #128	; 0x80
 8003aaa:	0549      	lsls	r1, r1, #21
 8003aac:	430a      	orrs	r2, r1
 8003aae:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003ab0:	183b      	adds	r3, r7, r0
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab6:	4b88      	ldr	r3, [pc, #544]	; (8003cd8 <HAL_RCC_OscConfig+0x694>)
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	2380      	movs	r3, #128	; 0x80
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d11a      	bne.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ac2:	4b85      	ldr	r3, [pc, #532]	; (8003cd8 <HAL_RCC_OscConfig+0x694>)
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	4b84      	ldr	r3, [pc, #528]	; (8003cd8 <HAL_RCC_OscConfig+0x694>)
 8003ac8:	2180      	movs	r1, #128	; 0x80
 8003aca:	0049      	lsls	r1, r1, #1
 8003acc:	430a      	orrs	r2, r1
 8003ace:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ad0:	f7fe ffa2 	bl	8002a18 <HAL_GetTick>
 8003ad4:	0003      	movs	r3, r0
 8003ad6:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad8:	e008      	b.n	8003aec <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ada:	f7fe ff9d 	bl	8002a18 <HAL_GetTick>
 8003ade:	0002      	movs	r2, r0
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b64      	cmp	r3, #100	; 0x64
 8003ae6:	d901      	bls.n	8003aec <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e174      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aec:	4b7a      	ldr	r3, [pc, #488]	; (8003cd8 <HAL_RCC_OscConfig+0x694>)
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	2380      	movs	r3, #128	; 0x80
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	4013      	ands	r3, r2
 8003af6:	d0f0      	beq.n	8003ada <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	2380      	movs	r3, #128	; 0x80
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d107      	bne.n	8003b14 <HAL_RCC_OscConfig+0x4d0>
 8003b04:	4b71      	ldr	r3, [pc, #452]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b08:	4b70      	ldr	r3, [pc, #448]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b0a:	2180      	movs	r1, #128	; 0x80
 8003b0c:	0049      	lsls	r1, r1, #1
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	651a      	str	r2, [r3, #80]	; 0x50
 8003b12:	e031      	b.n	8003b78 <HAL_RCC_OscConfig+0x534>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10c      	bne.n	8003b36 <HAL_RCC_OscConfig+0x4f2>
 8003b1c:	4b6b      	ldr	r3, [pc, #428]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b20:	4b6a      	ldr	r3, [pc, #424]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b22:	496c      	ldr	r1, [pc, #432]	; (8003cd4 <HAL_RCC_OscConfig+0x690>)
 8003b24:	400a      	ands	r2, r1
 8003b26:	651a      	str	r2, [r3, #80]	; 0x50
 8003b28:	4b68      	ldr	r3, [pc, #416]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b2c:	4b67      	ldr	r3, [pc, #412]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b2e:	496b      	ldr	r1, [pc, #428]	; (8003cdc <HAL_RCC_OscConfig+0x698>)
 8003b30:	400a      	ands	r2, r1
 8003b32:	651a      	str	r2, [r3, #80]	; 0x50
 8003b34:	e020      	b.n	8003b78 <HAL_RCC_OscConfig+0x534>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	689a      	ldr	r2, [r3, #8]
 8003b3a:	23a0      	movs	r3, #160	; 0xa0
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d10e      	bne.n	8003b60 <HAL_RCC_OscConfig+0x51c>
 8003b42:	4b62      	ldr	r3, [pc, #392]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b46:	4b61      	ldr	r3, [pc, #388]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b48:	2180      	movs	r1, #128	; 0x80
 8003b4a:	00c9      	lsls	r1, r1, #3
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	651a      	str	r2, [r3, #80]	; 0x50
 8003b50:	4b5e      	ldr	r3, [pc, #376]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b54:	4b5d      	ldr	r3, [pc, #372]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b56:	2180      	movs	r1, #128	; 0x80
 8003b58:	0049      	lsls	r1, r1, #1
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	651a      	str	r2, [r3, #80]	; 0x50
 8003b5e:	e00b      	b.n	8003b78 <HAL_RCC_OscConfig+0x534>
 8003b60:	4b5a      	ldr	r3, [pc, #360]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b62:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b64:	4b59      	ldr	r3, [pc, #356]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b66:	495b      	ldr	r1, [pc, #364]	; (8003cd4 <HAL_RCC_OscConfig+0x690>)
 8003b68:	400a      	ands	r2, r1
 8003b6a:	651a      	str	r2, [r3, #80]	; 0x50
 8003b6c:	4b57      	ldr	r3, [pc, #348]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b70:	4b56      	ldr	r3, [pc, #344]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003b72:	495a      	ldr	r1, [pc, #360]	; (8003cdc <HAL_RCC_OscConfig+0x698>)
 8003b74:	400a      	ands	r2, r1
 8003b76:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d015      	beq.n	8003bac <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b80:	f7fe ff4a 	bl	8002a18 <HAL_GetTick>
 8003b84:	0003      	movs	r3, r0
 8003b86:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b88:	e009      	b.n	8003b9e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b8a:	f7fe ff45 	bl	8002a18 <HAL_GetTick>
 8003b8e:	0002      	movs	r2, r0
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	4a52      	ldr	r2, [pc, #328]	; (8003ce0 <HAL_RCC_OscConfig+0x69c>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e11b      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b9e:	4b4b      	ldr	r3, [pc, #300]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003ba0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ba2:	2380      	movs	r3, #128	; 0x80
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	d0ef      	beq.n	8003b8a <HAL_RCC_OscConfig+0x546>
 8003baa:	e014      	b.n	8003bd6 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bac:	f7fe ff34 	bl	8002a18 <HAL_GetTick>
 8003bb0:	0003      	movs	r3, r0
 8003bb2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003bb4:	e009      	b.n	8003bca <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bb6:	f7fe ff2f 	bl	8002a18 <HAL_GetTick>
 8003bba:	0002      	movs	r2, r0
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	4a47      	ldr	r2, [pc, #284]	; (8003ce0 <HAL_RCC_OscConfig+0x69c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e105      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003bca:	4b40      	ldr	r3, [pc, #256]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003bcc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003bce:	2380      	movs	r3, #128	; 0x80
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d1ef      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bd6:	2323      	movs	r3, #35	; 0x23
 8003bd8:	18fb      	adds	r3, r7, r3
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d105      	bne.n	8003bec <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be0:	4b3a      	ldr	r3, [pc, #232]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003be2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003be4:	4b39      	ldr	r3, [pc, #228]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003be6:	493f      	ldr	r1, [pc, #252]	; (8003ce4 <HAL_RCC_OscConfig+0x6a0>)
 8003be8:	400a      	ands	r2, r1
 8003bea:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2220      	movs	r2, #32
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	d049      	beq.n	8003c8a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d026      	beq.n	8003c4c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003bfe:	4b33      	ldr	r3, [pc, #204]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003c00:	689a      	ldr	r2, [r3, #8]
 8003c02:	4b32      	ldr	r3, [pc, #200]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003c04:	2101      	movs	r1, #1
 8003c06:	430a      	orrs	r2, r1
 8003c08:	609a      	str	r2, [r3, #8]
 8003c0a:	4b30      	ldr	r3, [pc, #192]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003c0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c0e:	4b2f      	ldr	r3, [pc, #188]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003c10:	2101      	movs	r1, #1
 8003c12:	430a      	orrs	r2, r1
 8003c14:	635a      	str	r2, [r3, #52]	; 0x34
 8003c16:	4b34      	ldr	r3, [pc, #208]	; (8003ce8 <HAL_RCC_OscConfig+0x6a4>)
 8003c18:	6a1a      	ldr	r2, [r3, #32]
 8003c1a:	4b33      	ldr	r3, [pc, #204]	; (8003ce8 <HAL_RCC_OscConfig+0x6a4>)
 8003c1c:	2180      	movs	r1, #128	; 0x80
 8003c1e:	0189      	lsls	r1, r1, #6
 8003c20:	430a      	orrs	r2, r1
 8003c22:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c24:	f7fe fef8 	bl	8002a18 <HAL_GetTick>
 8003c28:	0003      	movs	r3, r0
 8003c2a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003c2c:	e008      	b.n	8003c40 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c2e:	f7fe fef3 	bl	8002a18 <HAL_GetTick>
 8003c32:	0002      	movs	r2, r0
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e0ca      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003c40:	4b22      	ldr	r3, [pc, #136]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2202      	movs	r2, #2
 8003c46:	4013      	ands	r3, r2
 8003c48:	d0f1      	beq.n	8003c2e <HAL_RCC_OscConfig+0x5ea>
 8003c4a:	e01e      	b.n	8003c8a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003c4c:	4b1f      	ldr	r3, [pc, #124]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003c4e:	689a      	ldr	r2, [r3, #8]
 8003c50:	4b1e      	ldr	r3, [pc, #120]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003c52:	2101      	movs	r1, #1
 8003c54:	438a      	bics	r2, r1
 8003c56:	609a      	str	r2, [r3, #8]
 8003c58:	4b23      	ldr	r3, [pc, #140]	; (8003ce8 <HAL_RCC_OscConfig+0x6a4>)
 8003c5a:	6a1a      	ldr	r2, [r3, #32]
 8003c5c:	4b22      	ldr	r3, [pc, #136]	; (8003ce8 <HAL_RCC_OscConfig+0x6a4>)
 8003c5e:	4923      	ldr	r1, [pc, #140]	; (8003cec <HAL_RCC_OscConfig+0x6a8>)
 8003c60:	400a      	ands	r2, r1
 8003c62:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c64:	f7fe fed8 	bl	8002a18 <HAL_GetTick>
 8003c68:	0003      	movs	r3, r0
 8003c6a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c6e:	f7fe fed3 	bl	8002a18 <HAL_GetTick>
 8003c72:	0002      	movs	r2, r0
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e0aa      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c80:	4b12      	ldr	r3, [pc, #72]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2202      	movs	r2, #2
 8003c86:	4013      	ands	r3, r2
 8003c88:	d1f1      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d100      	bne.n	8003c94 <HAL_RCC_OscConfig+0x650>
 8003c92:	e09f      	b.n	8003dd4 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	2b0c      	cmp	r3, #12
 8003c98:	d100      	bne.n	8003c9c <HAL_RCC_OscConfig+0x658>
 8003c9a:	e078      	b.n	8003d8e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d159      	bne.n	8003d58 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ca4:	4b09      	ldr	r3, [pc, #36]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	4b08      	ldr	r3, [pc, #32]	; (8003ccc <HAL_RCC_OscConfig+0x688>)
 8003caa:	4911      	ldr	r1, [pc, #68]	; (8003cf0 <HAL_RCC_OscConfig+0x6ac>)
 8003cac:	400a      	ands	r2, r1
 8003cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb0:	f7fe feb2 	bl	8002a18 <HAL_GetTick>
 8003cb4:	0003      	movs	r3, r0
 8003cb6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003cb8:	e01c      	b.n	8003cf4 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cba:	f7fe fead 	bl	8002a18 <HAL_GetTick>
 8003cbe:	0002      	movs	r2, r0
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d915      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e084      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	ffff1fff 	.word	0xffff1fff
 8003cd4:	fffffeff 	.word	0xfffffeff
 8003cd8:	40007000 	.word	0x40007000
 8003cdc:	fffffbff 	.word	0xfffffbff
 8003ce0:	00001388 	.word	0x00001388
 8003ce4:	efffffff 	.word	0xefffffff
 8003ce8:	40010000 	.word	0x40010000
 8003cec:	ffffdfff 	.word	0xffffdfff
 8003cf0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003cf4:	4b3a      	ldr	r3, [pc, #232]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	2380      	movs	r3, #128	; 0x80
 8003cfa:	049b      	lsls	r3, r3, #18
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d1dc      	bne.n	8003cba <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d00:	4b37      	ldr	r3, [pc, #220]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	4a37      	ldr	r2, [pc, #220]	; (8003de4 <HAL_RCC_OscConfig+0x7a0>)
 8003d06:	4013      	ands	r3, r2
 8003d08:	0019      	movs	r1, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	4b31      	ldr	r3, [pc, #196]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d20:	4b2f      	ldr	r3, [pc, #188]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	4b2e      	ldr	r3, [pc, #184]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d26:	2180      	movs	r1, #128	; 0x80
 8003d28:	0449      	lsls	r1, r1, #17
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2e:	f7fe fe73 	bl	8002a18 <HAL_GetTick>
 8003d32:	0003      	movs	r3, r0
 8003d34:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d38:	f7fe fe6e 	bl	8002a18 <HAL_GetTick>
 8003d3c:	0002      	movs	r2, r0
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e045      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003d4a:	4b25      	ldr	r3, [pc, #148]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	2380      	movs	r3, #128	; 0x80
 8003d50:	049b      	lsls	r3, r3, #18
 8003d52:	4013      	ands	r3, r2
 8003d54:	d0f0      	beq.n	8003d38 <HAL_RCC_OscConfig+0x6f4>
 8003d56:	e03d      	b.n	8003dd4 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d58:	4b21      	ldr	r3, [pc, #132]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	4b20      	ldr	r3, [pc, #128]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d5e:	4922      	ldr	r1, [pc, #136]	; (8003de8 <HAL_RCC_OscConfig+0x7a4>)
 8003d60:	400a      	ands	r2, r1
 8003d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d64:	f7fe fe58 	bl	8002a18 <HAL_GetTick>
 8003d68:	0003      	movs	r3, r0
 8003d6a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d6e:	f7fe fe53 	bl	8002a18 <HAL_GetTick>
 8003d72:	0002      	movs	r2, r0
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e02a      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003d80:	4b17      	ldr	r3, [pc, #92]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	2380      	movs	r3, #128	; 0x80
 8003d86:	049b      	lsls	r3, r3, #18
 8003d88:	4013      	ands	r3, r2
 8003d8a:	d1f0      	bne.n	8003d6e <HAL_RCC_OscConfig+0x72a>
 8003d8c:	e022      	b.n	8003dd4 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d101      	bne.n	8003d9a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e01d      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d9a:	4b11      	ldr	r3, [pc, #68]	; (8003de0 <HAL_RCC_OscConfig+0x79c>)
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	2380      	movs	r3, #128	; 0x80
 8003da4:	025b      	lsls	r3, r3, #9
 8003da6:	401a      	ands	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d10f      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	23f0      	movs	r3, #240	; 0xf0
 8003db4:	039b      	lsls	r3, r3, #14
 8003db6:	401a      	ands	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d107      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	23c0      	movs	r3, #192	; 0xc0
 8003dc4:	041b      	lsls	r3, r3, #16
 8003dc6:	401a      	ands	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d001      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e000      	b.n	8003dd6 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b00a      	add	sp, #40	; 0x28
 8003ddc:	bdb0      	pop	{r4, r5, r7, pc}
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	40021000 	.word	0x40021000
 8003de4:	ff02ffff 	.word	0xff02ffff
 8003de8:	feffffff 	.word	0xfeffffff

08003dec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dec:	b5b0      	push	{r4, r5, r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e128      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e00:	4b96      	ldr	r3, [pc, #600]	; (800405c <HAL_RCC_ClockConfig+0x270>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2201      	movs	r2, #1
 8003e06:	4013      	ands	r3, r2
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d91e      	bls.n	8003e4c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e0e:	4b93      	ldr	r3, [pc, #588]	; (800405c <HAL_RCC_ClockConfig+0x270>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2201      	movs	r2, #1
 8003e14:	4393      	bics	r3, r2
 8003e16:	0019      	movs	r1, r3
 8003e18:	4b90      	ldr	r3, [pc, #576]	; (800405c <HAL_RCC_ClockConfig+0x270>)
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e20:	f7fe fdfa 	bl	8002a18 <HAL_GetTick>
 8003e24:	0003      	movs	r3, r0
 8003e26:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e28:	e009      	b.n	8003e3e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e2a:	f7fe fdf5 	bl	8002a18 <HAL_GetTick>
 8003e2e:	0002      	movs	r2, r0
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	4a8a      	ldr	r2, [pc, #552]	; (8004060 <HAL_RCC_ClockConfig+0x274>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e109      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3e:	4b87      	ldr	r3, [pc, #540]	; (800405c <HAL_RCC_ClockConfig+0x270>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2201      	movs	r2, #1
 8003e44:	4013      	ands	r3, r2
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d1ee      	bne.n	8003e2a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2202      	movs	r2, #2
 8003e52:	4013      	ands	r3, r2
 8003e54:	d009      	beq.n	8003e6a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e56:	4b83      	ldr	r3, [pc, #524]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	22f0      	movs	r2, #240	; 0xf0
 8003e5c:	4393      	bics	r3, r2
 8003e5e:	0019      	movs	r1, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	4b7f      	ldr	r3, [pc, #508]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003e66:	430a      	orrs	r2, r1
 8003e68:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	4013      	ands	r3, r2
 8003e72:	d100      	bne.n	8003e76 <HAL_RCC_ClockConfig+0x8a>
 8003e74:	e089      	b.n	8003f8a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d107      	bne.n	8003e8e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e7e:	4b79      	ldr	r3, [pc, #484]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	2380      	movs	r3, #128	; 0x80
 8003e84:	029b      	lsls	r3, r3, #10
 8003e86:	4013      	ands	r3, r2
 8003e88:	d120      	bne.n	8003ecc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e0e1      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	2b03      	cmp	r3, #3
 8003e94:	d107      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e96:	4b73      	ldr	r3, [pc, #460]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	2380      	movs	r3, #128	; 0x80
 8003e9c:	049b      	lsls	r3, r3, #18
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	d114      	bne.n	8003ecc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e0d5      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d106      	bne.n	8003ebc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003eae:	4b6d      	ldr	r3, [pc, #436]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2204      	movs	r2, #4
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	d109      	bne.n	8003ecc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e0ca      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003ebc:	4b69      	ldr	r3, [pc, #420]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	2380      	movs	r3, #128	; 0x80
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	d101      	bne.n	8003ecc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e0c2      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ecc:	4b65      	ldr	r3, [pc, #404]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	2203      	movs	r2, #3
 8003ed2:	4393      	bics	r3, r2
 8003ed4:	0019      	movs	r1, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	4b62      	ldr	r3, [pc, #392]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003edc:	430a      	orrs	r2, r1
 8003ede:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ee0:	f7fe fd9a 	bl	8002a18 <HAL_GetTick>
 8003ee4:	0003      	movs	r3, r0
 8003ee6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d111      	bne.n	8003f14 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ef0:	e009      	b.n	8003f06 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ef2:	f7fe fd91 	bl	8002a18 <HAL_GetTick>
 8003ef6:	0002      	movs	r2, r0
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	4a58      	ldr	r2, [pc, #352]	; (8004060 <HAL_RCC_ClockConfig+0x274>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d901      	bls.n	8003f06 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e0a5      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f06:	4b57      	ldr	r3, [pc, #348]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	220c      	movs	r2, #12
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	2b08      	cmp	r3, #8
 8003f10:	d1ef      	bne.n	8003ef2 <HAL_RCC_ClockConfig+0x106>
 8003f12:	e03a      	b.n	8003f8a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2b03      	cmp	r3, #3
 8003f1a:	d111      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f1c:	e009      	b.n	8003f32 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f1e:	f7fe fd7b 	bl	8002a18 <HAL_GetTick>
 8003f22:	0002      	movs	r2, r0
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	4a4d      	ldr	r2, [pc, #308]	; (8004060 <HAL_RCC_ClockConfig+0x274>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e08f      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f32:	4b4c      	ldr	r3, [pc, #304]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	220c      	movs	r2, #12
 8003f38:	4013      	ands	r3, r2
 8003f3a:	2b0c      	cmp	r3, #12
 8003f3c:	d1ef      	bne.n	8003f1e <HAL_RCC_ClockConfig+0x132>
 8003f3e:	e024      	b.n	8003f8a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d11b      	bne.n	8003f80 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f48:	e009      	b.n	8003f5e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f4a:	f7fe fd65 	bl	8002a18 <HAL_GetTick>
 8003f4e:	0002      	movs	r2, r0
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	4a42      	ldr	r2, [pc, #264]	; (8004060 <HAL_RCC_ClockConfig+0x274>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d901      	bls.n	8003f5e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e079      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f5e:	4b41      	ldr	r3, [pc, #260]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	220c      	movs	r2, #12
 8003f64:	4013      	ands	r3, r2
 8003f66:	2b04      	cmp	r3, #4
 8003f68:	d1ef      	bne.n	8003f4a <HAL_RCC_ClockConfig+0x15e>
 8003f6a:	e00e      	b.n	8003f8a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f6c:	f7fe fd54 	bl	8002a18 <HAL_GetTick>
 8003f70:	0002      	movs	r2, r0
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	4a3a      	ldr	r2, [pc, #232]	; (8004060 <HAL_RCC_ClockConfig+0x274>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e068      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f80:	4b38      	ldr	r3, [pc, #224]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	220c      	movs	r2, #12
 8003f86:	4013      	ands	r3, r2
 8003f88:	d1f0      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f8a:	4b34      	ldr	r3, [pc, #208]	; (800405c <HAL_RCC_ClockConfig+0x270>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	4013      	ands	r3, r2
 8003f92:	683a      	ldr	r2, [r7, #0]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d21e      	bcs.n	8003fd6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f98:	4b30      	ldr	r3, [pc, #192]	; (800405c <HAL_RCC_ClockConfig+0x270>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	4393      	bics	r3, r2
 8003fa0:	0019      	movs	r1, r3
 8003fa2:	4b2e      	ldr	r3, [pc, #184]	; (800405c <HAL_RCC_ClockConfig+0x270>)
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003faa:	f7fe fd35 	bl	8002a18 <HAL_GetTick>
 8003fae:	0003      	movs	r3, r0
 8003fb0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb2:	e009      	b.n	8003fc8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fb4:	f7fe fd30 	bl	8002a18 <HAL_GetTick>
 8003fb8:	0002      	movs	r2, r0
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	4a28      	ldr	r2, [pc, #160]	; (8004060 <HAL_RCC_ClockConfig+0x274>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e044      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc8:	4b24      	ldr	r3, [pc, #144]	; (800405c <HAL_RCC_ClockConfig+0x270>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	4013      	ands	r3, r2
 8003fd0:	683a      	ldr	r2, [r7, #0]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d1ee      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2204      	movs	r2, #4
 8003fdc:	4013      	ands	r3, r2
 8003fde:	d009      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fe0:	4b20      	ldr	r3, [pc, #128]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4a20      	ldr	r2, [pc, #128]	; (8004068 <HAL_RCC_ClockConfig+0x27c>)
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	0019      	movs	r1, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68da      	ldr	r2, [r3, #12]
 8003fee:	4b1d      	ldr	r3, [pc, #116]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2208      	movs	r2, #8
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d00a      	beq.n	8004014 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ffe:	4b19      	ldr	r3, [pc, #100]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	4a1a      	ldr	r2, [pc, #104]	; (800406c <HAL_RCC_ClockConfig+0x280>)
 8004004:	4013      	ands	r3, r2
 8004006:	0019      	movs	r1, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	00da      	lsls	r2, r3, #3
 800400e:	4b15      	ldr	r3, [pc, #84]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 8004010:	430a      	orrs	r2, r1
 8004012:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004014:	f000 f832 	bl	800407c <HAL_RCC_GetSysClockFreq>
 8004018:	0001      	movs	r1, r0
 800401a:	4b12      	ldr	r3, [pc, #72]	; (8004064 <HAL_RCC_ClockConfig+0x278>)
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	091b      	lsrs	r3, r3, #4
 8004020:	220f      	movs	r2, #15
 8004022:	4013      	ands	r3, r2
 8004024:	4a12      	ldr	r2, [pc, #72]	; (8004070 <HAL_RCC_ClockConfig+0x284>)
 8004026:	5cd3      	ldrb	r3, [r2, r3]
 8004028:	000a      	movs	r2, r1
 800402a:	40da      	lsrs	r2, r3
 800402c:	4b11      	ldr	r3, [pc, #68]	; (8004074 <HAL_RCC_ClockConfig+0x288>)
 800402e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004030:	4b11      	ldr	r3, [pc, #68]	; (8004078 <HAL_RCC_ClockConfig+0x28c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	250b      	movs	r5, #11
 8004036:	197c      	adds	r4, r7, r5
 8004038:	0018      	movs	r0, r3
 800403a:	f7fe fca7 	bl	800298c <HAL_InitTick>
 800403e:	0003      	movs	r3, r0
 8004040:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004042:	197b      	adds	r3, r7, r5
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800404a:	197b      	adds	r3, r7, r5
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	e000      	b.n	8004052 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	0018      	movs	r0, r3
 8004054:	46bd      	mov	sp, r7
 8004056:	b004      	add	sp, #16
 8004058:	bdb0      	pop	{r4, r5, r7, pc}
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	40022000 	.word	0x40022000
 8004060:	00001388 	.word	0x00001388
 8004064:	40021000 	.word	0x40021000
 8004068:	fffff8ff 	.word	0xfffff8ff
 800406c:	ffffc7ff 	.word	0xffffc7ff
 8004070:	08005f40 	.word	0x08005f40
 8004074:	20000000 	.word	0x20000000
 8004078:	20000004 	.word	0x20000004

0800407c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800407c:	b5b0      	push	{r4, r5, r7, lr}
 800407e:	b08e      	sub	sp, #56	; 0x38
 8004080:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004082:	4b4c      	ldr	r3, [pc, #304]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x138>)
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004088:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800408a:	230c      	movs	r3, #12
 800408c:	4013      	ands	r3, r2
 800408e:	2b0c      	cmp	r3, #12
 8004090:	d014      	beq.n	80040bc <HAL_RCC_GetSysClockFreq+0x40>
 8004092:	d900      	bls.n	8004096 <HAL_RCC_GetSysClockFreq+0x1a>
 8004094:	e07b      	b.n	800418e <HAL_RCC_GetSysClockFreq+0x112>
 8004096:	2b04      	cmp	r3, #4
 8004098:	d002      	beq.n	80040a0 <HAL_RCC_GetSysClockFreq+0x24>
 800409a:	2b08      	cmp	r3, #8
 800409c:	d00b      	beq.n	80040b6 <HAL_RCC_GetSysClockFreq+0x3a>
 800409e:	e076      	b.n	800418e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80040a0:	4b44      	ldr	r3, [pc, #272]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x138>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2210      	movs	r2, #16
 80040a6:	4013      	ands	r3, r2
 80040a8:	d002      	beq.n	80040b0 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80040aa:	4b43      	ldr	r3, [pc, #268]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x13c>)
 80040ac:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80040ae:	e07c      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80040b0:	4b42      	ldr	r3, [pc, #264]	; (80041bc <HAL_RCC_GetSysClockFreq+0x140>)
 80040b2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80040b4:	e079      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040b6:	4b42      	ldr	r3, [pc, #264]	; (80041c0 <HAL_RCC_GetSysClockFreq+0x144>)
 80040b8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80040ba:	e076      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80040bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040be:	0c9a      	lsrs	r2, r3, #18
 80040c0:	230f      	movs	r3, #15
 80040c2:	401a      	ands	r2, r3
 80040c4:	4b3f      	ldr	r3, [pc, #252]	; (80041c4 <HAL_RCC_GetSysClockFreq+0x148>)
 80040c6:	5c9b      	ldrb	r3, [r3, r2]
 80040c8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80040ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040cc:	0d9a      	lsrs	r2, r3, #22
 80040ce:	2303      	movs	r3, #3
 80040d0:	4013      	ands	r3, r2
 80040d2:	3301      	adds	r3, #1
 80040d4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040d6:	4b37      	ldr	r3, [pc, #220]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x138>)
 80040d8:	68da      	ldr	r2, [r3, #12]
 80040da:	2380      	movs	r3, #128	; 0x80
 80040dc:	025b      	lsls	r3, r3, #9
 80040de:	4013      	ands	r3, r2
 80040e0:	d01a      	beq.n	8004118 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80040e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040e4:	61bb      	str	r3, [r7, #24]
 80040e6:	2300      	movs	r3, #0
 80040e8:	61fb      	str	r3, [r7, #28]
 80040ea:	4a35      	ldr	r2, [pc, #212]	; (80041c0 <HAL_RCC_GetSysClockFreq+0x144>)
 80040ec:	2300      	movs	r3, #0
 80040ee:	69b8      	ldr	r0, [r7, #24]
 80040f0:	69f9      	ldr	r1, [r7, #28]
 80040f2:	f7fc f9a9 	bl	8000448 <__aeabi_lmul>
 80040f6:	0002      	movs	r2, r0
 80040f8:	000b      	movs	r3, r1
 80040fa:	0010      	movs	r0, r2
 80040fc:	0019      	movs	r1, r3
 80040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004100:	613b      	str	r3, [r7, #16]
 8004102:	2300      	movs	r3, #0
 8004104:	617b      	str	r3, [r7, #20]
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f7fc f97d 	bl	8000408 <__aeabi_uldivmod>
 800410e:	0002      	movs	r2, r0
 8004110:	000b      	movs	r3, r1
 8004112:	0013      	movs	r3, r2
 8004114:	637b      	str	r3, [r7, #52]	; 0x34
 8004116:	e037      	b.n	8004188 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004118:	4b26      	ldr	r3, [pc, #152]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x138>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2210      	movs	r2, #16
 800411e:	4013      	ands	r3, r2
 8004120:	d01a      	beq.n	8004158 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8004122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004124:	60bb      	str	r3, [r7, #8]
 8004126:	2300      	movs	r3, #0
 8004128:	60fb      	str	r3, [r7, #12]
 800412a:	4a23      	ldr	r2, [pc, #140]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800412c:	2300      	movs	r3, #0
 800412e:	68b8      	ldr	r0, [r7, #8]
 8004130:	68f9      	ldr	r1, [r7, #12]
 8004132:	f7fc f989 	bl	8000448 <__aeabi_lmul>
 8004136:	0002      	movs	r2, r0
 8004138:	000b      	movs	r3, r1
 800413a:	0010      	movs	r0, r2
 800413c:	0019      	movs	r1, r3
 800413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004140:	603b      	str	r3, [r7, #0]
 8004142:	2300      	movs	r3, #0
 8004144:	607b      	str	r3, [r7, #4]
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f7fc f95d 	bl	8000408 <__aeabi_uldivmod>
 800414e:	0002      	movs	r2, r0
 8004150:	000b      	movs	r3, r1
 8004152:	0013      	movs	r3, r2
 8004154:	637b      	str	r3, [r7, #52]	; 0x34
 8004156:	e017      	b.n	8004188 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800415a:	0018      	movs	r0, r3
 800415c:	2300      	movs	r3, #0
 800415e:	0019      	movs	r1, r3
 8004160:	4a16      	ldr	r2, [pc, #88]	; (80041bc <HAL_RCC_GetSysClockFreq+0x140>)
 8004162:	2300      	movs	r3, #0
 8004164:	f7fc f970 	bl	8000448 <__aeabi_lmul>
 8004168:	0002      	movs	r2, r0
 800416a:	000b      	movs	r3, r1
 800416c:	0010      	movs	r0, r2
 800416e:	0019      	movs	r1, r3
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	001c      	movs	r4, r3
 8004174:	2300      	movs	r3, #0
 8004176:	001d      	movs	r5, r3
 8004178:	0022      	movs	r2, r4
 800417a:	002b      	movs	r3, r5
 800417c:	f7fc f944 	bl	8000408 <__aeabi_uldivmod>
 8004180:	0002      	movs	r2, r0
 8004182:	000b      	movs	r3, r1
 8004184:	0013      	movs	r3, r2
 8004186:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8004188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800418a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800418c:	e00d      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800418e:	4b09      	ldr	r3, [pc, #36]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x138>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	0b5b      	lsrs	r3, r3, #13
 8004194:	2207      	movs	r2, #7
 8004196:	4013      	ands	r3, r2
 8004198:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800419a:	6a3b      	ldr	r3, [r7, #32]
 800419c:	3301      	adds	r3, #1
 800419e:	2280      	movs	r2, #128	; 0x80
 80041a0:	0212      	lsls	r2, r2, #8
 80041a2:	409a      	lsls	r2, r3
 80041a4:	0013      	movs	r3, r2
 80041a6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80041a8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80041aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80041ac:	0018      	movs	r0, r3
 80041ae:	46bd      	mov	sp, r7
 80041b0:	b00e      	add	sp, #56	; 0x38
 80041b2:	bdb0      	pop	{r4, r5, r7, pc}
 80041b4:	40021000 	.word	0x40021000
 80041b8:	003d0900 	.word	0x003d0900
 80041bc:	00f42400 	.word	0x00f42400
 80041c0:	007a1200 	.word	0x007a1200
 80041c4:	08005f58 	.word	0x08005f58

080041c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041cc:	4b02      	ldr	r3, [pc, #8]	; (80041d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80041ce:	681b      	ldr	r3, [r3, #0]
}
 80041d0:	0018      	movs	r0, r3
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	46c0      	nop			; (mov r8, r8)
 80041d8:	20000000 	.word	0x20000000

080041dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041e0:	f7ff fff2 	bl	80041c8 <HAL_RCC_GetHCLKFreq>
 80041e4:	0001      	movs	r1, r0
 80041e6:	4b06      	ldr	r3, [pc, #24]	; (8004200 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	0a1b      	lsrs	r3, r3, #8
 80041ec:	2207      	movs	r2, #7
 80041ee:	4013      	ands	r3, r2
 80041f0:	4a04      	ldr	r2, [pc, #16]	; (8004204 <HAL_RCC_GetPCLK1Freq+0x28>)
 80041f2:	5cd3      	ldrb	r3, [r2, r3]
 80041f4:	40d9      	lsrs	r1, r3
 80041f6:	000b      	movs	r3, r1
}
 80041f8:	0018      	movs	r0, r3
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	40021000 	.word	0x40021000
 8004204:	08005f50 	.word	0x08005f50

08004208 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800420c:	f7ff ffdc 	bl	80041c8 <HAL_RCC_GetHCLKFreq>
 8004210:	0001      	movs	r1, r0
 8004212:	4b06      	ldr	r3, [pc, #24]	; (800422c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	0adb      	lsrs	r3, r3, #11
 8004218:	2207      	movs	r2, #7
 800421a:	4013      	ands	r3, r2
 800421c:	4a04      	ldr	r2, [pc, #16]	; (8004230 <HAL_RCC_GetPCLK2Freq+0x28>)
 800421e:	5cd3      	ldrb	r3, [r2, r3]
 8004220:	40d9      	lsrs	r1, r3
 8004222:	000b      	movs	r3, r1
}
 8004224:	0018      	movs	r0, r3
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	46c0      	nop			; (mov r8, r8)
 800422c:	40021000 	.word	0x40021000
 8004230:	08005f50 	.word	0x08005f50

08004234 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800423c:	2317      	movs	r3, #23
 800423e:	18fb      	adds	r3, r7, r3
 8004240:	2200      	movs	r2, #0
 8004242:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2220      	movs	r2, #32
 800424a:	4013      	ands	r3, r2
 800424c:	d106      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	2380      	movs	r3, #128	; 0x80
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	4013      	ands	r3, r2
 8004258:	d100      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x28>
 800425a:	e0d9      	b.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800425c:	4ba4      	ldr	r3, [pc, #656]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800425e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	055b      	lsls	r3, r3, #21
 8004264:	4013      	ands	r3, r2
 8004266:	d10a      	bne.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004268:	4ba1      	ldr	r3, [pc, #644]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800426a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800426c:	4ba0      	ldr	r3, [pc, #640]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800426e:	2180      	movs	r1, #128	; 0x80
 8004270:	0549      	lsls	r1, r1, #21
 8004272:	430a      	orrs	r2, r1
 8004274:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004276:	2317      	movs	r3, #23
 8004278:	18fb      	adds	r3, r7, r3
 800427a:	2201      	movs	r2, #1
 800427c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800427e:	4b9d      	ldr	r3, [pc, #628]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	2380      	movs	r3, #128	; 0x80
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	4013      	ands	r3, r2
 8004288:	d11a      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800428a:	4b9a      	ldr	r3, [pc, #616]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	4b99      	ldr	r3, [pc, #612]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004290:	2180      	movs	r1, #128	; 0x80
 8004292:	0049      	lsls	r1, r1, #1
 8004294:	430a      	orrs	r2, r1
 8004296:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004298:	f7fe fbbe 	bl	8002a18 <HAL_GetTick>
 800429c:	0003      	movs	r3, r0
 800429e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a0:	e008      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a2:	f7fe fbb9 	bl	8002a18 <HAL_GetTick>
 80042a6:	0002      	movs	r2, r0
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	2b64      	cmp	r3, #100	; 0x64
 80042ae:	d901      	bls.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e118      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b4:	4b8f      	ldr	r3, [pc, #572]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	2380      	movs	r3, #128	; 0x80
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	4013      	ands	r3, r2
 80042be:	d0f0      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80042c0:	4b8b      	ldr	r3, [pc, #556]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	23c0      	movs	r3, #192	; 0xc0
 80042c6:	039b      	lsls	r3, r3, #14
 80042c8:	4013      	ands	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	23c0      	movs	r3, #192	; 0xc0
 80042d2:	039b      	lsls	r3, r3, #14
 80042d4:	4013      	ands	r3, r2
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d107      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689a      	ldr	r2, [r3, #8]
 80042e0:	23c0      	movs	r3, #192	; 0xc0
 80042e2:	039b      	lsls	r3, r3, #14
 80042e4:	4013      	ands	r3, r2
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d013      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685a      	ldr	r2, [r3, #4]
 80042f0:	23c0      	movs	r3, #192	; 0xc0
 80042f2:	029b      	lsls	r3, r3, #10
 80042f4:	401a      	ands	r2, r3
 80042f6:	23c0      	movs	r3, #192	; 0xc0
 80042f8:	029b      	lsls	r3, r3, #10
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d10a      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80042fe:	4b7c      	ldr	r3, [pc, #496]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	2380      	movs	r3, #128	; 0x80
 8004304:	029b      	lsls	r3, r3, #10
 8004306:	401a      	ands	r2, r3
 8004308:	2380      	movs	r3, #128	; 0x80
 800430a:	029b      	lsls	r3, r3, #10
 800430c:	429a      	cmp	r2, r3
 800430e:	d101      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e0e8      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004314:	4b76      	ldr	r3, [pc, #472]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004316:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004318:	23c0      	movs	r3, #192	; 0xc0
 800431a:	029b      	lsls	r3, r3, #10
 800431c:	4013      	ands	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d049      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685a      	ldr	r2, [r3, #4]
 800432a:	23c0      	movs	r3, #192	; 0xc0
 800432c:	029b      	lsls	r3, r3, #10
 800432e:	4013      	ands	r3, r2
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	429a      	cmp	r2, r3
 8004334:	d004      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2220      	movs	r2, #32
 800433c:	4013      	ands	r3, r2
 800433e:	d10d      	bne.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689a      	ldr	r2, [r3, #8]
 8004344:	23c0      	movs	r3, #192	; 0xc0
 8004346:	029b      	lsls	r3, r3, #10
 8004348:	4013      	ands	r3, r2
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	429a      	cmp	r2, r3
 800434e:	d034      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	2380      	movs	r3, #128	; 0x80
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	4013      	ands	r3, r2
 800435a:	d02e      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800435c:	4b64      	ldr	r3, [pc, #400]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800435e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004360:	4a65      	ldr	r2, [pc, #404]	; (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004362:	4013      	ands	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004366:	4b62      	ldr	r3, [pc, #392]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004368:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800436a:	4b61      	ldr	r3, [pc, #388]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800436c:	2180      	movs	r1, #128	; 0x80
 800436e:	0309      	lsls	r1, r1, #12
 8004370:	430a      	orrs	r2, r1
 8004372:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004374:	4b5e      	ldr	r3, [pc, #376]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004376:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004378:	4b5d      	ldr	r3, [pc, #372]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800437a:	4960      	ldr	r1, [pc, #384]	; (80044fc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800437c:	400a      	ands	r2, r1
 800437e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004380:	4b5b      	ldr	r3, [pc, #364]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	2380      	movs	r3, #128	; 0x80
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	4013      	ands	r3, r2
 800438e:	d014      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004390:	f7fe fb42 	bl	8002a18 <HAL_GetTick>
 8004394:	0003      	movs	r3, r0
 8004396:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004398:	e009      	b.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800439a:	f7fe fb3d 	bl	8002a18 <HAL_GetTick>
 800439e:	0002      	movs	r2, r0
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	4a56      	ldr	r2, [pc, #344]	; (8004500 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d901      	bls.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e09b      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043ae:	4b50      	ldr	r3, [pc, #320]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043b2:	2380      	movs	r3, #128	; 0x80
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4013      	ands	r3, r2
 80043b8:	d0ef      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685a      	ldr	r2, [r3, #4]
 80043be:	23c0      	movs	r3, #192	; 0xc0
 80043c0:	029b      	lsls	r3, r3, #10
 80043c2:	401a      	ands	r2, r3
 80043c4:	23c0      	movs	r3, #192	; 0xc0
 80043c6:	029b      	lsls	r3, r3, #10
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d10c      	bne.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80043cc:	4b48      	ldr	r3, [pc, #288]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a4c      	ldr	r2, [pc, #304]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80043d2:	4013      	ands	r3, r2
 80043d4:	0019      	movs	r1, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	23c0      	movs	r3, #192	; 0xc0
 80043dc:	039b      	lsls	r3, r3, #14
 80043de:	401a      	ands	r2, r3
 80043e0:	4b43      	ldr	r3, [pc, #268]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043e2:	430a      	orrs	r2, r1
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	4b42      	ldr	r3, [pc, #264]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043e8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	23c0      	movs	r3, #192	; 0xc0
 80043f0:	029b      	lsls	r3, r3, #10
 80043f2:	401a      	ands	r2, r3
 80043f4:	4b3e      	ldr	r3, [pc, #248]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043f6:	430a      	orrs	r2, r1
 80043f8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043fa:	2317      	movs	r3, #23
 80043fc:	18fb      	adds	r3, r7, r3
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d105      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004404:	4b3a      	ldr	r3, [pc, #232]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004406:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004408:	4b39      	ldr	r3, [pc, #228]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800440a:	493f      	ldr	r1, [pc, #252]	; (8004508 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800440c:	400a      	ands	r2, r1
 800440e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2201      	movs	r2, #1
 8004416:	4013      	ands	r3, r2
 8004418:	d009      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800441a:	4b35      	ldr	r3, [pc, #212]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800441c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800441e:	2203      	movs	r2, #3
 8004420:	4393      	bics	r3, r2
 8004422:	0019      	movs	r1, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68da      	ldr	r2, [r3, #12]
 8004428:	4b31      	ldr	r3, [pc, #196]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800442a:	430a      	orrs	r2, r1
 800442c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2202      	movs	r2, #2
 8004434:	4013      	ands	r3, r2
 8004436:	d009      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004438:	4b2d      	ldr	r3, [pc, #180]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800443a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800443c:	220c      	movs	r2, #12
 800443e:	4393      	bics	r3, r2
 8004440:	0019      	movs	r1, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691a      	ldr	r2, [r3, #16]
 8004446:	4b2a      	ldr	r3, [pc, #168]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004448:	430a      	orrs	r2, r1
 800444a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2204      	movs	r2, #4
 8004452:	4013      	ands	r3, r2
 8004454:	d009      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004456:	4b26      	ldr	r3, [pc, #152]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800445a:	4a2c      	ldr	r2, [pc, #176]	; (800450c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800445c:	4013      	ands	r3, r2
 800445e:	0019      	movs	r1, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	695a      	ldr	r2, [r3, #20]
 8004464:	4b22      	ldr	r3, [pc, #136]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004466:	430a      	orrs	r2, r1
 8004468:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2208      	movs	r2, #8
 8004470:	4013      	ands	r3, r2
 8004472:	d009      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004474:	4b1e      	ldr	r3, [pc, #120]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004478:	4a25      	ldr	r2, [pc, #148]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800447a:	4013      	ands	r3, r2
 800447c:	0019      	movs	r1, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	699a      	ldr	r2, [r3, #24]
 8004482:	4b1b      	ldr	r3, [pc, #108]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004484:	430a      	orrs	r2, r1
 8004486:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	2380      	movs	r3, #128	; 0x80
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	4013      	ands	r3, r2
 8004492:	d009      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004494:	4b16      	ldr	r3, [pc, #88]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004498:	4a17      	ldr	r2, [pc, #92]	; (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800449a:	4013      	ands	r3, r2
 800449c:	0019      	movs	r1, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69da      	ldr	r2, [r3, #28]
 80044a2:	4b13      	ldr	r3, [pc, #76]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80044a4:	430a      	orrs	r2, r1
 80044a6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2240      	movs	r2, #64	; 0x40
 80044ae:	4013      	ands	r3, r2
 80044b0:	d009      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044b2:	4b0f      	ldr	r3, [pc, #60]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80044b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b6:	4a17      	ldr	r2, [pc, #92]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80044b8:	4013      	ands	r3, r2
 80044ba:	0019      	movs	r1, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044c0:	4b0b      	ldr	r3, [pc, #44]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80044c2:	430a      	orrs	r2, r1
 80044c4:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2280      	movs	r2, #128	; 0x80
 80044cc:	4013      	ands	r3, r2
 80044ce:	d009      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80044d0:	4b07      	ldr	r3, [pc, #28]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80044d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d4:	4a10      	ldr	r2, [pc, #64]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80044d6:	4013      	ands	r3, r2
 80044d8:	0019      	movs	r1, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a1a      	ldr	r2, [r3, #32]
 80044de:	4b04      	ldr	r3, [pc, #16]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80044e0:	430a      	orrs	r2, r1
 80044e2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	0018      	movs	r0, r3
 80044e8:	46bd      	mov	sp, r7
 80044ea:	b006      	add	sp, #24
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	40021000 	.word	0x40021000
 80044f4:	40007000 	.word	0x40007000
 80044f8:	fffcffff 	.word	0xfffcffff
 80044fc:	fff7ffff 	.word	0xfff7ffff
 8004500:	00001388 	.word	0x00001388
 8004504:	ffcfffff 	.word	0xffcfffff
 8004508:	efffffff 	.word	0xefffffff
 800450c:	fffff3ff 	.word	0xfffff3ff
 8004510:	ffffcfff 	.word	0xffffcfff
 8004514:	fbffffff 	.word	0xfbffffff
 8004518:	fff3ffff 	.word	0xfff3ffff

0800451c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e083      	b.n	8004636 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	2b00      	cmp	r3, #0
 8004534:	d109      	bne.n	800454a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	2382      	movs	r3, #130	; 0x82
 800453c:	005b      	lsls	r3, r3, #1
 800453e:	429a      	cmp	r2, r3
 8004540:	d009      	beq.n	8004556 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	61da      	str	r2, [r3, #28]
 8004548:	e005      	b.n	8004556 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2251      	movs	r2, #81	; 0x51
 8004560:	5c9b      	ldrb	r3, [r3, r2]
 8004562:	b2db      	uxtb	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	d107      	bne.n	8004578 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2250      	movs	r2, #80	; 0x50
 800456c:	2100      	movs	r1, #0
 800456e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	0018      	movs	r0, r3
 8004574:	f7fe f8e4 	bl	8002740 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2251      	movs	r2, #81	; 0x51
 800457c:	2102      	movs	r1, #2
 800457e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2140      	movs	r1, #64	; 0x40
 800458c:	438a      	bics	r2, r1
 800458e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	2382      	movs	r3, #130	; 0x82
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	401a      	ands	r2, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6899      	ldr	r1, [r3, #8]
 800459e:	2384      	movs	r3, #132	; 0x84
 80045a0:	021b      	lsls	r3, r3, #8
 80045a2:	400b      	ands	r3, r1
 80045a4:	431a      	orrs	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68d9      	ldr	r1, [r3, #12]
 80045aa:	2380      	movs	r3, #128	; 0x80
 80045ac:	011b      	lsls	r3, r3, #4
 80045ae:	400b      	ands	r3, r1
 80045b0:	431a      	orrs	r2, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	2102      	movs	r1, #2
 80045b8:	400b      	ands	r3, r1
 80045ba:	431a      	orrs	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	2101      	movs	r1, #1
 80045c2:	400b      	ands	r3, r1
 80045c4:	431a      	orrs	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6999      	ldr	r1, [r3, #24]
 80045ca:	2380      	movs	r3, #128	; 0x80
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	400b      	ands	r3, r1
 80045d0:	431a      	orrs	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	2138      	movs	r1, #56	; 0x38
 80045d8:	400b      	ands	r3, r1
 80045da:	431a      	orrs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	2180      	movs	r1, #128	; 0x80
 80045e2:	400b      	ands	r3, r1
 80045e4:	431a      	orrs	r2, r3
 80045e6:	0011      	movs	r1, r2
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045ec:	2380      	movs	r3, #128	; 0x80
 80045ee:	019b      	lsls	r3, r3, #6
 80045f0:	401a      	ands	r2, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	430a      	orrs	r2, r1
 80045f8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	0c1b      	lsrs	r3, r3, #16
 8004600:	2204      	movs	r2, #4
 8004602:	4013      	ands	r3, r2
 8004604:	0019      	movs	r1, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460a:	2210      	movs	r2, #16
 800460c:	401a      	ands	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	430a      	orrs	r2, r1
 8004614:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69da      	ldr	r2, [r3, #28]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4907      	ldr	r1, [pc, #28]	; (8004640 <HAL_SPI_Init+0x124>)
 8004622:	400a      	ands	r2, r1
 8004624:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2251      	movs	r2, #81	; 0x51
 8004630:	2101      	movs	r1, #1
 8004632:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	0018      	movs	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	b002      	add	sp, #8
 800463c:	bd80      	pop	{r7, pc}
 800463e:	46c0      	nop			; (mov r8, r8)
 8004640:	fffff7ff 	.word	0xfffff7ff

08004644 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b088      	sub	sp, #32
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	603b      	str	r3, [r7, #0]
 8004650:	1dbb      	adds	r3, r7, #6
 8004652:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004654:	231f      	movs	r3, #31
 8004656:	18fb      	adds	r3, r7, r3
 8004658:	2200      	movs	r2, #0
 800465a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2250      	movs	r2, #80	; 0x50
 8004660:	5c9b      	ldrb	r3, [r3, r2]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d101      	bne.n	800466a <HAL_SPI_Transmit+0x26>
 8004666:	2302      	movs	r3, #2
 8004668:	e13e      	b.n	80048e8 <HAL_SPI_Transmit+0x2a4>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2250      	movs	r2, #80	; 0x50
 800466e:	2101      	movs	r1, #1
 8004670:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004672:	f7fe f9d1 	bl	8002a18 <HAL_GetTick>
 8004676:	0003      	movs	r3, r0
 8004678:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800467a:	2316      	movs	r3, #22
 800467c:	18fb      	adds	r3, r7, r3
 800467e:	1dba      	adds	r2, r7, #6
 8004680:	8812      	ldrh	r2, [r2, #0]
 8004682:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2251      	movs	r2, #81	; 0x51
 8004688:	5c9b      	ldrb	r3, [r3, r2]
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b01      	cmp	r3, #1
 800468e:	d004      	beq.n	800469a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004690:	231f      	movs	r3, #31
 8004692:	18fb      	adds	r3, r7, r3
 8004694:	2202      	movs	r2, #2
 8004696:	701a      	strb	r2, [r3, #0]
    goto error;
 8004698:	e11b      	b.n	80048d2 <HAL_SPI_Transmit+0x28e>
  }

  if ((pData == NULL) || (Size == 0U))
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <HAL_SPI_Transmit+0x64>
 80046a0:	1dbb      	adds	r3, r7, #6
 80046a2:	881b      	ldrh	r3, [r3, #0]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d104      	bne.n	80046b2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80046a8:	231f      	movs	r3, #31
 80046aa:	18fb      	adds	r3, r7, r3
 80046ac:	2201      	movs	r2, #1
 80046ae:	701a      	strb	r2, [r3, #0]
    goto error;
 80046b0:	e10f      	b.n	80048d2 <HAL_SPI_Transmit+0x28e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2251      	movs	r2, #81	; 0x51
 80046b6:	2103      	movs	r1, #3
 80046b8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	68ba      	ldr	r2, [r7, #8]
 80046c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	1dba      	adds	r2, r7, #6
 80046ca:	8812      	ldrh	r2, [r2, #0]
 80046cc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	1dba      	adds	r2, r7, #6
 80046d2:	8812      	ldrh	r2, [r2, #0]
 80046d4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	2380      	movs	r3, #128	; 0x80
 80046fa:	021b      	lsls	r3, r3, #8
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d110      	bne.n	8004722 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2140      	movs	r1, #64	; 0x40
 800470c:	438a      	bics	r2, r1
 800470e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2180      	movs	r1, #128	; 0x80
 800471c:	01c9      	lsls	r1, r1, #7
 800471e:	430a      	orrs	r2, r1
 8004720:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2240      	movs	r2, #64	; 0x40
 800472a:	4013      	ands	r3, r2
 800472c:	2b40      	cmp	r3, #64	; 0x40
 800472e:	d007      	beq.n	8004740 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2140      	movs	r1, #64	; 0x40
 800473c:	430a      	orrs	r2, r1
 800473e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	68da      	ldr	r2, [r3, #12]
 8004744:	2380      	movs	r3, #128	; 0x80
 8004746:	011b      	lsls	r3, r3, #4
 8004748:	429a      	cmp	r2, r3
 800474a:	d14e      	bne.n	80047ea <HAL_SPI_Transmit+0x1a6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d004      	beq.n	800475e <HAL_SPI_Transmit+0x11a>
 8004754:	2316      	movs	r3, #22
 8004756:	18fb      	adds	r3, r7, r3
 8004758:	881b      	ldrh	r3, [r3, #0]
 800475a:	2b01      	cmp	r3, #1
 800475c:	d13f      	bne.n	80047de <HAL_SPI_Transmit+0x19a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004762:	881a      	ldrh	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476e:	1c9a      	adds	r2, r3, #2
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004778:	b29b      	uxth	r3, r3
 800477a:	3b01      	subs	r3, #1
 800477c:	b29a      	uxth	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004782:	e02c      	b.n	80047de <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	2202      	movs	r2, #2
 800478c:	4013      	ands	r3, r2
 800478e:	2b02      	cmp	r3, #2
 8004790:	d112      	bne.n	80047b8 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004796:	881a      	ldrh	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a2:	1c9a      	adds	r2, r3, #2
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80047b6:	e012      	b.n	80047de <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047b8:	f7fe f92e 	bl	8002a18 <HAL_GetTick>
 80047bc:	0002      	movs	r2, r0
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d802      	bhi.n	80047ce <HAL_SPI_Transmit+0x18a>
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	3301      	adds	r3, #1
 80047cc:	d102      	bne.n	80047d4 <HAL_SPI_Transmit+0x190>
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d104      	bne.n	80047de <HAL_SPI_Transmit+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 80047d4:	231f      	movs	r3, #31
 80047d6:	18fb      	adds	r3, r7, r3
 80047d8:	2203      	movs	r2, #3
 80047da:	701a      	strb	r2, [r3, #0]
          goto error;
 80047dc:	e079      	b.n	80048d2 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1cd      	bne.n	8004784 <HAL_SPI_Transmit+0x140>
 80047e8:	e04f      	b.n	800488a <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d004      	beq.n	80047fc <HAL_SPI_Transmit+0x1b8>
 80047f2:	2316      	movs	r3, #22
 80047f4:	18fb      	adds	r3, r7, r3
 80047f6:	881b      	ldrh	r3, [r3, #0]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d141      	bne.n	8004880 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	330c      	adds	r3, #12
 8004806:	7812      	ldrb	r2, [r2, #0]
 8004808:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480e:	1c5a      	adds	r2, r3, #1
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004818:	b29b      	uxth	r3, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	b29a      	uxth	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004822:	e02d      	b.n	8004880 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	2202      	movs	r2, #2
 800482c:	4013      	ands	r3, r2
 800482e:	2b02      	cmp	r3, #2
 8004830:	d113      	bne.n	800485a <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	330c      	adds	r3, #12
 800483c:	7812      	ldrb	r2, [r2, #0]
 800483e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004844:	1c5a      	adds	r2, r3, #1
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800484e:	b29b      	uxth	r3, r3
 8004850:	3b01      	subs	r3, #1
 8004852:	b29a      	uxth	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	86da      	strh	r2, [r3, #54]	; 0x36
 8004858:	e012      	b.n	8004880 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800485a:	f7fe f8dd 	bl	8002a18 <HAL_GetTick>
 800485e:	0002      	movs	r2, r0
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	429a      	cmp	r2, r3
 8004868:	d802      	bhi.n	8004870 <HAL_SPI_Transmit+0x22c>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	3301      	adds	r3, #1
 800486e:	d102      	bne.n	8004876 <HAL_SPI_Transmit+0x232>
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d104      	bne.n	8004880 <HAL_SPI_Transmit+0x23c>
        {
          errorcode = HAL_TIMEOUT;
 8004876:	231f      	movs	r3, #31
 8004878:	18fb      	adds	r3, r7, r3
 800487a:	2203      	movs	r2, #3
 800487c:	701a      	strb	r2, [r3, #0]
          goto error;
 800487e:	e028      	b.n	80048d2 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1cc      	bne.n	8004824 <HAL_SPI_Transmit+0x1e0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	6839      	ldr	r1, [r7, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	0018      	movs	r0, r3
 8004892:	f000 f8bb 	bl	8004a0c <SPI_EndRxTxTransaction>
 8004896:	1e03      	subs	r3, r0, #0
 8004898:	d002      	beq.n	80048a0 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2220      	movs	r2, #32
 800489e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10a      	bne.n	80048be <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048a8:	2300      	movs	r3, #0
 80048aa:	613b      	str	r3, [r7, #16]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	613b      	str	r3, [r7, #16]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	613b      	str	r3, [r7, #16]
 80048bc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d004      	beq.n	80048d0 <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 80048c6:	231f      	movs	r3, #31
 80048c8:	18fb      	adds	r3, r7, r3
 80048ca:	2201      	movs	r2, #1
 80048cc:	701a      	strb	r2, [r3, #0]
 80048ce:	e000      	b.n	80048d2 <HAL_SPI_Transmit+0x28e>
  }

error:
 80048d0:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2251      	movs	r2, #81	; 0x51
 80048d6:	2101      	movs	r1, #1
 80048d8:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2250      	movs	r2, #80	; 0x50
 80048de:	2100      	movs	r1, #0
 80048e0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80048e2:	231f      	movs	r3, #31
 80048e4:	18fb      	adds	r3, r7, r3
 80048e6:	781b      	ldrb	r3, [r3, #0]
}
 80048e8:	0018      	movs	r0, r3
 80048ea:	46bd      	mov	sp, r7
 80048ec:	b008      	add	sp, #32
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b088      	sub	sp, #32
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	1dfb      	adds	r3, r7, #7
 80048fe:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004900:	f7fe f88a 	bl	8002a18 <HAL_GetTick>
 8004904:	0002      	movs	r2, r0
 8004906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004908:	1a9b      	subs	r3, r3, r2
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	18d3      	adds	r3, r2, r3
 800490e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004910:	f7fe f882 	bl	8002a18 <HAL_GetTick>
 8004914:	0003      	movs	r3, r0
 8004916:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004918:	4b3a      	ldr	r3, [pc, #232]	; (8004a04 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	015b      	lsls	r3, r3, #5
 800491e:	0d1b      	lsrs	r3, r3, #20
 8004920:	69fa      	ldr	r2, [r7, #28]
 8004922:	4353      	muls	r3, r2
 8004924:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004926:	e058      	b.n	80049da <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	3301      	adds	r3, #1
 800492c:	d055      	beq.n	80049da <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800492e:	f7fe f873 	bl	8002a18 <HAL_GetTick>
 8004932:	0002      	movs	r2, r0
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	69fa      	ldr	r2, [r7, #28]
 800493a:	429a      	cmp	r2, r3
 800493c:	d902      	bls.n	8004944 <SPI_WaitFlagStateUntilTimeout+0x54>
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d142      	bne.n	80049ca <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	21e0      	movs	r1, #224	; 0xe0
 8004950:	438a      	bics	r2, r1
 8004952:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	2382      	movs	r3, #130	; 0x82
 800495a:	005b      	lsls	r3, r3, #1
 800495c:	429a      	cmp	r2, r3
 800495e:	d113      	bne.n	8004988 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	2380      	movs	r3, #128	; 0x80
 8004966:	021b      	lsls	r3, r3, #8
 8004968:	429a      	cmp	r2, r3
 800496a:	d005      	beq.n	8004978 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	2380      	movs	r3, #128	; 0x80
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	429a      	cmp	r2, r3
 8004976:	d107      	bne.n	8004988 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2140      	movs	r1, #64	; 0x40
 8004984:	438a      	bics	r2, r1
 8004986:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800498c:	2380      	movs	r3, #128	; 0x80
 800498e:	019b      	lsls	r3, r3, #6
 8004990:	429a      	cmp	r2, r3
 8004992:	d110      	bne.n	80049b6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	491a      	ldr	r1, [pc, #104]	; (8004a08 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80049a0:	400a      	ands	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2180      	movs	r1, #128	; 0x80
 80049b0:	0189      	lsls	r1, r1, #6
 80049b2:	430a      	orrs	r2, r1
 80049b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2251      	movs	r2, #81	; 0x51
 80049ba:	2101      	movs	r1, #1
 80049bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2250      	movs	r2, #80	; 0x50
 80049c2:	2100      	movs	r1, #0
 80049c4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e017      	b.n	80049fa <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	4013      	ands	r3, r2
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	425a      	negs	r2, r3
 80049ea:	4153      	adcs	r3, r2
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	001a      	movs	r2, r3
 80049f0:	1dfb      	adds	r3, r7, #7
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d197      	bne.n	8004928 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	0018      	movs	r0, r3
 80049fc:	46bd      	mov	sp, r7
 80049fe:	b008      	add	sp, #32
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	46c0      	nop			; (mov r8, r8)
 8004a04:	20000000 	.word	0x20000000
 8004a08:	ffffdfff 	.word	0xffffdfff

08004a0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b088      	sub	sp, #32
 8004a10:	af02      	add	r7, sp, #8
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a18:	4b1d      	ldr	r3, [pc, #116]	; (8004a90 <SPI_EndRxTxTransaction+0x84>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	491d      	ldr	r1, [pc, #116]	; (8004a94 <SPI_EndRxTxTransaction+0x88>)
 8004a1e:	0018      	movs	r0, r3
 8004a20:	f7fb fb7c 	bl	800011c <__udivsi3>
 8004a24:	0003      	movs	r3, r0
 8004a26:	001a      	movs	r2, r3
 8004a28:	0013      	movs	r3, r2
 8004a2a:	015b      	lsls	r3, r3, #5
 8004a2c:	1a9b      	subs	r3, r3, r2
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	189b      	adds	r3, r3, r2
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	685a      	ldr	r2, [r3, #4]
 8004a3a:	2382      	movs	r3, #130	; 0x82
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d112      	bne.n	8004a68 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a42:	68ba      	ldr	r2, [r7, #8]
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	9300      	str	r3, [sp, #0]
 8004a4a:	0013      	movs	r3, r2
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	2180      	movs	r1, #128	; 0x80
 8004a50:	f7ff ff4e 	bl	80048f0 <SPI_WaitFlagStateUntilTimeout>
 8004a54:	1e03      	subs	r3, r0, #0
 8004a56:	d016      	beq.n	8004a86 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e00f      	b.n	8004a88 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00a      	beq.n	8004a84 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	3b01      	subs	r3, #1
 8004a72:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	2280      	movs	r2, #128	; 0x80
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	2b80      	cmp	r3, #128	; 0x80
 8004a80:	d0f2      	beq.n	8004a68 <SPI_EndRxTxTransaction+0x5c>
 8004a82:	e000      	b.n	8004a86 <SPI_EndRxTxTransaction+0x7a>
        break;
 8004a84:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	0018      	movs	r0, r3
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b006      	add	sp, #24
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	20000000 	.word	0x20000000
 8004a94:	016e3600 	.word	0x016e3600

08004a98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e044      	b.n	8004b34 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d107      	bne.n	8004ac2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2274      	movs	r2, #116	; 0x74
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	0018      	movs	r0, r3
 8004abe:	f7fd fe83 	bl	80027c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2224      	movs	r2, #36	; 0x24
 8004ac6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	438a      	bics	r2, r1
 8004ad6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	0018      	movs	r0, r3
 8004adc:	f000 f8d8 	bl	8004c90 <UART_SetConfig>
 8004ae0:	0003      	movs	r3, r0
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e024      	b.n	8004b34 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	0018      	movs	r0, r3
 8004af6:	f000 fb6b 	bl	80051d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	490d      	ldr	r1, [pc, #52]	; (8004b3c <HAL_UART_Init+0xa4>)
 8004b06:	400a      	ands	r2, r1
 8004b08:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	212a      	movs	r1, #42	; 0x2a
 8004b16:	438a      	bics	r2, r1
 8004b18:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2101      	movs	r1, #1
 8004b26:	430a      	orrs	r2, r1
 8004b28:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f000 fc03 	bl	8005338 <UART_CheckIdleState>
 8004b32:	0003      	movs	r3, r0
}
 8004b34:	0018      	movs	r0, r3
 8004b36:	46bd      	mov	sp, r7
 8004b38:	b002      	add	sp, #8
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	ffffb7ff 	.word	0xffffb7ff

08004b40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08a      	sub	sp, #40	; 0x28
 8004b44:	af02      	add	r7, sp, #8
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	603b      	str	r3, [r7, #0]
 8004b4c:	1dbb      	adds	r3, r7, #6
 8004b4e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d000      	beq.n	8004b5a <HAL_UART_Transmit+0x1a>
 8004b58:	e095      	b.n	8004c86 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <HAL_UART_Transmit+0x28>
 8004b60:	1dbb      	adds	r3, r7, #6
 8004b62:	881b      	ldrh	r3, [r3, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e08d      	b.n	8004c88 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	689a      	ldr	r2, [r3, #8]
 8004b70:	2380      	movs	r3, #128	; 0x80
 8004b72:	015b      	lsls	r3, r3, #5
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d109      	bne.n	8004b8c <HAL_UART_Transmit+0x4c>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d105      	bne.n	8004b8c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2201      	movs	r2, #1
 8004b84:	4013      	ands	r3, r2
 8004b86:	d001      	beq.n	8004b8c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e07d      	b.n	8004c88 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2274      	movs	r2, #116	; 0x74
 8004b90:	5c9b      	ldrb	r3, [r3, r2]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d101      	bne.n	8004b9a <HAL_UART_Transmit+0x5a>
 8004b96:	2302      	movs	r3, #2
 8004b98:	e076      	b.n	8004c88 <HAL_UART_Transmit+0x148>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2274      	movs	r2, #116	; 0x74
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2280      	movs	r2, #128	; 0x80
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2221      	movs	r2, #33	; 0x21
 8004bae:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bb0:	f7fd ff32 	bl	8002a18 <HAL_GetTick>
 8004bb4:	0003      	movs	r3, r0
 8004bb6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	1dba      	adds	r2, r7, #6
 8004bbc:	2150      	movs	r1, #80	; 0x50
 8004bbe:	8812      	ldrh	r2, [r2, #0]
 8004bc0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	1dba      	adds	r2, r7, #6
 8004bc6:	2152      	movs	r1, #82	; 0x52
 8004bc8:	8812      	ldrh	r2, [r2, #0]
 8004bca:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	2380      	movs	r3, #128	; 0x80
 8004bd2:	015b      	lsls	r3, r3, #5
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d108      	bne.n	8004bea <HAL_UART_Transmit+0xaa>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d104      	bne.n	8004bea <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8004be0:	2300      	movs	r3, #0
 8004be2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	61bb      	str	r3, [r7, #24]
 8004be8:	e003      	b.n	8004bf2 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2274      	movs	r2, #116	; 0x74
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8004bfa:	e02c      	b.n	8004c56 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	0013      	movs	r3, r2
 8004c06:	2200      	movs	r2, #0
 8004c08:	2180      	movs	r1, #128	; 0x80
 8004c0a:	f000 fbdd 	bl	80053c8 <UART_WaitOnFlagUntilTimeout>
 8004c0e:	1e03      	subs	r3, r0, #0
 8004c10:	d001      	beq.n	8004c16 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e038      	b.n	8004c88 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10b      	bne.n	8004c34 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	001a      	movs	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	05d2      	lsls	r2, r2, #23
 8004c28:	0dd2      	lsrs	r2, r2, #23
 8004c2a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	3302      	adds	r3, #2
 8004c30:	61bb      	str	r3, [r7, #24]
 8004c32:	e007      	b.n	8004c44 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	781a      	ldrb	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	3301      	adds	r3, #1
 8004c42:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2252      	movs	r2, #82	; 0x52
 8004c48:	5a9b      	ldrh	r3, [r3, r2]
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	b299      	uxth	r1, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2252      	movs	r2, #82	; 0x52
 8004c54:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2252      	movs	r2, #82	; 0x52
 8004c5a:	5a9b      	ldrh	r3, [r3, r2]
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1cc      	bne.n	8004bfc <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	0013      	movs	r3, r2
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	2140      	movs	r1, #64	; 0x40
 8004c70:	f000 fbaa 	bl	80053c8 <UART_WaitOnFlagUntilTimeout>
 8004c74:	1e03      	subs	r3, r0, #0
 8004c76:	d001      	beq.n	8004c7c <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e005      	b.n	8004c88 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	e000      	b.n	8004c88 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8004c86:	2302      	movs	r3, #2
  }
}
 8004c88:	0018      	movs	r0, r3
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	b008      	add	sp, #32
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c90:	b5b0      	push	{r4, r5, r7, lr}
 8004c92:	b08e      	sub	sp, #56	; 0x38
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c98:	231a      	movs	r3, #26
 8004c9a:	2218      	movs	r2, #24
 8004c9c:	189b      	adds	r3, r3, r2
 8004c9e:	19db      	adds	r3, r3, r7
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	431a      	orrs	r2, r3
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	69db      	ldr	r3, [r3, #28]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4ac3      	ldr	r2, [pc, #780]	; (8004fd0 <UART_SetConfig+0x340>)
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	0019      	movs	r1, r3
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	4abe      	ldr	r2, [pc, #760]	; (8004fd4 <UART_SetConfig+0x344>)
 8004cda:	4013      	ands	r3, r2
 8004cdc:	0019      	movs	r1, r3
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4ab8      	ldr	r2, [pc, #736]	; (8004fd8 <UART_SetConfig+0x348>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d004      	beq.n	8004d04 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d00:	4313      	orrs	r3, r2
 8004d02:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	4ab4      	ldr	r2, [pc, #720]	; (8004fdc <UART_SetConfig+0x34c>)
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	0019      	movs	r1, r3
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d16:	430a      	orrs	r2, r1
 8004d18:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4ab0      	ldr	r2, [pc, #704]	; (8004fe0 <UART_SetConfig+0x350>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d131      	bne.n	8004d88 <UART_SetConfig+0xf8>
 8004d24:	4baf      	ldr	r3, [pc, #700]	; (8004fe4 <UART_SetConfig+0x354>)
 8004d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d28:	2203      	movs	r2, #3
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	2b03      	cmp	r3, #3
 8004d2e:	d01d      	beq.n	8004d6c <UART_SetConfig+0xdc>
 8004d30:	d823      	bhi.n	8004d7a <UART_SetConfig+0xea>
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d00c      	beq.n	8004d50 <UART_SetConfig+0xc0>
 8004d36:	d820      	bhi.n	8004d7a <UART_SetConfig+0xea>
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d002      	beq.n	8004d42 <UART_SetConfig+0xb2>
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d00e      	beq.n	8004d5e <UART_SetConfig+0xce>
 8004d40:	e01b      	b.n	8004d7a <UART_SetConfig+0xea>
 8004d42:	231b      	movs	r3, #27
 8004d44:	2218      	movs	r2, #24
 8004d46:	189b      	adds	r3, r3, r2
 8004d48:	19db      	adds	r3, r3, r7
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	701a      	strb	r2, [r3, #0]
 8004d4e:	e0b4      	b.n	8004eba <UART_SetConfig+0x22a>
 8004d50:	231b      	movs	r3, #27
 8004d52:	2218      	movs	r2, #24
 8004d54:	189b      	adds	r3, r3, r2
 8004d56:	19db      	adds	r3, r3, r7
 8004d58:	2202      	movs	r2, #2
 8004d5a:	701a      	strb	r2, [r3, #0]
 8004d5c:	e0ad      	b.n	8004eba <UART_SetConfig+0x22a>
 8004d5e:	231b      	movs	r3, #27
 8004d60:	2218      	movs	r2, #24
 8004d62:	189b      	adds	r3, r3, r2
 8004d64:	19db      	adds	r3, r3, r7
 8004d66:	2204      	movs	r2, #4
 8004d68:	701a      	strb	r2, [r3, #0]
 8004d6a:	e0a6      	b.n	8004eba <UART_SetConfig+0x22a>
 8004d6c:	231b      	movs	r3, #27
 8004d6e:	2218      	movs	r2, #24
 8004d70:	189b      	adds	r3, r3, r2
 8004d72:	19db      	adds	r3, r3, r7
 8004d74:	2208      	movs	r2, #8
 8004d76:	701a      	strb	r2, [r3, #0]
 8004d78:	e09f      	b.n	8004eba <UART_SetConfig+0x22a>
 8004d7a:	231b      	movs	r3, #27
 8004d7c:	2218      	movs	r2, #24
 8004d7e:	189b      	adds	r3, r3, r2
 8004d80:	19db      	adds	r3, r3, r7
 8004d82:	2210      	movs	r2, #16
 8004d84:	701a      	strb	r2, [r3, #0]
 8004d86:	e098      	b.n	8004eba <UART_SetConfig+0x22a>
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a96      	ldr	r2, [pc, #600]	; (8004fe8 <UART_SetConfig+0x358>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d131      	bne.n	8004df6 <UART_SetConfig+0x166>
 8004d92:	4b94      	ldr	r3, [pc, #592]	; (8004fe4 <UART_SetConfig+0x354>)
 8004d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d96:	220c      	movs	r2, #12
 8004d98:	4013      	ands	r3, r2
 8004d9a:	2b0c      	cmp	r3, #12
 8004d9c:	d01d      	beq.n	8004dda <UART_SetConfig+0x14a>
 8004d9e:	d823      	bhi.n	8004de8 <UART_SetConfig+0x158>
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d00c      	beq.n	8004dbe <UART_SetConfig+0x12e>
 8004da4:	d820      	bhi.n	8004de8 <UART_SetConfig+0x158>
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d002      	beq.n	8004db0 <UART_SetConfig+0x120>
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d00e      	beq.n	8004dcc <UART_SetConfig+0x13c>
 8004dae:	e01b      	b.n	8004de8 <UART_SetConfig+0x158>
 8004db0:	231b      	movs	r3, #27
 8004db2:	2218      	movs	r2, #24
 8004db4:	189b      	adds	r3, r3, r2
 8004db6:	19db      	adds	r3, r3, r7
 8004db8:	2200      	movs	r2, #0
 8004dba:	701a      	strb	r2, [r3, #0]
 8004dbc:	e07d      	b.n	8004eba <UART_SetConfig+0x22a>
 8004dbe:	231b      	movs	r3, #27
 8004dc0:	2218      	movs	r2, #24
 8004dc2:	189b      	adds	r3, r3, r2
 8004dc4:	19db      	adds	r3, r3, r7
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	701a      	strb	r2, [r3, #0]
 8004dca:	e076      	b.n	8004eba <UART_SetConfig+0x22a>
 8004dcc:	231b      	movs	r3, #27
 8004dce:	2218      	movs	r2, #24
 8004dd0:	189b      	adds	r3, r3, r2
 8004dd2:	19db      	adds	r3, r3, r7
 8004dd4:	2204      	movs	r2, #4
 8004dd6:	701a      	strb	r2, [r3, #0]
 8004dd8:	e06f      	b.n	8004eba <UART_SetConfig+0x22a>
 8004dda:	231b      	movs	r3, #27
 8004ddc:	2218      	movs	r2, #24
 8004dde:	189b      	adds	r3, r3, r2
 8004de0:	19db      	adds	r3, r3, r7
 8004de2:	2208      	movs	r2, #8
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	e068      	b.n	8004eba <UART_SetConfig+0x22a>
 8004de8:	231b      	movs	r3, #27
 8004dea:	2218      	movs	r2, #24
 8004dec:	189b      	adds	r3, r3, r2
 8004dee:	19db      	adds	r3, r3, r7
 8004df0:	2210      	movs	r2, #16
 8004df2:	701a      	strb	r2, [r3, #0]
 8004df4:	e061      	b.n	8004eba <UART_SetConfig+0x22a>
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a7c      	ldr	r2, [pc, #496]	; (8004fec <UART_SetConfig+0x35c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d106      	bne.n	8004e0e <UART_SetConfig+0x17e>
 8004e00:	231b      	movs	r3, #27
 8004e02:	2218      	movs	r2, #24
 8004e04:	189b      	adds	r3, r3, r2
 8004e06:	19db      	adds	r3, r3, r7
 8004e08:	2200      	movs	r2, #0
 8004e0a:	701a      	strb	r2, [r3, #0]
 8004e0c:	e055      	b.n	8004eba <UART_SetConfig+0x22a>
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a77      	ldr	r2, [pc, #476]	; (8004ff0 <UART_SetConfig+0x360>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d106      	bne.n	8004e26 <UART_SetConfig+0x196>
 8004e18:	231b      	movs	r3, #27
 8004e1a:	2218      	movs	r2, #24
 8004e1c:	189b      	adds	r3, r3, r2
 8004e1e:	19db      	adds	r3, r3, r7
 8004e20:	2200      	movs	r2, #0
 8004e22:	701a      	strb	r2, [r3, #0]
 8004e24:	e049      	b.n	8004eba <UART_SetConfig+0x22a>
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a6b      	ldr	r2, [pc, #428]	; (8004fd8 <UART_SetConfig+0x348>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d13e      	bne.n	8004eae <UART_SetConfig+0x21e>
 8004e30:	4b6c      	ldr	r3, [pc, #432]	; (8004fe4 <UART_SetConfig+0x354>)
 8004e32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e34:	23c0      	movs	r3, #192	; 0xc0
 8004e36:	011b      	lsls	r3, r3, #4
 8004e38:	4013      	ands	r3, r2
 8004e3a:	22c0      	movs	r2, #192	; 0xc0
 8004e3c:	0112      	lsls	r2, r2, #4
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d027      	beq.n	8004e92 <UART_SetConfig+0x202>
 8004e42:	22c0      	movs	r2, #192	; 0xc0
 8004e44:	0112      	lsls	r2, r2, #4
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d82a      	bhi.n	8004ea0 <UART_SetConfig+0x210>
 8004e4a:	2280      	movs	r2, #128	; 0x80
 8004e4c:	0112      	lsls	r2, r2, #4
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d011      	beq.n	8004e76 <UART_SetConfig+0x1e6>
 8004e52:	2280      	movs	r2, #128	; 0x80
 8004e54:	0112      	lsls	r2, r2, #4
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d822      	bhi.n	8004ea0 <UART_SetConfig+0x210>
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d004      	beq.n	8004e68 <UART_SetConfig+0x1d8>
 8004e5e:	2280      	movs	r2, #128	; 0x80
 8004e60:	00d2      	lsls	r2, r2, #3
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d00e      	beq.n	8004e84 <UART_SetConfig+0x1f4>
 8004e66:	e01b      	b.n	8004ea0 <UART_SetConfig+0x210>
 8004e68:	231b      	movs	r3, #27
 8004e6a:	2218      	movs	r2, #24
 8004e6c:	189b      	adds	r3, r3, r2
 8004e6e:	19db      	adds	r3, r3, r7
 8004e70:	2200      	movs	r2, #0
 8004e72:	701a      	strb	r2, [r3, #0]
 8004e74:	e021      	b.n	8004eba <UART_SetConfig+0x22a>
 8004e76:	231b      	movs	r3, #27
 8004e78:	2218      	movs	r2, #24
 8004e7a:	189b      	adds	r3, r3, r2
 8004e7c:	19db      	adds	r3, r3, r7
 8004e7e:	2202      	movs	r2, #2
 8004e80:	701a      	strb	r2, [r3, #0]
 8004e82:	e01a      	b.n	8004eba <UART_SetConfig+0x22a>
 8004e84:	231b      	movs	r3, #27
 8004e86:	2218      	movs	r2, #24
 8004e88:	189b      	adds	r3, r3, r2
 8004e8a:	19db      	adds	r3, r3, r7
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	701a      	strb	r2, [r3, #0]
 8004e90:	e013      	b.n	8004eba <UART_SetConfig+0x22a>
 8004e92:	231b      	movs	r3, #27
 8004e94:	2218      	movs	r2, #24
 8004e96:	189b      	adds	r3, r3, r2
 8004e98:	19db      	adds	r3, r3, r7
 8004e9a:	2208      	movs	r2, #8
 8004e9c:	701a      	strb	r2, [r3, #0]
 8004e9e:	e00c      	b.n	8004eba <UART_SetConfig+0x22a>
 8004ea0:	231b      	movs	r3, #27
 8004ea2:	2218      	movs	r2, #24
 8004ea4:	189b      	adds	r3, r3, r2
 8004ea6:	19db      	adds	r3, r3, r7
 8004ea8:	2210      	movs	r2, #16
 8004eaa:	701a      	strb	r2, [r3, #0]
 8004eac:	e005      	b.n	8004eba <UART_SetConfig+0x22a>
 8004eae:	231b      	movs	r3, #27
 8004eb0:	2218      	movs	r2, #24
 8004eb2:	189b      	adds	r3, r3, r2
 8004eb4:	19db      	adds	r3, r3, r7
 8004eb6:	2210      	movs	r2, #16
 8004eb8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a46      	ldr	r2, [pc, #280]	; (8004fd8 <UART_SetConfig+0x348>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d000      	beq.n	8004ec6 <UART_SetConfig+0x236>
 8004ec4:	e09a      	b.n	8004ffc <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ec6:	231b      	movs	r3, #27
 8004ec8:	2218      	movs	r2, #24
 8004eca:	189b      	adds	r3, r3, r2
 8004ecc:	19db      	adds	r3, r3, r7
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	2b08      	cmp	r3, #8
 8004ed2:	d01d      	beq.n	8004f10 <UART_SetConfig+0x280>
 8004ed4:	dc20      	bgt.n	8004f18 <UART_SetConfig+0x288>
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	d015      	beq.n	8004f06 <UART_SetConfig+0x276>
 8004eda:	dc1d      	bgt.n	8004f18 <UART_SetConfig+0x288>
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d002      	beq.n	8004ee6 <UART_SetConfig+0x256>
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d005      	beq.n	8004ef0 <UART_SetConfig+0x260>
 8004ee4:	e018      	b.n	8004f18 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ee6:	f7ff f979 	bl	80041dc <HAL_RCC_GetPCLK1Freq>
 8004eea:	0003      	movs	r3, r0
 8004eec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004eee:	e01c      	b.n	8004f2a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ef0:	4b3c      	ldr	r3, [pc, #240]	; (8004fe4 <UART_SetConfig+0x354>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2210      	movs	r2, #16
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	d002      	beq.n	8004f00 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004efa:	4b3e      	ldr	r3, [pc, #248]	; (8004ff4 <UART_SetConfig+0x364>)
 8004efc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004efe:	e014      	b.n	8004f2a <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004f00:	4b3d      	ldr	r3, [pc, #244]	; (8004ff8 <UART_SetConfig+0x368>)
 8004f02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004f04:	e011      	b.n	8004f2a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f06:	f7ff f8b9 	bl	800407c <HAL_RCC_GetSysClockFreq>
 8004f0a:	0003      	movs	r3, r0
 8004f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004f0e:	e00c      	b.n	8004f2a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f10:	2380      	movs	r3, #128	; 0x80
 8004f12:	021b      	lsls	r3, r3, #8
 8004f14:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004f16:	e008      	b.n	8004f2a <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004f1c:	231a      	movs	r3, #26
 8004f1e:	2218      	movs	r2, #24
 8004f20:	189b      	adds	r3, r3, r2
 8004f22:	19db      	adds	r3, r3, r7
 8004f24:	2201      	movs	r2, #1
 8004f26:	701a      	strb	r2, [r3, #0]
        break;
 8004f28:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d100      	bne.n	8004f32 <UART_SetConfig+0x2a2>
 8004f30:	e134      	b.n	800519c <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	0013      	movs	r3, r2
 8004f38:	005b      	lsls	r3, r3, #1
 8004f3a:	189b      	adds	r3, r3, r2
 8004f3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d305      	bcc.n	8004f4e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d906      	bls.n	8004f5c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8004f4e:	231a      	movs	r3, #26
 8004f50:	2218      	movs	r2, #24
 8004f52:	189b      	adds	r3, r3, r2
 8004f54:	19db      	adds	r3, r3, r7
 8004f56:	2201      	movs	r2, #1
 8004f58:	701a      	strb	r2, [r3, #0]
 8004f5a:	e11f      	b.n	800519c <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f5e:	613b      	str	r3, [r7, #16]
 8004f60:	2300      	movs	r3, #0
 8004f62:	617b      	str	r3, [r7, #20]
 8004f64:	6939      	ldr	r1, [r7, #16]
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	000b      	movs	r3, r1
 8004f6a:	0e1b      	lsrs	r3, r3, #24
 8004f6c:	0010      	movs	r0, r2
 8004f6e:	0205      	lsls	r5, r0, #8
 8004f70:	431d      	orrs	r5, r3
 8004f72:	000b      	movs	r3, r1
 8004f74:	021c      	lsls	r4, r3, #8
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	085b      	lsrs	r3, r3, #1
 8004f7c:	60bb      	str	r3, [r7, #8]
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60fb      	str	r3, [r7, #12]
 8004f82:	68b8      	ldr	r0, [r7, #8]
 8004f84:	68f9      	ldr	r1, [r7, #12]
 8004f86:	1900      	adds	r0, r0, r4
 8004f88:	4169      	adcs	r1, r5
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	603b      	str	r3, [r7, #0]
 8004f90:	2300      	movs	r3, #0
 8004f92:	607b      	str	r3, [r7, #4]
 8004f94:	683a      	ldr	r2, [r7, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f7fb fa36 	bl	8000408 <__aeabi_uldivmod>
 8004f9c:	0002      	movs	r2, r0
 8004f9e:	000b      	movs	r3, r1
 8004fa0:	0013      	movs	r3, r2
 8004fa2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004fa4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fa6:	23c0      	movs	r3, #192	; 0xc0
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d309      	bcc.n	8004fc2 <UART_SetConfig+0x332>
 8004fae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fb0:	2380      	movs	r3, #128	; 0x80
 8004fb2:	035b      	lsls	r3, r3, #13
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d204      	bcs.n	8004fc2 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fbe:	60da      	str	r2, [r3, #12]
 8004fc0:	e0ec      	b.n	800519c <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8004fc2:	231a      	movs	r3, #26
 8004fc4:	2218      	movs	r2, #24
 8004fc6:	189b      	adds	r3, r3, r2
 8004fc8:	19db      	adds	r3, r3, r7
 8004fca:	2201      	movs	r2, #1
 8004fcc:	701a      	strb	r2, [r3, #0]
 8004fce:	e0e5      	b.n	800519c <UART_SetConfig+0x50c>
 8004fd0:	efff69f3 	.word	0xefff69f3
 8004fd4:	ffffcfff 	.word	0xffffcfff
 8004fd8:	40004800 	.word	0x40004800
 8004fdc:	fffff4ff 	.word	0xfffff4ff
 8004fe0:	40013800 	.word	0x40013800
 8004fe4:	40021000 	.word	0x40021000
 8004fe8:	40004400 	.word	0x40004400
 8004fec:	40004c00 	.word	0x40004c00
 8004ff0:	40005000 	.word	0x40005000
 8004ff4:	003d0900 	.word	0x003d0900
 8004ff8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	69da      	ldr	r2, [r3, #28]
 8005000:	2380      	movs	r3, #128	; 0x80
 8005002:	021b      	lsls	r3, r3, #8
 8005004:	429a      	cmp	r2, r3
 8005006:	d000      	beq.n	800500a <UART_SetConfig+0x37a>
 8005008:	e071      	b.n	80050ee <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 800500a:	231b      	movs	r3, #27
 800500c:	2218      	movs	r2, #24
 800500e:	189b      	adds	r3, r3, r2
 8005010:	19db      	adds	r3, r3, r7
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	2b08      	cmp	r3, #8
 8005016:	d822      	bhi.n	800505e <UART_SetConfig+0x3ce>
 8005018:	009a      	lsls	r2, r3, #2
 800501a:	4b68      	ldr	r3, [pc, #416]	; (80051bc <UART_SetConfig+0x52c>)
 800501c:	18d3      	adds	r3, r2, r3
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005022:	f7ff f8db 	bl	80041dc <HAL_RCC_GetPCLK1Freq>
 8005026:	0003      	movs	r3, r0
 8005028:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800502a:	e021      	b.n	8005070 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800502c:	f7ff f8ec 	bl	8004208 <HAL_RCC_GetPCLK2Freq>
 8005030:	0003      	movs	r3, r0
 8005032:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005034:	e01c      	b.n	8005070 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005036:	4b62      	ldr	r3, [pc, #392]	; (80051c0 <UART_SetConfig+0x530>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2210      	movs	r2, #16
 800503c:	4013      	ands	r3, r2
 800503e:	d002      	beq.n	8005046 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005040:	4b60      	ldr	r3, [pc, #384]	; (80051c4 <UART_SetConfig+0x534>)
 8005042:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005044:	e014      	b.n	8005070 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8005046:	4b60      	ldr	r3, [pc, #384]	; (80051c8 <UART_SetConfig+0x538>)
 8005048:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800504a:	e011      	b.n	8005070 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800504c:	f7ff f816 	bl	800407c <HAL_RCC_GetSysClockFreq>
 8005050:	0003      	movs	r3, r0
 8005052:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005054:	e00c      	b.n	8005070 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005056:	2380      	movs	r3, #128	; 0x80
 8005058:	021b      	lsls	r3, r3, #8
 800505a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800505c:	e008      	b.n	8005070 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005062:	231a      	movs	r3, #26
 8005064:	2218      	movs	r2, #24
 8005066:	189b      	adds	r3, r3, r2
 8005068:	19db      	adds	r3, r3, r7
 800506a:	2201      	movs	r2, #1
 800506c:	701a      	strb	r2, [r3, #0]
        break;
 800506e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005072:	2b00      	cmp	r3, #0
 8005074:	d100      	bne.n	8005078 <UART_SetConfig+0x3e8>
 8005076:	e091      	b.n	800519c <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800507a:	005a      	lsls	r2, r3, #1
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	085b      	lsrs	r3, r3, #1
 8005082:	18d2      	adds	r2, r2, r3
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	0019      	movs	r1, r3
 800508a:	0010      	movs	r0, r2
 800508c:	f7fb f846 	bl	800011c <__udivsi3>
 8005090:	0003      	movs	r3, r0
 8005092:	b29b      	uxth	r3, r3
 8005094:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005098:	2b0f      	cmp	r3, #15
 800509a:	d921      	bls.n	80050e0 <UART_SetConfig+0x450>
 800509c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800509e:	2380      	movs	r3, #128	; 0x80
 80050a0:	025b      	lsls	r3, r3, #9
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d21c      	bcs.n	80050e0 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80050a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a8:	b29a      	uxth	r2, r3
 80050aa:	200e      	movs	r0, #14
 80050ac:	2418      	movs	r4, #24
 80050ae:	1903      	adds	r3, r0, r4
 80050b0:	19db      	adds	r3, r3, r7
 80050b2:	210f      	movs	r1, #15
 80050b4:	438a      	bics	r2, r1
 80050b6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ba:	085b      	lsrs	r3, r3, #1
 80050bc:	b29b      	uxth	r3, r3
 80050be:	2207      	movs	r2, #7
 80050c0:	4013      	ands	r3, r2
 80050c2:	b299      	uxth	r1, r3
 80050c4:	1903      	adds	r3, r0, r4
 80050c6:	19db      	adds	r3, r3, r7
 80050c8:	1902      	adds	r2, r0, r4
 80050ca:	19d2      	adds	r2, r2, r7
 80050cc:	8812      	ldrh	r2, [r2, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	1902      	adds	r2, r0, r4
 80050d8:	19d2      	adds	r2, r2, r7
 80050da:	8812      	ldrh	r2, [r2, #0]
 80050dc:	60da      	str	r2, [r3, #12]
 80050de:	e05d      	b.n	800519c <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80050e0:	231a      	movs	r3, #26
 80050e2:	2218      	movs	r2, #24
 80050e4:	189b      	adds	r3, r3, r2
 80050e6:	19db      	adds	r3, r3, r7
 80050e8:	2201      	movs	r2, #1
 80050ea:	701a      	strb	r2, [r3, #0]
 80050ec:	e056      	b.n	800519c <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050ee:	231b      	movs	r3, #27
 80050f0:	2218      	movs	r2, #24
 80050f2:	189b      	adds	r3, r3, r2
 80050f4:	19db      	adds	r3, r3, r7
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d822      	bhi.n	8005142 <UART_SetConfig+0x4b2>
 80050fc:	009a      	lsls	r2, r3, #2
 80050fe:	4b33      	ldr	r3, [pc, #204]	; (80051cc <UART_SetConfig+0x53c>)
 8005100:	18d3      	adds	r3, r2, r3
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005106:	f7ff f869 	bl	80041dc <HAL_RCC_GetPCLK1Freq>
 800510a:	0003      	movs	r3, r0
 800510c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800510e:	e021      	b.n	8005154 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005110:	f7ff f87a 	bl	8004208 <HAL_RCC_GetPCLK2Freq>
 8005114:	0003      	movs	r3, r0
 8005116:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005118:	e01c      	b.n	8005154 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800511a:	4b29      	ldr	r3, [pc, #164]	; (80051c0 <UART_SetConfig+0x530>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2210      	movs	r2, #16
 8005120:	4013      	ands	r3, r2
 8005122:	d002      	beq.n	800512a <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005124:	4b27      	ldr	r3, [pc, #156]	; (80051c4 <UART_SetConfig+0x534>)
 8005126:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005128:	e014      	b.n	8005154 <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 800512a:	4b27      	ldr	r3, [pc, #156]	; (80051c8 <UART_SetConfig+0x538>)
 800512c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800512e:	e011      	b.n	8005154 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005130:	f7fe ffa4 	bl	800407c <HAL_RCC_GetSysClockFreq>
 8005134:	0003      	movs	r3, r0
 8005136:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005138:	e00c      	b.n	8005154 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800513a:	2380      	movs	r3, #128	; 0x80
 800513c:	021b      	lsls	r3, r3, #8
 800513e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005140:	e008      	b.n	8005154 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8005142:	2300      	movs	r3, #0
 8005144:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005146:	231a      	movs	r3, #26
 8005148:	2218      	movs	r2, #24
 800514a:	189b      	adds	r3, r3, r2
 800514c:	19db      	adds	r3, r3, r7
 800514e:	2201      	movs	r2, #1
 8005150:	701a      	strb	r2, [r3, #0]
        break;
 8005152:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005156:	2b00      	cmp	r3, #0
 8005158:	d020      	beq.n	800519c <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	085a      	lsrs	r2, r3, #1
 8005160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005162:	18d2      	adds	r2, r2, r3
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	0019      	movs	r1, r3
 800516a:	0010      	movs	r0, r2
 800516c:	f7fa ffd6 	bl	800011c <__udivsi3>
 8005170:	0003      	movs	r3, r0
 8005172:	b29b      	uxth	r3, r3
 8005174:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005178:	2b0f      	cmp	r3, #15
 800517a:	d909      	bls.n	8005190 <UART_SetConfig+0x500>
 800517c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800517e:	2380      	movs	r3, #128	; 0x80
 8005180:	025b      	lsls	r3, r3, #9
 8005182:	429a      	cmp	r2, r3
 8005184:	d204      	bcs.n	8005190 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800518c:	60da      	str	r2, [r3, #12]
 800518e:	e005      	b.n	800519c <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8005190:	231a      	movs	r3, #26
 8005192:	2218      	movs	r2, #24
 8005194:	189b      	adds	r3, r3, r2
 8005196:	19db      	adds	r3, r3, r7
 8005198:	2201      	movs	r2, #1
 800519a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	2200      	movs	r2, #0
 80051a0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	2200      	movs	r2, #0
 80051a6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80051a8:	231a      	movs	r3, #26
 80051aa:	2218      	movs	r2, #24
 80051ac:	189b      	adds	r3, r3, r2
 80051ae:	19db      	adds	r3, r3, r7
 80051b0:	781b      	ldrb	r3, [r3, #0]
}
 80051b2:	0018      	movs	r0, r3
 80051b4:	46bd      	mov	sp, r7
 80051b6:	b00e      	add	sp, #56	; 0x38
 80051b8:	bdb0      	pop	{r4, r5, r7, pc}
 80051ba:	46c0      	nop			; (mov r8, r8)
 80051bc:	08005f64 	.word	0x08005f64
 80051c0:	40021000 	.word	0x40021000
 80051c4:	003d0900 	.word	0x003d0900
 80051c8:	00f42400 	.word	0x00f42400
 80051cc:	08005f88 	.word	0x08005f88

080051d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051dc:	2201      	movs	r2, #1
 80051de:	4013      	ands	r3, r2
 80051e0:	d00b      	beq.n	80051fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	4a4a      	ldr	r2, [pc, #296]	; (8005314 <UART_AdvFeatureConfig+0x144>)
 80051ea:	4013      	ands	r3, r2
 80051ec:	0019      	movs	r1, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fe:	2202      	movs	r2, #2
 8005200:	4013      	ands	r3, r2
 8005202:	d00b      	beq.n	800521c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	4a43      	ldr	r2, [pc, #268]	; (8005318 <UART_AdvFeatureConfig+0x148>)
 800520c:	4013      	ands	r3, r2
 800520e:	0019      	movs	r1, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005220:	2204      	movs	r2, #4
 8005222:	4013      	ands	r3, r2
 8005224:	d00b      	beq.n	800523e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	4a3b      	ldr	r2, [pc, #236]	; (800531c <UART_AdvFeatureConfig+0x14c>)
 800522e:	4013      	ands	r3, r2
 8005230:	0019      	movs	r1, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005242:	2208      	movs	r2, #8
 8005244:	4013      	ands	r3, r2
 8005246:	d00b      	beq.n	8005260 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	4a34      	ldr	r2, [pc, #208]	; (8005320 <UART_AdvFeatureConfig+0x150>)
 8005250:	4013      	ands	r3, r2
 8005252:	0019      	movs	r1, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005264:	2210      	movs	r2, #16
 8005266:	4013      	ands	r3, r2
 8005268:	d00b      	beq.n	8005282 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	4a2c      	ldr	r2, [pc, #176]	; (8005324 <UART_AdvFeatureConfig+0x154>)
 8005272:	4013      	ands	r3, r2
 8005274:	0019      	movs	r1, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	430a      	orrs	r2, r1
 8005280:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005286:	2220      	movs	r2, #32
 8005288:	4013      	ands	r3, r2
 800528a:	d00b      	beq.n	80052a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	4a25      	ldr	r2, [pc, #148]	; (8005328 <UART_AdvFeatureConfig+0x158>)
 8005294:	4013      	ands	r3, r2
 8005296:	0019      	movs	r1, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a8:	2240      	movs	r2, #64	; 0x40
 80052aa:	4013      	ands	r3, r2
 80052ac:	d01d      	beq.n	80052ea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	4a1d      	ldr	r2, [pc, #116]	; (800532c <UART_AdvFeatureConfig+0x15c>)
 80052b6:	4013      	ands	r3, r2
 80052b8:	0019      	movs	r1, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	430a      	orrs	r2, r1
 80052c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052ca:	2380      	movs	r3, #128	; 0x80
 80052cc:	035b      	lsls	r3, r3, #13
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d10b      	bne.n	80052ea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	4a15      	ldr	r2, [pc, #84]	; (8005330 <UART_AdvFeatureConfig+0x160>)
 80052da:	4013      	ands	r3, r2
 80052dc:	0019      	movs	r1, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ee:	2280      	movs	r2, #128	; 0x80
 80052f0:	4013      	ands	r3, r2
 80052f2:	d00b      	beq.n	800530c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	4a0e      	ldr	r2, [pc, #56]	; (8005334 <UART_AdvFeatureConfig+0x164>)
 80052fc:	4013      	ands	r3, r2
 80052fe:	0019      	movs	r1, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	605a      	str	r2, [r3, #4]
  }
}
 800530c:	46c0      	nop			; (mov r8, r8)
 800530e:	46bd      	mov	sp, r7
 8005310:	b002      	add	sp, #8
 8005312:	bd80      	pop	{r7, pc}
 8005314:	fffdffff 	.word	0xfffdffff
 8005318:	fffeffff 	.word	0xfffeffff
 800531c:	fffbffff 	.word	0xfffbffff
 8005320:	ffff7fff 	.word	0xffff7fff
 8005324:	ffffefff 	.word	0xffffefff
 8005328:	ffffdfff 	.word	0xffffdfff
 800532c:	ffefffff 	.word	0xffefffff
 8005330:	ff9fffff 	.word	0xff9fffff
 8005334:	fff7ffff 	.word	0xfff7ffff

08005338 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b086      	sub	sp, #24
 800533c:	af02      	add	r7, sp, #8
 800533e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2280      	movs	r2, #128	; 0x80
 8005344:	2100      	movs	r1, #0
 8005346:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005348:	f7fd fb66 	bl	8002a18 <HAL_GetTick>
 800534c:	0003      	movs	r3, r0
 800534e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2208      	movs	r2, #8
 8005358:	4013      	ands	r3, r2
 800535a:	2b08      	cmp	r3, #8
 800535c:	d10c      	bne.n	8005378 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2280      	movs	r2, #128	; 0x80
 8005362:	0391      	lsls	r1, r2, #14
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	4a17      	ldr	r2, [pc, #92]	; (80053c4 <UART_CheckIdleState+0x8c>)
 8005368:	9200      	str	r2, [sp, #0]
 800536a:	2200      	movs	r2, #0
 800536c:	f000 f82c 	bl	80053c8 <UART_WaitOnFlagUntilTimeout>
 8005370:	1e03      	subs	r3, r0, #0
 8005372:	d001      	beq.n	8005378 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e021      	b.n	80053bc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2204      	movs	r2, #4
 8005380:	4013      	ands	r3, r2
 8005382:	2b04      	cmp	r3, #4
 8005384:	d10c      	bne.n	80053a0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2280      	movs	r2, #128	; 0x80
 800538a:	03d1      	lsls	r1, r2, #15
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	4a0d      	ldr	r2, [pc, #52]	; (80053c4 <UART_CheckIdleState+0x8c>)
 8005390:	9200      	str	r2, [sp, #0]
 8005392:	2200      	movs	r2, #0
 8005394:	f000 f818 	bl	80053c8 <UART_WaitOnFlagUntilTimeout>
 8005398:	1e03      	subs	r3, r0, #0
 800539a:	d001      	beq.n	80053a0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e00d      	b.n	80053bc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2220      	movs	r2, #32
 80053a4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2220      	movs	r2, #32
 80053aa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2274      	movs	r2, #116	; 0x74
 80053b6:	2100      	movs	r1, #0
 80053b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	0018      	movs	r0, r3
 80053be:	46bd      	mov	sp, r7
 80053c0:	b004      	add	sp, #16
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	01ffffff 	.word	0x01ffffff

080053c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b094      	sub	sp, #80	; 0x50
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	603b      	str	r3, [r7, #0]
 80053d4:	1dfb      	adds	r3, r7, #7
 80053d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d8:	e0a3      	b.n	8005522 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053dc:	3301      	adds	r3, #1
 80053de:	d100      	bne.n	80053e2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80053e0:	e09f      	b.n	8005522 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e2:	f7fd fb19 	bl	8002a18 <HAL_GetTick>
 80053e6:	0002      	movs	r2, r0
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d302      	bcc.n	80053f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80053f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d13d      	bne.n	8005474 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053f8:	f3ef 8310 	mrs	r3, PRIMASK
 80053fc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80053fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005400:	647b      	str	r3, [r7, #68]	; 0x44
 8005402:	2301      	movs	r3, #1
 8005404:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005408:	f383 8810 	msr	PRIMASK, r3
}
 800540c:	46c0      	nop			; (mov r8, r8)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	494c      	ldr	r1, [pc, #304]	; (800554c <UART_WaitOnFlagUntilTimeout+0x184>)
 800541a:	400a      	ands	r2, r1
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005420:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005424:	f383 8810 	msr	PRIMASK, r3
}
 8005428:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800542a:	f3ef 8310 	mrs	r3, PRIMASK
 800542e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005432:	643b      	str	r3, [r7, #64]	; 0x40
 8005434:	2301      	movs	r3, #1
 8005436:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800543a:	f383 8810 	msr	PRIMASK, r3
}
 800543e:	46c0      	nop			; (mov r8, r8)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2101      	movs	r1, #1
 800544c:	438a      	bics	r2, r1
 800544e:	609a      	str	r2, [r3, #8]
 8005450:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005452:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005454:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005456:	f383 8810 	msr	PRIMASK, r3
}
 800545a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2220      	movs	r2, #32
 8005460:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2220      	movs	r2, #32
 8005466:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2274      	movs	r2, #116	; 0x74
 800546c:	2100      	movs	r1, #0
 800546e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e067      	b.n	8005544 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2204      	movs	r2, #4
 800547c:	4013      	ands	r3, r2
 800547e:	d050      	beq.n	8005522 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	69da      	ldr	r2, [r3, #28]
 8005486:	2380      	movs	r3, #128	; 0x80
 8005488:	011b      	lsls	r3, r3, #4
 800548a:	401a      	ands	r2, r3
 800548c:	2380      	movs	r3, #128	; 0x80
 800548e:	011b      	lsls	r3, r3, #4
 8005490:	429a      	cmp	r2, r3
 8005492:	d146      	bne.n	8005522 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2280      	movs	r2, #128	; 0x80
 800549a:	0112      	lsls	r2, r2, #4
 800549c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800549e:	f3ef 8310 	mrs	r3, PRIMASK
 80054a2:	613b      	str	r3, [r7, #16]
  return(result);
 80054a4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054a8:	2301      	movs	r3, #1
 80054aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f383 8810 	msr	PRIMASK, r3
}
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4923      	ldr	r1, [pc, #140]	; (800554c <UART_WaitOnFlagUntilTimeout+0x184>)
 80054c0:	400a      	ands	r2, r1
 80054c2:	601a      	str	r2, [r3, #0]
 80054c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	f383 8810 	msr	PRIMASK, r3
}
 80054ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054d0:	f3ef 8310 	mrs	r3, PRIMASK
 80054d4:	61fb      	str	r3, [r7, #28]
  return(result);
 80054d6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80054da:	2301      	movs	r3, #1
 80054dc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054de:	6a3b      	ldr	r3, [r7, #32]
 80054e0:	f383 8810 	msr	PRIMASK, r3
}
 80054e4:	46c0      	nop			; (mov r8, r8)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2101      	movs	r1, #1
 80054f2:	438a      	bics	r2, r1
 80054f4:	609a      	str	r2, [r3, #8]
 80054f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054f8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fc:	f383 8810 	msr	PRIMASK, r3
}
 8005500:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2220      	movs	r2, #32
 8005506:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2220      	movs	r2, #32
 800550c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2280      	movs	r2, #128	; 0x80
 8005512:	2120      	movs	r1, #32
 8005514:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2274      	movs	r2, #116	; 0x74
 800551a:	2100      	movs	r1, #0
 800551c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e010      	b.n	8005544 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	4013      	ands	r3, r2
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	425a      	negs	r2, r3
 8005532:	4153      	adcs	r3, r2
 8005534:	b2db      	uxtb	r3, r3
 8005536:	001a      	movs	r2, r3
 8005538:	1dfb      	adds	r3, r7, #7
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	429a      	cmp	r2, r3
 800553e:	d100      	bne.n	8005542 <UART_WaitOnFlagUntilTimeout+0x17a>
 8005540:	e74b      	b.n	80053da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	0018      	movs	r0, r3
 8005546:	46bd      	mov	sp, r7
 8005548:	b014      	add	sp, #80	; 0x50
 800554a:	bd80      	pop	{r7, pc}
 800554c:	fffffe5f 	.word	0xfffffe5f

08005550 <__errno>:
 8005550:	4b01      	ldr	r3, [pc, #4]	; (8005558 <__errno+0x8>)
 8005552:	6818      	ldr	r0, [r3, #0]
 8005554:	4770      	bx	lr
 8005556:	46c0      	nop			; (mov r8, r8)
 8005558:	2000000c 	.word	0x2000000c

0800555c <__libc_init_array>:
 800555c:	b570      	push	{r4, r5, r6, lr}
 800555e:	2600      	movs	r6, #0
 8005560:	4d0c      	ldr	r5, [pc, #48]	; (8005594 <__libc_init_array+0x38>)
 8005562:	4c0d      	ldr	r4, [pc, #52]	; (8005598 <__libc_init_array+0x3c>)
 8005564:	1b64      	subs	r4, r4, r5
 8005566:	10a4      	asrs	r4, r4, #2
 8005568:	42a6      	cmp	r6, r4
 800556a:	d109      	bne.n	8005580 <__libc_init_array+0x24>
 800556c:	2600      	movs	r6, #0
 800556e:	f000 fc8b 	bl	8005e88 <_init>
 8005572:	4d0a      	ldr	r5, [pc, #40]	; (800559c <__libc_init_array+0x40>)
 8005574:	4c0a      	ldr	r4, [pc, #40]	; (80055a0 <__libc_init_array+0x44>)
 8005576:	1b64      	subs	r4, r4, r5
 8005578:	10a4      	asrs	r4, r4, #2
 800557a:	42a6      	cmp	r6, r4
 800557c:	d105      	bne.n	800558a <__libc_init_array+0x2e>
 800557e:	bd70      	pop	{r4, r5, r6, pc}
 8005580:	00b3      	lsls	r3, r6, #2
 8005582:	58eb      	ldr	r3, [r5, r3]
 8005584:	4798      	blx	r3
 8005586:	3601      	adds	r6, #1
 8005588:	e7ee      	b.n	8005568 <__libc_init_array+0xc>
 800558a:	00b3      	lsls	r3, r6, #2
 800558c:	58eb      	ldr	r3, [r5, r3]
 800558e:	4798      	blx	r3
 8005590:	3601      	adds	r6, #1
 8005592:	e7f2      	b.n	800557a <__libc_init_array+0x1e>
 8005594:	08005fe8 	.word	0x08005fe8
 8005598:	08005fe8 	.word	0x08005fe8
 800559c:	08005fe8 	.word	0x08005fe8
 80055a0:	08005fec 	.word	0x08005fec

080055a4 <memset>:
 80055a4:	0003      	movs	r3, r0
 80055a6:	1882      	adds	r2, r0, r2
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d100      	bne.n	80055ae <memset+0xa>
 80055ac:	4770      	bx	lr
 80055ae:	7019      	strb	r1, [r3, #0]
 80055b0:	3301      	adds	r3, #1
 80055b2:	e7f9      	b.n	80055a8 <memset+0x4>

080055b4 <siprintf>:
 80055b4:	b40e      	push	{r1, r2, r3}
 80055b6:	b500      	push	{lr}
 80055b8:	490b      	ldr	r1, [pc, #44]	; (80055e8 <siprintf+0x34>)
 80055ba:	b09c      	sub	sp, #112	; 0x70
 80055bc:	ab1d      	add	r3, sp, #116	; 0x74
 80055be:	9002      	str	r0, [sp, #8]
 80055c0:	9006      	str	r0, [sp, #24]
 80055c2:	9107      	str	r1, [sp, #28]
 80055c4:	9104      	str	r1, [sp, #16]
 80055c6:	4809      	ldr	r0, [pc, #36]	; (80055ec <siprintf+0x38>)
 80055c8:	4909      	ldr	r1, [pc, #36]	; (80055f0 <siprintf+0x3c>)
 80055ca:	cb04      	ldmia	r3!, {r2}
 80055cc:	9105      	str	r1, [sp, #20]
 80055ce:	6800      	ldr	r0, [r0, #0]
 80055d0:	a902      	add	r1, sp, #8
 80055d2:	9301      	str	r3, [sp, #4]
 80055d4:	f000 f870 	bl	80056b8 <_svfiprintf_r>
 80055d8:	2300      	movs	r3, #0
 80055da:	9a02      	ldr	r2, [sp, #8]
 80055dc:	7013      	strb	r3, [r2, #0]
 80055de:	b01c      	add	sp, #112	; 0x70
 80055e0:	bc08      	pop	{r3}
 80055e2:	b003      	add	sp, #12
 80055e4:	4718      	bx	r3
 80055e6:	46c0      	nop			; (mov r8, r8)
 80055e8:	7fffffff 	.word	0x7fffffff
 80055ec:	2000000c 	.word	0x2000000c
 80055f0:	ffff0208 	.word	0xffff0208

080055f4 <__ssputs_r>:
 80055f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055f6:	688e      	ldr	r6, [r1, #8]
 80055f8:	b085      	sub	sp, #20
 80055fa:	0007      	movs	r7, r0
 80055fc:	000c      	movs	r4, r1
 80055fe:	9203      	str	r2, [sp, #12]
 8005600:	9301      	str	r3, [sp, #4]
 8005602:	429e      	cmp	r6, r3
 8005604:	d83c      	bhi.n	8005680 <__ssputs_r+0x8c>
 8005606:	2390      	movs	r3, #144	; 0x90
 8005608:	898a      	ldrh	r2, [r1, #12]
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	421a      	tst	r2, r3
 800560e:	d034      	beq.n	800567a <__ssputs_r+0x86>
 8005610:	6909      	ldr	r1, [r1, #16]
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	6960      	ldr	r0, [r4, #20]
 8005616:	1a5b      	subs	r3, r3, r1
 8005618:	9302      	str	r3, [sp, #8]
 800561a:	2303      	movs	r3, #3
 800561c:	4343      	muls	r3, r0
 800561e:	0fdd      	lsrs	r5, r3, #31
 8005620:	18ed      	adds	r5, r5, r3
 8005622:	9b01      	ldr	r3, [sp, #4]
 8005624:	9802      	ldr	r0, [sp, #8]
 8005626:	3301      	adds	r3, #1
 8005628:	181b      	adds	r3, r3, r0
 800562a:	106d      	asrs	r5, r5, #1
 800562c:	42ab      	cmp	r3, r5
 800562e:	d900      	bls.n	8005632 <__ssputs_r+0x3e>
 8005630:	001d      	movs	r5, r3
 8005632:	0553      	lsls	r3, r2, #21
 8005634:	d532      	bpl.n	800569c <__ssputs_r+0xa8>
 8005636:	0029      	movs	r1, r5
 8005638:	0038      	movs	r0, r7
 800563a:	f000 fb53 	bl	8005ce4 <_malloc_r>
 800563e:	1e06      	subs	r6, r0, #0
 8005640:	d109      	bne.n	8005656 <__ssputs_r+0x62>
 8005642:	230c      	movs	r3, #12
 8005644:	603b      	str	r3, [r7, #0]
 8005646:	2340      	movs	r3, #64	; 0x40
 8005648:	2001      	movs	r0, #1
 800564a:	89a2      	ldrh	r2, [r4, #12]
 800564c:	4240      	negs	r0, r0
 800564e:	4313      	orrs	r3, r2
 8005650:	81a3      	strh	r3, [r4, #12]
 8005652:	b005      	add	sp, #20
 8005654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005656:	9a02      	ldr	r2, [sp, #8]
 8005658:	6921      	ldr	r1, [r4, #16]
 800565a:	f000 faba 	bl	8005bd2 <memcpy>
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	4a14      	ldr	r2, [pc, #80]	; (80056b4 <__ssputs_r+0xc0>)
 8005662:	401a      	ands	r2, r3
 8005664:	2380      	movs	r3, #128	; 0x80
 8005666:	4313      	orrs	r3, r2
 8005668:	81a3      	strh	r3, [r4, #12]
 800566a:	9b02      	ldr	r3, [sp, #8]
 800566c:	6126      	str	r6, [r4, #16]
 800566e:	18f6      	adds	r6, r6, r3
 8005670:	6026      	str	r6, [r4, #0]
 8005672:	6165      	str	r5, [r4, #20]
 8005674:	9e01      	ldr	r6, [sp, #4]
 8005676:	1aed      	subs	r5, r5, r3
 8005678:	60a5      	str	r5, [r4, #8]
 800567a:	9b01      	ldr	r3, [sp, #4]
 800567c:	429e      	cmp	r6, r3
 800567e:	d900      	bls.n	8005682 <__ssputs_r+0x8e>
 8005680:	9e01      	ldr	r6, [sp, #4]
 8005682:	0032      	movs	r2, r6
 8005684:	9903      	ldr	r1, [sp, #12]
 8005686:	6820      	ldr	r0, [r4, #0]
 8005688:	f000 faac 	bl	8005be4 <memmove>
 800568c:	68a3      	ldr	r3, [r4, #8]
 800568e:	2000      	movs	r0, #0
 8005690:	1b9b      	subs	r3, r3, r6
 8005692:	60a3      	str	r3, [r4, #8]
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	199e      	adds	r6, r3, r6
 8005698:	6026      	str	r6, [r4, #0]
 800569a:	e7da      	b.n	8005652 <__ssputs_r+0x5e>
 800569c:	002a      	movs	r2, r5
 800569e:	0038      	movs	r0, r7
 80056a0:	f000 fb96 	bl	8005dd0 <_realloc_r>
 80056a4:	1e06      	subs	r6, r0, #0
 80056a6:	d1e0      	bne.n	800566a <__ssputs_r+0x76>
 80056a8:	0038      	movs	r0, r7
 80056aa:	6921      	ldr	r1, [r4, #16]
 80056ac:	f000 faae 	bl	8005c0c <_free_r>
 80056b0:	e7c7      	b.n	8005642 <__ssputs_r+0x4e>
 80056b2:	46c0      	nop			; (mov r8, r8)
 80056b4:	fffffb7f 	.word	0xfffffb7f

080056b8 <_svfiprintf_r>:
 80056b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ba:	b0a1      	sub	sp, #132	; 0x84
 80056bc:	9003      	str	r0, [sp, #12]
 80056be:	001d      	movs	r5, r3
 80056c0:	898b      	ldrh	r3, [r1, #12]
 80056c2:	000f      	movs	r7, r1
 80056c4:	0016      	movs	r6, r2
 80056c6:	061b      	lsls	r3, r3, #24
 80056c8:	d511      	bpl.n	80056ee <_svfiprintf_r+0x36>
 80056ca:	690b      	ldr	r3, [r1, #16]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10e      	bne.n	80056ee <_svfiprintf_r+0x36>
 80056d0:	2140      	movs	r1, #64	; 0x40
 80056d2:	f000 fb07 	bl	8005ce4 <_malloc_r>
 80056d6:	6038      	str	r0, [r7, #0]
 80056d8:	6138      	str	r0, [r7, #16]
 80056da:	2800      	cmp	r0, #0
 80056dc:	d105      	bne.n	80056ea <_svfiprintf_r+0x32>
 80056de:	230c      	movs	r3, #12
 80056e0:	9a03      	ldr	r2, [sp, #12]
 80056e2:	3801      	subs	r0, #1
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	b021      	add	sp, #132	; 0x84
 80056e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056ea:	2340      	movs	r3, #64	; 0x40
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	2300      	movs	r3, #0
 80056f0:	ac08      	add	r4, sp, #32
 80056f2:	6163      	str	r3, [r4, #20]
 80056f4:	3320      	adds	r3, #32
 80056f6:	7663      	strb	r3, [r4, #25]
 80056f8:	3310      	adds	r3, #16
 80056fa:	76a3      	strb	r3, [r4, #26]
 80056fc:	9507      	str	r5, [sp, #28]
 80056fe:	0035      	movs	r5, r6
 8005700:	782b      	ldrb	r3, [r5, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <_svfiprintf_r+0x52>
 8005706:	2b25      	cmp	r3, #37	; 0x25
 8005708:	d147      	bne.n	800579a <_svfiprintf_r+0xe2>
 800570a:	1bab      	subs	r3, r5, r6
 800570c:	9305      	str	r3, [sp, #20]
 800570e:	42b5      	cmp	r5, r6
 8005710:	d00c      	beq.n	800572c <_svfiprintf_r+0x74>
 8005712:	0032      	movs	r2, r6
 8005714:	0039      	movs	r1, r7
 8005716:	9803      	ldr	r0, [sp, #12]
 8005718:	f7ff ff6c 	bl	80055f4 <__ssputs_r>
 800571c:	1c43      	adds	r3, r0, #1
 800571e:	d100      	bne.n	8005722 <_svfiprintf_r+0x6a>
 8005720:	e0ae      	b.n	8005880 <_svfiprintf_r+0x1c8>
 8005722:	6962      	ldr	r2, [r4, #20]
 8005724:	9b05      	ldr	r3, [sp, #20]
 8005726:	4694      	mov	ip, r2
 8005728:	4463      	add	r3, ip
 800572a:	6163      	str	r3, [r4, #20]
 800572c:	782b      	ldrb	r3, [r5, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d100      	bne.n	8005734 <_svfiprintf_r+0x7c>
 8005732:	e0a5      	b.n	8005880 <_svfiprintf_r+0x1c8>
 8005734:	2201      	movs	r2, #1
 8005736:	2300      	movs	r3, #0
 8005738:	4252      	negs	r2, r2
 800573a:	6062      	str	r2, [r4, #4]
 800573c:	a904      	add	r1, sp, #16
 800573e:	3254      	adds	r2, #84	; 0x54
 8005740:	1852      	adds	r2, r2, r1
 8005742:	1c6e      	adds	r6, r5, #1
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	60e3      	str	r3, [r4, #12]
 8005748:	60a3      	str	r3, [r4, #8]
 800574a:	7013      	strb	r3, [r2, #0]
 800574c:	65a3      	str	r3, [r4, #88]	; 0x58
 800574e:	2205      	movs	r2, #5
 8005750:	7831      	ldrb	r1, [r6, #0]
 8005752:	4854      	ldr	r0, [pc, #336]	; (80058a4 <_svfiprintf_r+0x1ec>)
 8005754:	f000 fa32 	bl	8005bbc <memchr>
 8005758:	1c75      	adds	r5, r6, #1
 800575a:	2800      	cmp	r0, #0
 800575c:	d11f      	bne.n	800579e <_svfiprintf_r+0xe6>
 800575e:	6822      	ldr	r2, [r4, #0]
 8005760:	06d3      	lsls	r3, r2, #27
 8005762:	d504      	bpl.n	800576e <_svfiprintf_r+0xb6>
 8005764:	2353      	movs	r3, #83	; 0x53
 8005766:	a904      	add	r1, sp, #16
 8005768:	185b      	adds	r3, r3, r1
 800576a:	2120      	movs	r1, #32
 800576c:	7019      	strb	r1, [r3, #0]
 800576e:	0713      	lsls	r3, r2, #28
 8005770:	d504      	bpl.n	800577c <_svfiprintf_r+0xc4>
 8005772:	2353      	movs	r3, #83	; 0x53
 8005774:	a904      	add	r1, sp, #16
 8005776:	185b      	adds	r3, r3, r1
 8005778:	212b      	movs	r1, #43	; 0x2b
 800577a:	7019      	strb	r1, [r3, #0]
 800577c:	7833      	ldrb	r3, [r6, #0]
 800577e:	2b2a      	cmp	r3, #42	; 0x2a
 8005780:	d016      	beq.n	80057b0 <_svfiprintf_r+0xf8>
 8005782:	0035      	movs	r5, r6
 8005784:	2100      	movs	r1, #0
 8005786:	200a      	movs	r0, #10
 8005788:	68e3      	ldr	r3, [r4, #12]
 800578a:	782a      	ldrb	r2, [r5, #0]
 800578c:	1c6e      	adds	r6, r5, #1
 800578e:	3a30      	subs	r2, #48	; 0x30
 8005790:	2a09      	cmp	r2, #9
 8005792:	d94e      	bls.n	8005832 <_svfiprintf_r+0x17a>
 8005794:	2900      	cmp	r1, #0
 8005796:	d111      	bne.n	80057bc <_svfiprintf_r+0x104>
 8005798:	e017      	b.n	80057ca <_svfiprintf_r+0x112>
 800579a:	3501      	adds	r5, #1
 800579c:	e7b0      	b.n	8005700 <_svfiprintf_r+0x48>
 800579e:	4b41      	ldr	r3, [pc, #260]	; (80058a4 <_svfiprintf_r+0x1ec>)
 80057a0:	6822      	ldr	r2, [r4, #0]
 80057a2:	1ac0      	subs	r0, r0, r3
 80057a4:	2301      	movs	r3, #1
 80057a6:	4083      	lsls	r3, r0
 80057a8:	4313      	orrs	r3, r2
 80057aa:	002e      	movs	r6, r5
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	e7ce      	b.n	800574e <_svfiprintf_r+0x96>
 80057b0:	9b07      	ldr	r3, [sp, #28]
 80057b2:	1d19      	adds	r1, r3, #4
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	9107      	str	r1, [sp, #28]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	db01      	blt.n	80057c0 <_svfiprintf_r+0x108>
 80057bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80057be:	e004      	b.n	80057ca <_svfiprintf_r+0x112>
 80057c0:	425b      	negs	r3, r3
 80057c2:	60e3      	str	r3, [r4, #12]
 80057c4:	2302      	movs	r3, #2
 80057c6:	4313      	orrs	r3, r2
 80057c8:	6023      	str	r3, [r4, #0]
 80057ca:	782b      	ldrb	r3, [r5, #0]
 80057cc:	2b2e      	cmp	r3, #46	; 0x2e
 80057ce:	d10a      	bne.n	80057e6 <_svfiprintf_r+0x12e>
 80057d0:	786b      	ldrb	r3, [r5, #1]
 80057d2:	2b2a      	cmp	r3, #42	; 0x2a
 80057d4:	d135      	bne.n	8005842 <_svfiprintf_r+0x18a>
 80057d6:	9b07      	ldr	r3, [sp, #28]
 80057d8:	3502      	adds	r5, #2
 80057da:	1d1a      	adds	r2, r3, #4
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	9207      	str	r2, [sp, #28]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	db2b      	blt.n	800583c <_svfiprintf_r+0x184>
 80057e4:	9309      	str	r3, [sp, #36]	; 0x24
 80057e6:	4e30      	ldr	r6, [pc, #192]	; (80058a8 <_svfiprintf_r+0x1f0>)
 80057e8:	2203      	movs	r2, #3
 80057ea:	0030      	movs	r0, r6
 80057ec:	7829      	ldrb	r1, [r5, #0]
 80057ee:	f000 f9e5 	bl	8005bbc <memchr>
 80057f2:	2800      	cmp	r0, #0
 80057f4:	d006      	beq.n	8005804 <_svfiprintf_r+0x14c>
 80057f6:	2340      	movs	r3, #64	; 0x40
 80057f8:	1b80      	subs	r0, r0, r6
 80057fa:	4083      	lsls	r3, r0
 80057fc:	6822      	ldr	r2, [r4, #0]
 80057fe:	3501      	adds	r5, #1
 8005800:	4313      	orrs	r3, r2
 8005802:	6023      	str	r3, [r4, #0]
 8005804:	7829      	ldrb	r1, [r5, #0]
 8005806:	2206      	movs	r2, #6
 8005808:	4828      	ldr	r0, [pc, #160]	; (80058ac <_svfiprintf_r+0x1f4>)
 800580a:	1c6e      	adds	r6, r5, #1
 800580c:	7621      	strb	r1, [r4, #24]
 800580e:	f000 f9d5 	bl	8005bbc <memchr>
 8005812:	2800      	cmp	r0, #0
 8005814:	d03c      	beq.n	8005890 <_svfiprintf_r+0x1d8>
 8005816:	4b26      	ldr	r3, [pc, #152]	; (80058b0 <_svfiprintf_r+0x1f8>)
 8005818:	2b00      	cmp	r3, #0
 800581a:	d125      	bne.n	8005868 <_svfiprintf_r+0x1b0>
 800581c:	2207      	movs	r2, #7
 800581e:	9b07      	ldr	r3, [sp, #28]
 8005820:	3307      	adds	r3, #7
 8005822:	4393      	bics	r3, r2
 8005824:	3308      	adds	r3, #8
 8005826:	9307      	str	r3, [sp, #28]
 8005828:	6963      	ldr	r3, [r4, #20]
 800582a:	9a04      	ldr	r2, [sp, #16]
 800582c:	189b      	adds	r3, r3, r2
 800582e:	6163      	str	r3, [r4, #20]
 8005830:	e765      	b.n	80056fe <_svfiprintf_r+0x46>
 8005832:	4343      	muls	r3, r0
 8005834:	0035      	movs	r5, r6
 8005836:	2101      	movs	r1, #1
 8005838:	189b      	adds	r3, r3, r2
 800583a:	e7a6      	b.n	800578a <_svfiprintf_r+0xd2>
 800583c:	2301      	movs	r3, #1
 800583e:	425b      	negs	r3, r3
 8005840:	e7d0      	b.n	80057e4 <_svfiprintf_r+0x12c>
 8005842:	2300      	movs	r3, #0
 8005844:	200a      	movs	r0, #10
 8005846:	001a      	movs	r2, r3
 8005848:	3501      	adds	r5, #1
 800584a:	6063      	str	r3, [r4, #4]
 800584c:	7829      	ldrb	r1, [r5, #0]
 800584e:	1c6e      	adds	r6, r5, #1
 8005850:	3930      	subs	r1, #48	; 0x30
 8005852:	2909      	cmp	r1, #9
 8005854:	d903      	bls.n	800585e <_svfiprintf_r+0x1a6>
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0c5      	beq.n	80057e6 <_svfiprintf_r+0x12e>
 800585a:	9209      	str	r2, [sp, #36]	; 0x24
 800585c:	e7c3      	b.n	80057e6 <_svfiprintf_r+0x12e>
 800585e:	4342      	muls	r2, r0
 8005860:	0035      	movs	r5, r6
 8005862:	2301      	movs	r3, #1
 8005864:	1852      	adds	r2, r2, r1
 8005866:	e7f1      	b.n	800584c <_svfiprintf_r+0x194>
 8005868:	ab07      	add	r3, sp, #28
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	003a      	movs	r2, r7
 800586e:	0021      	movs	r1, r4
 8005870:	4b10      	ldr	r3, [pc, #64]	; (80058b4 <_svfiprintf_r+0x1fc>)
 8005872:	9803      	ldr	r0, [sp, #12]
 8005874:	e000      	b.n	8005878 <_svfiprintf_r+0x1c0>
 8005876:	bf00      	nop
 8005878:	9004      	str	r0, [sp, #16]
 800587a:	9b04      	ldr	r3, [sp, #16]
 800587c:	3301      	adds	r3, #1
 800587e:	d1d3      	bne.n	8005828 <_svfiprintf_r+0x170>
 8005880:	89bb      	ldrh	r3, [r7, #12]
 8005882:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005884:	065b      	lsls	r3, r3, #25
 8005886:	d400      	bmi.n	800588a <_svfiprintf_r+0x1d2>
 8005888:	e72d      	b.n	80056e6 <_svfiprintf_r+0x2e>
 800588a:	2001      	movs	r0, #1
 800588c:	4240      	negs	r0, r0
 800588e:	e72a      	b.n	80056e6 <_svfiprintf_r+0x2e>
 8005890:	ab07      	add	r3, sp, #28
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	003a      	movs	r2, r7
 8005896:	0021      	movs	r1, r4
 8005898:	4b06      	ldr	r3, [pc, #24]	; (80058b4 <_svfiprintf_r+0x1fc>)
 800589a:	9803      	ldr	r0, [sp, #12]
 800589c:	f000 f87c 	bl	8005998 <_printf_i>
 80058a0:	e7ea      	b.n	8005878 <_svfiprintf_r+0x1c0>
 80058a2:	46c0      	nop			; (mov r8, r8)
 80058a4:	08005fac 	.word	0x08005fac
 80058a8:	08005fb2 	.word	0x08005fb2
 80058ac:	08005fb6 	.word	0x08005fb6
 80058b0:	00000000 	.word	0x00000000
 80058b4:	080055f5 	.word	0x080055f5

080058b8 <_printf_common>:
 80058b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058ba:	0015      	movs	r5, r2
 80058bc:	9301      	str	r3, [sp, #4]
 80058be:	688a      	ldr	r2, [r1, #8]
 80058c0:	690b      	ldr	r3, [r1, #16]
 80058c2:	000c      	movs	r4, r1
 80058c4:	9000      	str	r0, [sp, #0]
 80058c6:	4293      	cmp	r3, r2
 80058c8:	da00      	bge.n	80058cc <_printf_common+0x14>
 80058ca:	0013      	movs	r3, r2
 80058cc:	0022      	movs	r2, r4
 80058ce:	602b      	str	r3, [r5, #0]
 80058d0:	3243      	adds	r2, #67	; 0x43
 80058d2:	7812      	ldrb	r2, [r2, #0]
 80058d4:	2a00      	cmp	r2, #0
 80058d6:	d001      	beq.n	80058dc <_printf_common+0x24>
 80058d8:	3301      	adds	r3, #1
 80058da:	602b      	str	r3, [r5, #0]
 80058dc:	6823      	ldr	r3, [r4, #0]
 80058de:	069b      	lsls	r3, r3, #26
 80058e0:	d502      	bpl.n	80058e8 <_printf_common+0x30>
 80058e2:	682b      	ldr	r3, [r5, #0]
 80058e4:	3302      	adds	r3, #2
 80058e6:	602b      	str	r3, [r5, #0]
 80058e8:	6822      	ldr	r2, [r4, #0]
 80058ea:	2306      	movs	r3, #6
 80058ec:	0017      	movs	r7, r2
 80058ee:	401f      	ands	r7, r3
 80058f0:	421a      	tst	r2, r3
 80058f2:	d027      	beq.n	8005944 <_printf_common+0x8c>
 80058f4:	0023      	movs	r3, r4
 80058f6:	3343      	adds	r3, #67	; 0x43
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	1e5a      	subs	r2, r3, #1
 80058fc:	4193      	sbcs	r3, r2
 80058fe:	6822      	ldr	r2, [r4, #0]
 8005900:	0692      	lsls	r2, r2, #26
 8005902:	d430      	bmi.n	8005966 <_printf_common+0xae>
 8005904:	0022      	movs	r2, r4
 8005906:	9901      	ldr	r1, [sp, #4]
 8005908:	9800      	ldr	r0, [sp, #0]
 800590a:	9e08      	ldr	r6, [sp, #32]
 800590c:	3243      	adds	r2, #67	; 0x43
 800590e:	47b0      	blx	r6
 8005910:	1c43      	adds	r3, r0, #1
 8005912:	d025      	beq.n	8005960 <_printf_common+0xa8>
 8005914:	2306      	movs	r3, #6
 8005916:	6820      	ldr	r0, [r4, #0]
 8005918:	682a      	ldr	r2, [r5, #0]
 800591a:	68e1      	ldr	r1, [r4, #12]
 800591c:	2500      	movs	r5, #0
 800591e:	4003      	ands	r3, r0
 8005920:	2b04      	cmp	r3, #4
 8005922:	d103      	bne.n	800592c <_printf_common+0x74>
 8005924:	1a8d      	subs	r5, r1, r2
 8005926:	43eb      	mvns	r3, r5
 8005928:	17db      	asrs	r3, r3, #31
 800592a:	401d      	ands	r5, r3
 800592c:	68a3      	ldr	r3, [r4, #8]
 800592e:	6922      	ldr	r2, [r4, #16]
 8005930:	4293      	cmp	r3, r2
 8005932:	dd01      	ble.n	8005938 <_printf_common+0x80>
 8005934:	1a9b      	subs	r3, r3, r2
 8005936:	18ed      	adds	r5, r5, r3
 8005938:	2700      	movs	r7, #0
 800593a:	42bd      	cmp	r5, r7
 800593c:	d120      	bne.n	8005980 <_printf_common+0xc8>
 800593e:	2000      	movs	r0, #0
 8005940:	e010      	b.n	8005964 <_printf_common+0xac>
 8005942:	3701      	adds	r7, #1
 8005944:	68e3      	ldr	r3, [r4, #12]
 8005946:	682a      	ldr	r2, [r5, #0]
 8005948:	1a9b      	subs	r3, r3, r2
 800594a:	42bb      	cmp	r3, r7
 800594c:	ddd2      	ble.n	80058f4 <_printf_common+0x3c>
 800594e:	0022      	movs	r2, r4
 8005950:	2301      	movs	r3, #1
 8005952:	9901      	ldr	r1, [sp, #4]
 8005954:	9800      	ldr	r0, [sp, #0]
 8005956:	9e08      	ldr	r6, [sp, #32]
 8005958:	3219      	adds	r2, #25
 800595a:	47b0      	blx	r6
 800595c:	1c43      	adds	r3, r0, #1
 800595e:	d1f0      	bne.n	8005942 <_printf_common+0x8a>
 8005960:	2001      	movs	r0, #1
 8005962:	4240      	negs	r0, r0
 8005964:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005966:	2030      	movs	r0, #48	; 0x30
 8005968:	18e1      	adds	r1, r4, r3
 800596a:	3143      	adds	r1, #67	; 0x43
 800596c:	7008      	strb	r0, [r1, #0]
 800596e:	0021      	movs	r1, r4
 8005970:	1c5a      	adds	r2, r3, #1
 8005972:	3145      	adds	r1, #69	; 0x45
 8005974:	7809      	ldrb	r1, [r1, #0]
 8005976:	18a2      	adds	r2, r4, r2
 8005978:	3243      	adds	r2, #67	; 0x43
 800597a:	3302      	adds	r3, #2
 800597c:	7011      	strb	r1, [r2, #0]
 800597e:	e7c1      	b.n	8005904 <_printf_common+0x4c>
 8005980:	0022      	movs	r2, r4
 8005982:	2301      	movs	r3, #1
 8005984:	9901      	ldr	r1, [sp, #4]
 8005986:	9800      	ldr	r0, [sp, #0]
 8005988:	9e08      	ldr	r6, [sp, #32]
 800598a:	321a      	adds	r2, #26
 800598c:	47b0      	blx	r6
 800598e:	1c43      	adds	r3, r0, #1
 8005990:	d0e6      	beq.n	8005960 <_printf_common+0xa8>
 8005992:	3701      	adds	r7, #1
 8005994:	e7d1      	b.n	800593a <_printf_common+0x82>
	...

08005998 <_printf_i>:
 8005998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800599a:	b08b      	sub	sp, #44	; 0x2c
 800599c:	9206      	str	r2, [sp, #24]
 800599e:	000a      	movs	r2, r1
 80059a0:	3243      	adds	r2, #67	; 0x43
 80059a2:	9307      	str	r3, [sp, #28]
 80059a4:	9005      	str	r0, [sp, #20]
 80059a6:	9204      	str	r2, [sp, #16]
 80059a8:	7e0a      	ldrb	r2, [r1, #24]
 80059aa:	000c      	movs	r4, r1
 80059ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80059ae:	2a78      	cmp	r2, #120	; 0x78
 80059b0:	d807      	bhi.n	80059c2 <_printf_i+0x2a>
 80059b2:	2a62      	cmp	r2, #98	; 0x62
 80059b4:	d809      	bhi.n	80059ca <_printf_i+0x32>
 80059b6:	2a00      	cmp	r2, #0
 80059b8:	d100      	bne.n	80059bc <_printf_i+0x24>
 80059ba:	e0c1      	b.n	8005b40 <_printf_i+0x1a8>
 80059bc:	2a58      	cmp	r2, #88	; 0x58
 80059be:	d100      	bne.n	80059c2 <_printf_i+0x2a>
 80059c0:	e08c      	b.n	8005adc <_printf_i+0x144>
 80059c2:	0026      	movs	r6, r4
 80059c4:	3642      	adds	r6, #66	; 0x42
 80059c6:	7032      	strb	r2, [r6, #0]
 80059c8:	e022      	b.n	8005a10 <_printf_i+0x78>
 80059ca:	0010      	movs	r0, r2
 80059cc:	3863      	subs	r0, #99	; 0x63
 80059ce:	2815      	cmp	r0, #21
 80059d0:	d8f7      	bhi.n	80059c2 <_printf_i+0x2a>
 80059d2:	f7fa fb99 	bl	8000108 <__gnu_thumb1_case_shi>
 80059d6:	0016      	.short	0x0016
 80059d8:	fff6001f 	.word	0xfff6001f
 80059dc:	fff6fff6 	.word	0xfff6fff6
 80059e0:	001ffff6 	.word	0x001ffff6
 80059e4:	fff6fff6 	.word	0xfff6fff6
 80059e8:	fff6fff6 	.word	0xfff6fff6
 80059ec:	003600a8 	.word	0x003600a8
 80059f0:	fff6009a 	.word	0xfff6009a
 80059f4:	00b9fff6 	.word	0x00b9fff6
 80059f8:	0036fff6 	.word	0x0036fff6
 80059fc:	fff6fff6 	.word	0xfff6fff6
 8005a00:	009e      	.short	0x009e
 8005a02:	0026      	movs	r6, r4
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	3642      	adds	r6, #66	; 0x42
 8005a08:	1d11      	adds	r1, r2, #4
 8005a0a:	6019      	str	r1, [r3, #0]
 8005a0c:	6813      	ldr	r3, [r2, #0]
 8005a0e:	7033      	strb	r3, [r6, #0]
 8005a10:	2301      	movs	r3, #1
 8005a12:	e0a7      	b.n	8005b64 <_printf_i+0x1cc>
 8005a14:	6808      	ldr	r0, [r1, #0]
 8005a16:	6819      	ldr	r1, [r3, #0]
 8005a18:	1d0a      	adds	r2, r1, #4
 8005a1a:	0605      	lsls	r5, r0, #24
 8005a1c:	d50b      	bpl.n	8005a36 <_printf_i+0x9e>
 8005a1e:	680d      	ldr	r5, [r1, #0]
 8005a20:	601a      	str	r2, [r3, #0]
 8005a22:	2d00      	cmp	r5, #0
 8005a24:	da03      	bge.n	8005a2e <_printf_i+0x96>
 8005a26:	232d      	movs	r3, #45	; 0x2d
 8005a28:	9a04      	ldr	r2, [sp, #16]
 8005a2a:	426d      	negs	r5, r5
 8005a2c:	7013      	strb	r3, [r2, #0]
 8005a2e:	4b61      	ldr	r3, [pc, #388]	; (8005bb4 <_printf_i+0x21c>)
 8005a30:	270a      	movs	r7, #10
 8005a32:	9303      	str	r3, [sp, #12]
 8005a34:	e01b      	b.n	8005a6e <_printf_i+0xd6>
 8005a36:	680d      	ldr	r5, [r1, #0]
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	0641      	lsls	r1, r0, #25
 8005a3c:	d5f1      	bpl.n	8005a22 <_printf_i+0x8a>
 8005a3e:	b22d      	sxth	r5, r5
 8005a40:	e7ef      	b.n	8005a22 <_printf_i+0x8a>
 8005a42:	680d      	ldr	r5, [r1, #0]
 8005a44:	6819      	ldr	r1, [r3, #0]
 8005a46:	1d08      	adds	r0, r1, #4
 8005a48:	6018      	str	r0, [r3, #0]
 8005a4a:	062e      	lsls	r6, r5, #24
 8005a4c:	d501      	bpl.n	8005a52 <_printf_i+0xba>
 8005a4e:	680d      	ldr	r5, [r1, #0]
 8005a50:	e003      	b.n	8005a5a <_printf_i+0xc2>
 8005a52:	066d      	lsls	r5, r5, #25
 8005a54:	d5fb      	bpl.n	8005a4e <_printf_i+0xb6>
 8005a56:	680d      	ldr	r5, [r1, #0]
 8005a58:	b2ad      	uxth	r5, r5
 8005a5a:	4b56      	ldr	r3, [pc, #344]	; (8005bb4 <_printf_i+0x21c>)
 8005a5c:	2708      	movs	r7, #8
 8005a5e:	9303      	str	r3, [sp, #12]
 8005a60:	2a6f      	cmp	r2, #111	; 0x6f
 8005a62:	d000      	beq.n	8005a66 <_printf_i+0xce>
 8005a64:	3702      	adds	r7, #2
 8005a66:	0023      	movs	r3, r4
 8005a68:	2200      	movs	r2, #0
 8005a6a:	3343      	adds	r3, #67	; 0x43
 8005a6c:	701a      	strb	r2, [r3, #0]
 8005a6e:	6863      	ldr	r3, [r4, #4]
 8005a70:	60a3      	str	r3, [r4, #8]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	db03      	blt.n	8005a7e <_printf_i+0xe6>
 8005a76:	2204      	movs	r2, #4
 8005a78:	6821      	ldr	r1, [r4, #0]
 8005a7a:	4391      	bics	r1, r2
 8005a7c:	6021      	str	r1, [r4, #0]
 8005a7e:	2d00      	cmp	r5, #0
 8005a80:	d102      	bne.n	8005a88 <_printf_i+0xf0>
 8005a82:	9e04      	ldr	r6, [sp, #16]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00c      	beq.n	8005aa2 <_printf_i+0x10a>
 8005a88:	9e04      	ldr	r6, [sp, #16]
 8005a8a:	0028      	movs	r0, r5
 8005a8c:	0039      	movs	r1, r7
 8005a8e:	f7fa fbcb 	bl	8000228 <__aeabi_uidivmod>
 8005a92:	9b03      	ldr	r3, [sp, #12]
 8005a94:	3e01      	subs	r6, #1
 8005a96:	5c5b      	ldrb	r3, [r3, r1]
 8005a98:	7033      	strb	r3, [r6, #0]
 8005a9a:	002b      	movs	r3, r5
 8005a9c:	0005      	movs	r5, r0
 8005a9e:	429f      	cmp	r7, r3
 8005aa0:	d9f3      	bls.n	8005a8a <_printf_i+0xf2>
 8005aa2:	2f08      	cmp	r7, #8
 8005aa4:	d109      	bne.n	8005aba <_printf_i+0x122>
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	07db      	lsls	r3, r3, #31
 8005aaa:	d506      	bpl.n	8005aba <_printf_i+0x122>
 8005aac:	6863      	ldr	r3, [r4, #4]
 8005aae:	6922      	ldr	r2, [r4, #16]
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	dc02      	bgt.n	8005aba <_printf_i+0x122>
 8005ab4:	2330      	movs	r3, #48	; 0x30
 8005ab6:	3e01      	subs	r6, #1
 8005ab8:	7033      	strb	r3, [r6, #0]
 8005aba:	9b04      	ldr	r3, [sp, #16]
 8005abc:	1b9b      	subs	r3, r3, r6
 8005abe:	6123      	str	r3, [r4, #16]
 8005ac0:	9b07      	ldr	r3, [sp, #28]
 8005ac2:	0021      	movs	r1, r4
 8005ac4:	9300      	str	r3, [sp, #0]
 8005ac6:	9805      	ldr	r0, [sp, #20]
 8005ac8:	9b06      	ldr	r3, [sp, #24]
 8005aca:	aa09      	add	r2, sp, #36	; 0x24
 8005acc:	f7ff fef4 	bl	80058b8 <_printf_common>
 8005ad0:	1c43      	adds	r3, r0, #1
 8005ad2:	d14c      	bne.n	8005b6e <_printf_i+0x1d6>
 8005ad4:	2001      	movs	r0, #1
 8005ad6:	4240      	negs	r0, r0
 8005ad8:	b00b      	add	sp, #44	; 0x2c
 8005ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005adc:	3145      	adds	r1, #69	; 0x45
 8005ade:	700a      	strb	r2, [r1, #0]
 8005ae0:	4a34      	ldr	r2, [pc, #208]	; (8005bb4 <_printf_i+0x21c>)
 8005ae2:	9203      	str	r2, [sp, #12]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	6821      	ldr	r1, [r4, #0]
 8005ae8:	ca20      	ldmia	r2!, {r5}
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	0608      	lsls	r0, r1, #24
 8005aee:	d516      	bpl.n	8005b1e <_printf_i+0x186>
 8005af0:	07cb      	lsls	r3, r1, #31
 8005af2:	d502      	bpl.n	8005afa <_printf_i+0x162>
 8005af4:	2320      	movs	r3, #32
 8005af6:	4319      	orrs	r1, r3
 8005af8:	6021      	str	r1, [r4, #0]
 8005afa:	2710      	movs	r7, #16
 8005afc:	2d00      	cmp	r5, #0
 8005afe:	d1b2      	bne.n	8005a66 <_printf_i+0xce>
 8005b00:	2320      	movs	r3, #32
 8005b02:	6822      	ldr	r2, [r4, #0]
 8005b04:	439a      	bics	r2, r3
 8005b06:	6022      	str	r2, [r4, #0]
 8005b08:	e7ad      	b.n	8005a66 <_printf_i+0xce>
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	6809      	ldr	r1, [r1, #0]
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	6022      	str	r2, [r4, #0]
 8005b12:	0022      	movs	r2, r4
 8005b14:	2178      	movs	r1, #120	; 0x78
 8005b16:	3245      	adds	r2, #69	; 0x45
 8005b18:	7011      	strb	r1, [r2, #0]
 8005b1a:	4a27      	ldr	r2, [pc, #156]	; (8005bb8 <_printf_i+0x220>)
 8005b1c:	e7e1      	b.n	8005ae2 <_printf_i+0x14a>
 8005b1e:	0648      	lsls	r0, r1, #25
 8005b20:	d5e6      	bpl.n	8005af0 <_printf_i+0x158>
 8005b22:	b2ad      	uxth	r5, r5
 8005b24:	e7e4      	b.n	8005af0 <_printf_i+0x158>
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	680d      	ldr	r5, [r1, #0]
 8005b2a:	1d10      	adds	r0, r2, #4
 8005b2c:	6949      	ldr	r1, [r1, #20]
 8005b2e:	6018      	str	r0, [r3, #0]
 8005b30:	6813      	ldr	r3, [r2, #0]
 8005b32:	062e      	lsls	r6, r5, #24
 8005b34:	d501      	bpl.n	8005b3a <_printf_i+0x1a2>
 8005b36:	6019      	str	r1, [r3, #0]
 8005b38:	e002      	b.n	8005b40 <_printf_i+0x1a8>
 8005b3a:	066d      	lsls	r5, r5, #25
 8005b3c:	d5fb      	bpl.n	8005b36 <_printf_i+0x19e>
 8005b3e:	8019      	strh	r1, [r3, #0]
 8005b40:	2300      	movs	r3, #0
 8005b42:	9e04      	ldr	r6, [sp, #16]
 8005b44:	6123      	str	r3, [r4, #16]
 8005b46:	e7bb      	b.n	8005ac0 <_printf_i+0x128>
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	1d11      	adds	r1, r2, #4
 8005b4c:	6019      	str	r1, [r3, #0]
 8005b4e:	6816      	ldr	r6, [r2, #0]
 8005b50:	2100      	movs	r1, #0
 8005b52:	0030      	movs	r0, r6
 8005b54:	6862      	ldr	r2, [r4, #4]
 8005b56:	f000 f831 	bl	8005bbc <memchr>
 8005b5a:	2800      	cmp	r0, #0
 8005b5c:	d001      	beq.n	8005b62 <_printf_i+0x1ca>
 8005b5e:	1b80      	subs	r0, r0, r6
 8005b60:	6060      	str	r0, [r4, #4]
 8005b62:	6863      	ldr	r3, [r4, #4]
 8005b64:	6123      	str	r3, [r4, #16]
 8005b66:	2300      	movs	r3, #0
 8005b68:	9a04      	ldr	r2, [sp, #16]
 8005b6a:	7013      	strb	r3, [r2, #0]
 8005b6c:	e7a8      	b.n	8005ac0 <_printf_i+0x128>
 8005b6e:	6923      	ldr	r3, [r4, #16]
 8005b70:	0032      	movs	r2, r6
 8005b72:	9906      	ldr	r1, [sp, #24]
 8005b74:	9805      	ldr	r0, [sp, #20]
 8005b76:	9d07      	ldr	r5, [sp, #28]
 8005b78:	47a8      	blx	r5
 8005b7a:	1c43      	adds	r3, r0, #1
 8005b7c:	d0aa      	beq.n	8005ad4 <_printf_i+0x13c>
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	079b      	lsls	r3, r3, #30
 8005b82:	d415      	bmi.n	8005bb0 <_printf_i+0x218>
 8005b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b86:	68e0      	ldr	r0, [r4, #12]
 8005b88:	4298      	cmp	r0, r3
 8005b8a:	daa5      	bge.n	8005ad8 <_printf_i+0x140>
 8005b8c:	0018      	movs	r0, r3
 8005b8e:	e7a3      	b.n	8005ad8 <_printf_i+0x140>
 8005b90:	0022      	movs	r2, r4
 8005b92:	2301      	movs	r3, #1
 8005b94:	9906      	ldr	r1, [sp, #24]
 8005b96:	9805      	ldr	r0, [sp, #20]
 8005b98:	9e07      	ldr	r6, [sp, #28]
 8005b9a:	3219      	adds	r2, #25
 8005b9c:	47b0      	blx	r6
 8005b9e:	1c43      	adds	r3, r0, #1
 8005ba0:	d098      	beq.n	8005ad4 <_printf_i+0x13c>
 8005ba2:	3501      	adds	r5, #1
 8005ba4:	68e3      	ldr	r3, [r4, #12]
 8005ba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba8:	1a9b      	subs	r3, r3, r2
 8005baa:	42ab      	cmp	r3, r5
 8005bac:	dcf0      	bgt.n	8005b90 <_printf_i+0x1f8>
 8005bae:	e7e9      	b.n	8005b84 <_printf_i+0x1ec>
 8005bb0:	2500      	movs	r5, #0
 8005bb2:	e7f7      	b.n	8005ba4 <_printf_i+0x20c>
 8005bb4:	08005fbd 	.word	0x08005fbd
 8005bb8:	08005fce 	.word	0x08005fce

08005bbc <memchr>:
 8005bbc:	b2c9      	uxtb	r1, r1
 8005bbe:	1882      	adds	r2, r0, r2
 8005bc0:	4290      	cmp	r0, r2
 8005bc2:	d101      	bne.n	8005bc8 <memchr+0xc>
 8005bc4:	2000      	movs	r0, #0
 8005bc6:	4770      	bx	lr
 8005bc8:	7803      	ldrb	r3, [r0, #0]
 8005bca:	428b      	cmp	r3, r1
 8005bcc:	d0fb      	beq.n	8005bc6 <memchr+0xa>
 8005bce:	3001      	adds	r0, #1
 8005bd0:	e7f6      	b.n	8005bc0 <memchr+0x4>

08005bd2 <memcpy>:
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	b510      	push	{r4, lr}
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d100      	bne.n	8005bdc <memcpy+0xa>
 8005bda:	bd10      	pop	{r4, pc}
 8005bdc:	5ccc      	ldrb	r4, [r1, r3]
 8005bde:	54c4      	strb	r4, [r0, r3]
 8005be0:	3301      	adds	r3, #1
 8005be2:	e7f8      	b.n	8005bd6 <memcpy+0x4>

08005be4 <memmove>:
 8005be4:	b510      	push	{r4, lr}
 8005be6:	4288      	cmp	r0, r1
 8005be8:	d902      	bls.n	8005bf0 <memmove+0xc>
 8005bea:	188b      	adds	r3, r1, r2
 8005bec:	4298      	cmp	r0, r3
 8005bee:	d303      	bcc.n	8005bf8 <memmove+0x14>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	e007      	b.n	8005c04 <memmove+0x20>
 8005bf4:	5c8b      	ldrb	r3, [r1, r2]
 8005bf6:	5483      	strb	r3, [r0, r2]
 8005bf8:	3a01      	subs	r2, #1
 8005bfa:	d2fb      	bcs.n	8005bf4 <memmove+0x10>
 8005bfc:	bd10      	pop	{r4, pc}
 8005bfe:	5ccc      	ldrb	r4, [r1, r3]
 8005c00:	54c4      	strb	r4, [r0, r3]
 8005c02:	3301      	adds	r3, #1
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d1fa      	bne.n	8005bfe <memmove+0x1a>
 8005c08:	e7f8      	b.n	8005bfc <memmove+0x18>
	...

08005c0c <_free_r>:
 8005c0c:	b570      	push	{r4, r5, r6, lr}
 8005c0e:	0005      	movs	r5, r0
 8005c10:	2900      	cmp	r1, #0
 8005c12:	d010      	beq.n	8005c36 <_free_r+0x2a>
 8005c14:	1f0c      	subs	r4, r1, #4
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	da00      	bge.n	8005c1e <_free_r+0x12>
 8005c1c:	18e4      	adds	r4, r4, r3
 8005c1e:	0028      	movs	r0, r5
 8005c20:	f000 f918 	bl	8005e54 <__malloc_lock>
 8005c24:	4a1d      	ldr	r2, [pc, #116]	; (8005c9c <_free_r+0x90>)
 8005c26:	6813      	ldr	r3, [r2, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d105      	bne.n	8005c38 <_free_r+0x2c>
 8005c2c:	6063      	str	r3, [r4, #4]
 8005c2e:	6014      	str	r4, [r2, #0]
 8005c30:	0028      	movs	r0, r5
 8005c32:	f000 f917 	bl	8005e64 <__malloc_unlock>
 8005c36:	bd70      	pop	{r4, r5, r6, pc}
 8005c38:	42a3      	cmp	r3, r4
 8005c3a:	d908      	bls.n	8005c4e <_free_r+0x42>
 8005c3c:	6821      	ldr	r1, [r4, #0]
 8005c3e:	1860      	adds	r0, r4, r1
 8005c40:	4283      	cmp	r3, r0
 8005c42:	d1f3      	bne.n	8005c2c <_free_r+0x20>
 8005c44:	6818      	ldr	r0, [r3, #0]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	1841      	adds	r1, r0, r1
 8005c4a:	6021      	str	r1, [r4, #0]
 8005c4c:	e7ee      	b.n	8005c2c <_free_r+0x20>
 8005c4e:	001a      	movs	r2, r3
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d001      	beq.n	8005c5a <_free_r+0x4e>
 8005c56:	42a3      	cmp	r3, r4
 8005c58:	d9f9      	bls.n	8005c4e <_free_r+0x42>
 8005c5a:	6811      	ldr	r1, [r2, #0]
 8005c5c:	1850      	adds	r0, r2, r1
 8005c5e:	42a0      	cmp	r0, r4
 8005c60:	d10b      	bne.n	8005c7a <_free_r+0x6e>
 8005c62:	6820      	ldr	r0, [r4, #0]
 8005c64:	1809      	adds	r1, r1, r0
 8005c66:	1850      	adds	r0, r2, r1
 8005c68:	6011      	str	r1, [r2, #0]
 8005c6a:	4283      	cmp	r3, r0
 8005c6c:	d1e0      	bne.n	8005c30 <_free_r+0x24>
 8005c6e:	6818      	ldr	r0, [r3, #0]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	1841      	adds	r1, r0, r1
 8005c74:	6011      	str	r1, [r2, #0]
 8005c76:	6053      	str	r3, [r2, #4]
 8005c78:	e7da      	b.n	8005c30 <_free_r+0x24>
 8005c7a:	42a0      	cmp	r0, r4
 8005c7c:	d902      	bls.n	8005c84 <_free_r+0x78>
 8005c7e:	230c      	movs	r3, #12
 8005c80:	602b      	str	r3, [r5, #0]
 8005c82:	e7d5      	b.n	8005c30 <_free_r+0x24>
 8005c84:	6821      	ldr	r1, [r4, #0]
 8005c86:	1860      	adds	r0, r4, r1
 8005c88:	4283      	cmp	r3, r0
 8005c8a:	d103      	bne.n	8005c94 <_free_r+0x88>
 8005c8c:	6818      	ldr	r0, [r3, #0]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	1841      	adds	r1, r0, r1
 8005c92:	6021      	str	r1, [r4, #0]
 8005c94:	6063      	str	r3, [r4, #4]
 8005c96:	6054      	str	r4, [r2, #4]
 8005c98:	e7ca      	b.n	8005c30 <_free_r+0x24>
 8005c9a:	46c0      	nop			; (mov r8, r8)
 8005c9c:	200001cc 	.word	0x200001cc

08005ca0 <sbrk_aligned>:
 8005ca0:	b570      	push	{r4, r5, r6, lr}
 8005ca2:	4e0f      	ldr	r6, [pc, #60]	; (8005ce0 <sbrk_aligned+0x40>)
 8005ca4:	000d      	movs	r5, r1
 8005ca6:	6831      	ldr	r1, [r6, #0]
 8005ca8:	0004      	movs	r4, r0
 8005caa:	2900      	cmp	r1, #0
 8005cac:	d102      	bne.n	8005cb4 <sbrk_aligned+0x14>
 8005cae:	f000 f8bf 	bl	8005e30 <_sbrk_r>
 8005cb2:	6030      	str	r0, [r6, #0]
 8005cb4:	0029      	movs	r1, r5
 8005cb6:	0020      	movs	r0, r4
 8005cb8:	f000 f8ba 	bl	8005e30 <_sbrk_r>
 8005cbc:	1c43      	adds	r3, r0, #1
 8005cbe:	d00a      	beq.n	8005cd6 <sbrk_aligned+0x36>
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	1cc5      	adds	r5, r0, #3
 8005cc4:	439d      	bics	r5, r3
 8005cc6:	42a8      	cmp	r0, r5
 8005cc8:	d007      	beq.n	8005cda <sbrk_aligned+0x3a>
 8005cca:	1a29      	subs	r1, r5, r0
 8005ccc:	0020      	movs	r0, r4
 8005cce:	f000 f8af 	bl	8005e30 <_sbrk_r>
 8005cd2:	1c43      	adds	r3, r0, #1
 8005cd4:	d101      	bne.n	8005cda <sbrk_aligned+0x3a>
 8005cd6:	2501      	movs	r5, #1
 8005cd8:	426d      	negs	r5, r5
 8005cda:	0028      	movs	r0, r5
 8005cdc:	bd70      	pop	{r4, r5, r6, pc}
 8005cde:	46c0      	nop			; (mov r8, r8)
 8005ce0:	200001d0 	.word	0x200001d0

08005ce4 <_malloc_r>:
 8005ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ce6:	2203      	movs	r2, #3
 8005ce8:	1ccb      	adds	r3, r1, #3
 8005cea:	4393      	bics	r3, r2
 8005cec:	3308      	adds	r3, #8
 8005cee:	0006      	movs	r6, r0
 8005cf0:	001f      	movs	r7, r3
 8005cf2:	2b0c      	cmp	r3, #12
 8005cf4:	d232      	bcs.n	8005d5c <_malloc_r+0x78>
 8005cf6:	270c      	movs	r7, #12
 8005cf8:	42b9      	cmp	r1, r7
 8005cfa:	d831      	bhi.n	8005d60 <_malloc_r+0x7c>
 8005cfc:	0030      	movs	r0, r6
 8005cfe:	f000 f8a9 	bl	8005e54 <__malloc_lock>
 8005d02:	4d32      	ldr	r5, [pc, #200]	; (8005dcc <_malloc_r+0xe8>)
 8005d04:	682b      	ldr	r3, [r5, #0]
 8005d06:	001c      	movs	r4, r3
 8005d08:	2c00      	cmp	r4, #0
 8005d0a:	d12e      	bne.n	8005d6a <_malloc_r+0x86>
 8005d0c:	0039      	movs	r1, r7
 8005d0e:	0030      	movs	r0, r6
 8005d10:	f7ff ffc6 	bl	8005ca0 <sbrk_aligned>
 8005d14:	0004      	movs	r4, r0
 8005d16:	1c43      	adds	r3, r0, #1
 8005d18:	d11e      	bne.n	8005d58 <_malloc_r+0x74>
 8005d1a:	682c      	ldr	r4, [r5, #0]
 8005d1c:	0025      	movs	r5, r4
 8005d1e:	2d00      	cmp	r5, #0
 8005d20:	d14a      	bne.n	8005db8 <_malloc_r+0xd4>
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	0029      	movs	r1, r5
 8005d26:	18e3      	adds	r3, r4, r3
 8005d28:	0030      	movs	r0, r6
 8005d2a:	9301      	str	r3, [sp, #4]
 8005d2c:	f000 f880 	bl	8005e30 <_sbrk_r>
 8005d30:	9b01      	ldr	r3, [sp, #4]
 8005d32:	4283      	cmp	r3, r0
 8005d34:	d143      	bne.n	8005dbe <_malloc_r+0xda>
 8005d36:	6823      	ldr	r3, [r4, #0]
 8005d38:	3703      	adds	r7, #3
 8005d3a:	1aff      	subs	r7, r7, r3
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	439f      	bics	r7, r3
 8005d40:	3708      	adds	r7, #8
 8005d42:	2f0c      	cmp	r7, #12
 8005d44:	d200      	bcs.n	8005d48 <_malloc_r+0x64>
 8005d46:	270c      	movs	r7, #12
 8005d48:	0039      	movs	r1, r7
 8005d4a:	0030      	movs	r0, r6
 8005d4c:	f7ff ffa8 	bl	8005ca0 <sbrk_aligned>
 8005d50:	1c43      	adds	r3, r0, #1
 8005d52:	d034      	beq.n	8005dbe <_malloc_r+0xda>
 8005d54:	6823      	ldr	r3, [r4, #0]
 8005d56:	19df      	adds	r7, r3, r7
 8005d58:	6027      	str	r7, [r4, #0]
 8005d5a:	e013      	b.n	8005d84 <_malloc_r+0xa0>
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	dacb      	bge.n	8005cf8 <_malloc_r+0x14>
 8005d60:	230c      	movs	r3, #12
 8005d62:	2500      	movs	r5, #0
 8005d64:	6033      	str	r3, [r6, #0]
 8005d66:	0028      	movs	r0, r5
 8005d68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d6a:	6822      	ldr	r2, [r4, #0]
 8005d6c:	1bd1      	subs	r1, r2, r7
 8005d6e:	d420      	bmi.n	8005db2 <_malloc_r+0xce>
 8005d70:	290b      	cmp	r1, #11
 8005d72:	d917      	bls.n	8005da4 <_malloc_r+0xc0>
 8005d74:	19e2      	adds	r2, r4, r7
 8005d76:	6027      	str	r7, [r4, #0]
 8005d78:	42a3      	cmp	r3, r4
 8005d7a:	d111      	bne.n	8005da0 <_malloc_r+0xbc>
 8005d7c:	602a      	str	r2, [r5, #0]
 8005d7e:	6863      	ldr	r3, [r4, #4]
 8005d80:	6011      	str	r1, [r2, #0]
 8005d82:	6053      	str	r3, [r2, #4]
 8005d84:	0030      	movs	r0, r6
 8005d86:	0025      	movs	r5, r4
 8005d88:	f000 f86c 	bl	8005e64 <__malloc_unlock>
 8005d8c:	2207      	movs	r2, #7
 8005d8e:	350b      	adds	r5, #11
 8005d90:	1d23      	adds	r3, r4, #4
 8005d92:	4395      	bics	r5, r2
 8005d94:	1aea      	subs	r2, r5, r3
 8005d96:	429d      	cmp	r5, r3
 8005d98:	d0e5      	beq.n	8005d66 <_malloc_r+0x82>
 8005d9a:	1b5b      	subs	r3, r3, r5
 8005d9c:	50a3      	str	r3, [r4, r2]
 8005d9e:	e7e2      	b.n	8005d66 <_malloc_r+0x82>
 8005da0:	605a      	str	r2, [r3, #4]
 8005da2:	e7ec      	b.n	8005d7e <_malloc_r+0x9a>
 8005da4:	6862      	ldr	r2, [r4, #4]
 8005da6:	42a3      	cmp	r3, r4
 8005da8:	d101      	bne.n	8005dae <_malloc_r+0xca>
 8005daa:	602a      	str	r2, [r5, #0]
 8005dac:	e7ea      	b.n	8005d84 <_malloc_r+0xa0>
 8005dae:	605a      	str	r2, [r3, #4]
 8005db0:	e7e8      	b.n	8005d84 <_malloc_r+0xa0>
 8005db2:	0023      	movs	r3, r4
 8005db4:	6864      	ldr	r4, [r4, #4]
 8005db6:	e7a7      	b.n	8005d08 <_malloc_r+0x24>
 8005db8:	002c      	movs	r4, r5
 8005dba:	686d      	ldr	r5, [r5, #4]
 8005dbc:	e7af      	b.n	8005d1e <_malloc_r+0x3a>
 8005dbe:	230c      	movs	r3, #12
 8005dc0:	0030      	movs	r0, r6
 8005dc2:	6033      	str	r3, [r6, #0]
 8005dc4:	f000 f84e 	bl	8005e64 <__malloc_unlock>
 8005dc8:	e7cd      	b.n	8005d66 <_malloc_r+0x82>
 8005dca:	46c0      	nop			; (mov r8, r8)
 8005dcc:	200001cc 	.word	0x200001cc

08005dd0 <_realloc_r>:
 8005dd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dd2:	0007      	movs	r7, r0
 8005dd4:	000e      	movs	r6, r1
 8005dd6:	0014      	movs	r4, r2
 8005dd8:	2900      	cmp	r1, #0
 8005dda:	d105      	bne.n	8005de8 <_realloc_r+0x18>
 8005ddc:	0011      	movs	r1, r2
 8005dde:	f7ff ff81 	bl	8005ce4 <_malloc_r>
 8005de2:	0005      	movs	r5, r0
 8005de4:	0028      	movs	r0, r5
 8005de6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	d103      	bne.n	8005df4 <_realloc_r+0x24>
 8005dec:	f7ff ff0e 	bl	8005c0c <_free_r>
 8005df0:	0025      	movs	r5, r4
 8005df2:	e7f7      	b.n	8005de4 <_realloc_r+0x14>
 8005df4:	f000 f83e 	bl	8005e74 <_malloc_usable_size_r>
 8005df8:	9001      	str	r0, [sp, #4]
 8005dfa:	4284      	cmp	r4, r0
 8005dfc:	d803      	bhi.n	8005e06 <_realloc_r+0x36>
 8005dfe:	0035      	movs	r5, r6
 8005e00:	0843      	lsrs	r3, r0, #1
 8005e02:	42a3      	cmp	r3, r4
 8005e04:	d3ee      	bcc.n	8005de4 <_realloc_r+0x14>
 8005e06:	0021      	movs	r1, r4
 8005e08:	0038      	movs	r0, r7
 8005e0a:	f7ff ff6b 	bl	8005ce4 <_malloc_r>
 8005e0e:	1e05      	subs	r5, r0, #0
 8005e10:	d0e8      	beq.n	8005de4 <_realloc_r+0x14>
 8005e12:	9b01      	ldr	r3, [sp, #4]
 8005e14:	0022      	movs	r2, r4
 8005e16:	429c      	cmp	r4, r3
 8005e18:	d900      	bls.n	8005e1c <_realloc_r+0x4c>
 8005e1a:	001a      	movs	r2, r3
 8005e1c:	0031      	movs	r1, r6
 8005e1e:	0028      	movs	r0, r5
 8005e20:	f7ff fed7 	bl	8005bd2 <memcpy>
 8005e24:	0031      	movs	r1, r6
 8005e26:	0038      	movs	r0, r7
 8005e28:	f7ff fef0 	bl	8005c0c <_free_r>
 8005e2c:	e7da      	b.n	8005de4 <_realloc_r+0x14>
	...

08005e30 <_sbrk_r>:
 8005e30:	2300      	movs	r3, #0
 8005e32:	b570      	push	{r4, r5, r6, lr}
 8005e34:	4d06      	ldr	r5, [pc, #24]	; (8005e50 <_sbrk_r+0x20>)
 8005e36:	0004      	movs	r4, r0
 8005e38:	0008      	movs	r0, r1
 8005e3a:	602b      	str	r3, [r5, #0]
 8005e3c:	f7fc fd20 	bl	8002880 <_sbrk>
 8005e40:	1c43      	adds	r3, r0, #1
 8005e42:	d103      	bne.n	8005e4c <_sbrk_r+0x1c>
 8005e44:	682b      	ldr	r3, [r5, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d000      	beq.n	8005e4c <_sbrk_r+0x1c>
 8005e4a:	6023      	str	r3, [r4, #0]
 8005e4c:	bd70      	pop	{r4, r5, r6, pc}
 8005e4e:	46c0      	nop			; (mov r8, r8)
 8005e50:	200001d4 	.word	0x200001d4

08005e54 <__malloc_lock>:
 8005e54:	b510      	push	{r4, lr}
 8005e56:	4802      	ldr	r0, [pc, #8]	; (8005e60 <__malloc_lock+0xc>)
 8005e58:	f000 f814 	bl	8005e84 <__retarget_lock_acquire_recursive>
 8005e5c:	bd10      	pop	{r4, pc}
 8005e5e:	46c0      	nop			; (mov r8, r8)
 8005e60:	200001d8 	.word	0x200001d8

08005e64 <__malloc_unlock>:
 8005e64:	b510      	push	{r4, lr}
 8005e66:	4802      	ldr	r0, [pc, #8]	; (8005e70 <__malloc_unlock+0xc>)
 8005e68:	f000 f80d 	bl	8005e86 <__retarget_lock_release_recursive>
 8005e6c:	bd10      	pop	{r4, pc}
 8005e6e:	46c0      	nop			; (mov r8, r8)
 8005e70:	200001d8 	.word	0x200001d8

08005e74 <_malloc_usable_size_r>:
 8005e74:	1f0b      	subs	r3, r1, #4
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	1f18      	subs	r0, r3, #4
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	da01      	bge.n	8005e82 <_malloc_usable_size_r+0xe>
 8005e7e:	580b      	ldr	r3, [r1, r0]
 8005e80:	18c0      	adds	r0, r0, r3
 8005e82:	4770      	bx	lr

08005e84 <__retarget_lock_acquire_recursive>:
 8005e84:	4770      	bx	lr

08005e86 <__retarget_lock_release_recursive>:
 8005e86:	4770      	bx	lr

08005e88 <_init>:
 8005e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e8a:	46c0      	nop			; (mov r8, r8)
 8005e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e8e:	bc08      	pop	{r3}
 8005e90:	469e      	mov	lr, r3
 8005e92:	4770      	bx	lr

08005e94 <_fini>:
 8005e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e96:	46c0      	nop			; (mov r8, r8)
 8005e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e9a:	bc08      	pop	{r3}
 8005e9c:	469e      	mov	lr, r3
 8005e9e:	4770      	bx	lr
